-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
-- Date        : Sun Dec 21 18:03:05 2025
-- Host        : TomTop3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Tom/Documents/repos/FPGAGPUTesting/CPUDrivenGPUTest4/CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_AttrInterpolator_0_0/MainDesign_AttrInterpolator_0_0_sim_netlist.vhdl
-- Design      : MainDesign_AttrInterpolator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcku5p-ffvb676-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_AttrInterpolator_0_0_SimpleFIFO is
  port (
    \DINTERP_FIFO_rd_data[15]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \mulEarlyOutBypass0_reg[30]\ : out STD_LOGIC;
    \FIFO_NextElementDataRd_reg[23]_0\ : out STD_LOGIC;
    \mulEarlyOutBypass0_reg[22]\ : out STD_LOGIC;
    mulEarlyOutBypassEnable0_reg : out STD_LOGIC;
    CEA2 : out STD_LOGIC;
    \mulResultExp0_reg[7]_i_1_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \mulEarlyOutBypass0_reg[30]_0\ : out STD_LOGIC;
    \FIFO_NextElementDataRd_reg[55]_0\ : out STD_LOGIC;
    \mulEarlyOutBypass0_reg[22]_0\ : out STD_LOGIC;
    mulEarlyOutBypassEnable0_reg_0 : out STD_LOGIC;
    interpGoSignal_reg : out STD_LOGIC;
    \mulResultExp0_reg[7]_i_1__0_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    readyForNewPixel_reg : out STD_LOGIC;
    \DINTERP_FIFO_rd_en8_out__0\ : out STD_LOGIC;
    \PixelXYFIFO_PushElement12_out__0\ : out STD_LOGIC;
    \DINTERP_FIFO_rd_data[15]_0\ : out STD_LOGIC;
    DINTERP_FIFO_rd_data_1_sp_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DINTERP_FIFO_rd_data[15]_1\ : out STD_LOGIC;
    \CurrentSize_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_currentState_reg[0]\ : out STD_LOGIC;
    clk_0 : out STD_LOGIC_VECTOR ( 33 downto 0 );
    \CMD_IsIdle121_out__0\ : in STD_LOGIC;
    DINTERP_FIFO_rd_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mulResultExp0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulResultExp0_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulEarlyOutBypass0_reg[30]_1\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[22]_1\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[30]_2\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[22]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mulEarlyOutBypassEnable0_reg_1 : in STD_LOGIC;
    mulEarlyOutBypassEnable0_reg_2 : in STD_LOGIC;
    mulEarlyOutBypassEnable0_reg_3 : in STD_LOGIC;
    mulResultMantissa1_reg : in STD_LOGIC;
    \mulResultExp0_reg[7]_1\ : in STD_LOGIC;
    \mulResultExp0_reg[7]_2\ : in STD_LOGIC;
    \mulResultExp0_reg[7]_3\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[30]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mulEarlyOutBypassEnable0_reg_4 : in STD_LOGIC;
    mulEarlyOutBypassEnable0_reg_5 : in STD_LOGIC;
    mulResultMantissa1_reg_0 : in STD_LOGIC;
    \mulResultExp0_reg[7]_4\ : in STD_LOGIC;
    \mulResultExp0_reg[7]_5\ : in STD_LOGIC;
    \mulResultExp0_reg[7]_6\ : in STD_LOGIC;
    \CurrentWrPtr_reg[0]_0\ : in STD_LOGIC;
    newMulWaveIsReady : in STD_LOGIC_VECTOR ( 0 to 0 );
    readyForNewPixel_reg_0 : in STD_LOGIC;
    DINTERP_FIFO_rd_en_reg : in STD_LOGIC;
    DINTERP_FIFO_rd_en_reg_0 : in STD_LOGIC;
    DINTERP_FIFO_rd_en_reg_1 : in STD_LOGIC;
    DINTERP_FIFO_rd_en_reg_2 : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    readyForNewPixel_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState[6]_i_3\ : in STD_LOGIC;
    TRICACHE_PopTriangleSlot_i_3_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    TEXSAMP_OutFIFO_almost_full : in STD_LOGIC;
    \currentDrawEventID_reg[0]\ : in STD_LOGIC;
    clk : in STD_LOGIC;
    \FIFO_NextElementDataRd_reg[57]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_AttrInterpolator_0_0_SimpleFIFO : entity is "SimpleFIFO";
end MainDesign_AttrInterpolator_0_0_SimpleFIFO;

architecture STRUCTURE of MainDesign_AttrInterpolator_0_0_SimpleFIFO is
  signal \CMD_IsIdle1__5\ : STD_LOGIC;
  signal CurrentRdPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal CurrentSize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CurrentSize[0]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentSize[1]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentSize[2]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentSize[2]_i_2_n_0\ : STD_LOGIC;
  signal CurrentWrPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal DINTERP_FIFO_rd_data_1_sn_1 : STD_LOGIC;
  signal DINTERP_FIFO_rd_en_i_3_n_0 : STD_LOGIC;
  signal FIFO_NextElementDataRd : STD_LOGIC_VECTOR ( 63 downto 17 );
  signal \^fifo_nextelementdatard_reg[23]_0\ : STD_LOGIC;
  signal \^fifo_nextelementdatard_reg[55]_0\ : STD_LOGIC;
  signal \Interpolator/Multiplier0/RESIZE0_in\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \Interpolator/Multiplier1/RESIZE0_in\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal TRICACHE_PopTriangleSlot_i_7_n_0 : STD_LOGIC;
  signal \^clk_0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal interpInputB : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal interpInputC : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \mulEarlyOutBypass0[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_2_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_3_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_4_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_5_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[22]_i_6_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_12__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_12_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_13__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_13_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_14__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_14_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_17__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_17_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_18__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_18_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_2_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_3_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_4_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_5_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_7_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_8__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_8_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypassEnable0_i_2__0_n_0\ : STD_LOGIC;
  signal mulEarlyOutBypassEnable0_i_2_n_0 : STD_LOGIC;
  signal \mulEarlyOutBypassEnable0_i_5__0_n_0\ : STD_LOGIC;
  signal mulEarlyOutBypassEnable0_i_5_n_0 : STD_LOGIC;
  signal \mulResultExp0[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_10_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_11_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_12_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_13_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_14_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_15_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_16_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_17_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_18_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[7]_i_2_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_3_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_5_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_6_n_0\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \mulResultExp0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal plusOp_0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_DataArray_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_28_41_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_42_55_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_56_63_DOE_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_56_63_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_56_63_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_56_63_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_mulResultExp0_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_mulResultExp0_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_mulResultExp0_reg[8]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_mulResultExp0_reg[8]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BarycentricBCFIFO_PushElement_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of CMD_IsIdle_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \CurrentRdPtr[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \CurrentRdPtr[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \CurrentSize[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \CurrentSize[2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \CurrentWrPtr[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \CurrentWrPtr[2]_i_1\ : label is "soft_lutpair13";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of DataArray_reg_0_7_0_13 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_0_13 : label is "MainDesign_AttrInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_0_13 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of DataArray_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of DataArray_reg_0_7_0_13 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of DataArray_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of DataArray_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of DataArray_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_7_14_27 : label is 512;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_14_27 : label is "MainDesign_AttrInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_14_27 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_7_14_27 : label is 7;
  attribute ram_offset of DataArray_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of DataArray_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_28_41 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_7_28_41 : label is 512;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_28_41 : label is "MainDesign_AttrInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_28_41 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_28_41 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_7_28_41 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_7_28_41 : label is 7;
  attribute ram_offset of DataArray_reg_0_7_28_41 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_7_28_41 : label is 28;
  attribute ram_slice_end of DataArray_reg_0_7_28_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_42_55 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_7_42_55 : label is 512;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_42_55 : label is "MainDesign_AttrInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_42_55 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_42_55 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_7_42_55 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_7_42_55 : label is 7;
  attribute ram_offset of DataArray_reg_0_7_42_55 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_7_42_55 : label is 42;
  attribute ram_slice_end of DataArray_reg_0_7_42_55 : label is 55;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_56_63 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_7_56_63 : label is 512;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_56_63 : label is "MainDesign_AttrInterpolator_0_0/U0/BarycentricBCFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_56_63 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_56_63 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_7_56_63 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_7_56_63 : label is 7;
  attribute ram_offset of DataArray_reg_0_7_56_63 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_7_56_63 : label is 56;
  attribute ram_slice_end of DataArray_reg_0_7_56_63 : label is 63;
  attribute SOFT_HLUTNM of TRICACHE_PopTriangleSlot_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_4\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_4__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_5__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[22]_i_6__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_4__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_5__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_7\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[30]_i_7__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of mulEarlyOutBypassEnable0_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mulEarlyOutBypassEnable0_i_2__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_18\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_18__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mulResultExp0[8]_i_6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \mulResultExp0[8]_i_6__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of readyForNewPixel_i_1 : label is "soft_lutpair8";
begin
  DINTERP_FIFO_rd_data_1_sp_1 <= DINTERP_FIFO_rd_data_1_sn_1;
  \FIFO_NextElementDataRd_reg[23]_0\ <= \^fifo_nextelementdatard_reg[23]_0\;
  \FIFO_NextElementDataRd_reg[55]_0\ <= \^fifo_nextelementdatard_reg[55]_0\;
  Q(13 downto 0) <= \^q\(13 downto 0);
  clk_0(33 downto 0) <= \^clk_0\(33 downto 0);
BarycentricBCFIFO_PushElement_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => DINTERP_FIFO_rd_data(4),
      I1 => \CMD_IsIdle1__5\,
      I2 => \CMD_IsIdle121_out__0\,
      O => \DINTERP_FIFO_rd_data[15]\
    );
CMD_IsIdle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => readyForNewPixel_reg_0,
      I1 => \CMD_IsIdle121_out__0\,
      I2 => \CMD_IsIdle1__5\,
      O => readyForNewPixel_reg
    );
\CurrentRdPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentRdPtr(0),
      O => plusOp(0)
    );
\CurrentRdPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CurrentRdPtr(0),
      I1 => CurrentRdPtr(1),
      O => plusOp(1)
    );
\CurrentRdPtr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CurrentRdPtr(0),
      I1 => CurrentRdPtr(1),
      I2 => CurrentRdPtr(2),
      O => plusOp(2)
    );
\CurrentRdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => newMulWaveIsReady(0),
      D => plusOp(0),
      Q => CurrentRdPtr(0),
      R => '0'
    );
\CurrentRdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => newMulWaveIsReady(0),
      D => plusOp(1),
      Q => CurrentRdPtr(1),
      R => '0'
    );
\CurrentRdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => newMulWaveIsReady(0),
      D => plusOp(2),
      Q => CurrentRdPtr(2),
      R => '0'
    );
\CurrentSize[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentSize(0),
      O => \CurrentSize[0]_i_1_n_0\
    );
\CurrentSize[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => CurrentSize(0),
      I1 => CurrentSize(1),
      I2 => \CurrentWrPtr_reg[0]_0\,
      I3 => newMulWaveIsReady(0),
      O => \CurrentSize[1]_i_1_n_0\
    );
\CurrentSize[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \CurrentWrPtr_reg[0]_0\,
      I1 => newMulWaveIsReady(0),
      O => \CurrentSize[2]_i_1_n_0\
    );
\CurrentSize[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E178E1"
    )
        port map (
      I0 => CurrentSize(0),
      I1 => CurrentSize(1),
      I2 => CurrentSize(2),
      I3 => \CurrentWrPtr_reg[0]_0\,
      I4 => newMulWaveIsReady(0),
      O => \CurrentSize[2]_i_2_n_0\
    );
\CurrentSize_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[2]_i_1_n_0\,
      D => \CurrentSize[0]_i_1_n_0\,
      Q => CurrentSize(0),
      R => '0'
    );
\CurrentSize_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[2]_i_1_n_0\,
      D => \CurrentSize[1]_i_1_n_0\,
      Q => CurrentSize(1),
      R => '0'
    );
\CurrentSize_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[2]_i_1_n_0\,
      D => \CurrentSize[2]_i_2_n_0\,
      Q => CurrentSize(2),
      R => '0'
    );
\CurrentWrPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentWrPtr(0),
      O => plusOp_0(0)
    );
\CurrentWrPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CurrentWrPtr(0),
      I1 => CurrentWrPtr(1),
      O => plusOp_0(1)
    );
\CurrentWrPtr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CurrentWrPtr(0),
      I1 => CurrentWrPtr(1),
      I2 => CurrentWrPtr(2),
      O => plusOp_0(2)
    );
\CurrentWrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentWrPtr_reg[0]_0\,
      D => plusOp_0(0),
      Q => CurrentWrPtr(0),
      R => '0'
    );
\CurrentWrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentWrPtr_reg[0]_0\,
      D => plusOp_0(1),
      Q => CurrentWrPtr(1),
      R => '0'
    );
\CurrentWrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentWrPtr_reg[0]_0\,
      D => plusOp_0(2),
      Q => CurrentWrPtr(2),
      R => '0'
    );
DINTERP_FIFO_rd_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => DINTERP_FIFO_rd_data(4),
      I1 => DINTERP_FIFO_rd_en_reg,
      I2 => DINTERP_FIFO_rd_en_reg_0,
      I3 => DINTERP_FIFO_rd_en_reg_1,
      I4 => DINTERP_FIFO_rd_en_reg_2,
      I5 => DINTERP_FIFO_rd_en_i_3_n_0,
      O => \DINTERP_FIFO_rd_en8_out__0\
    );
DINTERP_FIFO_rd_en_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \CMD_IsIdle1__5\,
      I1 => \CMD_IsIdle121_out__0\,
      O => DINTERP_FIFO_rd_en_i_3_n_0
    );
DataArray_reg_0_7_0_13: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(1 downto 0),
      DIB(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(3 downto 2),
      DIC(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(5 downto 4),
      DID(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(7 downto 6),
      DIE(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(9 downto 8),
      DIF(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(11 downto 10),
      DIG(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \^clk_0\(1 downto 0),
      DOB(1 downto 0) => \^clk_0\(3 downto 2),
      DOC(1 downto 0) => \^clk_0\(5 downto 4),
      DOD(1 downto 0) => \^clk_0\(7 downto 6),
      DOE(1 downto 0) => \^clk_0\(9 downto 8),
      DOF(1 downto 0) => \^clk_0\(11 downto 10),
      DOG(1 downto 0) => \^clk_0\(13 downto 12),
      DOH(1 downto 0) => NLW_DataArray_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[0]_0\
    );
DataArray_reg_0_7_14_27: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(15 downto 14),
      DIB(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(17 downto 16),
      DIC(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(19 downto 18),
      DID(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(21 downto 20),
      DIE(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(23 downto 22),
      DIF(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(25 downto 24),
      DIG(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \^clk_0\(15 downto 14),
      DOB(1) => FIFO_NextElementDataRd(17),
      DOB(0) => \^clk_0\(16),
      DOC(1 downto 0) => FIFO_NextElementDataRd(19 downto 18),
      DOD(1 downto 0) => FIFO_NextElementDataRd(21 downto 20),
      DOE(1 downto 0) => FIFO_NextElementDataRd(23 downto 22),
      DOF(1 downto 0) => FIFO_NextElementDataRd(25 downto 24),
      DOG(1 downto 0) => FIFO_NextElementDataRd(27 downto 26),
      DOH(1 downto 0) => NLW_DataArray_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[0]_0\
    );
DataArray_reg_0_7_28_41: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(29 downto 28),
      DIB(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(31 downto 30),
      DIC(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(33 downto 32),
      DID(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(35 downto 34),
      DIE(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(37 downto 36),
      DIF(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(39 downto 38),
      DIG(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => FIFO_NextElementDataRd(29 downto 28),
      DOB(1 downto 0) => FIFO_NextElementDataRd(31 downto 30),
      DOC(1 downto 0) => \^clk_0\(18 downto 17),
      DOD(1 downto 0) => \^clk_0\(20 downto 19),
      DOE(1 downto 0) => \^clk_0\(22 downto 21),
      DOF(1 downto 0) => \^clk_0\(24 downto 23),
      DOG(1 downto 0) => \^clk_0\(26 downto 25),
      DOH(1 downto 0) => NLW_DataArray_reg_0_7_28_41_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[0]_0\
    );
DataArray_reg_0_7_42_55: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(43 downto 42),
      DIB(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(45 downto 44),
      DIC(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(47 downto 46),
      DID(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(49 downto 48),
      DIE(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(51 downto 50),
      DIF(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(53 downto 52),
      DIG(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \^clk_0\(28 downto 27),
      DOB(1 downto 0) => \^clk_0\(30 downto 29),
      DOC(1 downto 0) => \^clk_0\(32 downto 31),
      DOD(1) => FIFO_NextElementDataRd(49),
      DOD(0) => \^clk_0\(33),
      DOE(1 downto 0) => FIFO_NextElementDataRd(51 downto 50),
      DOF(1 downto 0) => FIFO_NextElementDataRd(53 downto 52),
      DOG(1 downto 0) => FIFO_NextElementDataRd(55 downto 54),
      DOH(1 downto 0) => NLW_DataArray_reg_0_7_42_55_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[0]_0\
    );
DataArray_reg_0_7_56_63: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRB(4 downto 3) => B"00",
      ADDRB(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRC(4 downto 3) => B"00",
      ADDRC(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRE(4 downto 3) => B"00",
      ADDRE(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRF(4 downto 3) => B"00",
      ADDRF(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRG(4 downto 3) => B"00",
      ADDRG(2 downto 0) => CurrentRdPtr(2 downto 0),
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(57 downto 56),
      DIB(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(59 downto 58),
      DIC(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(61 downto 60),
      DID(1 downto 0) => \FIFO_NextElementDataRd_reg[57]_0\(63 downto 62),
      DIE(1 downto 0) => B"00",
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => FIFO_NextElementDataRd(57 downto 56),
      DOB(1 downto 0) => FIFO_NextElementDataRd(59 downto 58),
      DOC(1 downto 0) => FIFO_NextElementDataRd(61 downto 60),
      DOD(1 downto 0) => FIFO_NextElementDataRd(63 downto 62),
      DOE(1 downto 0) => NLW_DataArray_reg_0_7_56_63_DOE_UNCONNECTED(1 downto 0),
      DOF(1 downto 0) => NLW_DataArray_reg_0_7_56_63_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_DataArray_reg_0_7_56_63_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_DataArray_reg_0_7_56_63_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[0]_0\
    );
\FIFO_NextElementDataRd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(0),
      Q => interpInputB(0),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(10),
      Q => interpInputB(10),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(11),
      Q => interpInputB(11),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(12),
      Q => interpInputB(12),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(13),
      Q => interpInputB(13),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(14),
      Q => interpInputB(14),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(15),
      Q => interpInputB(15),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(16),
      Q => interpInputB(16),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(17),
      Q => \^q\(0),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(18),
      Q => \^q\(1),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(19),
      Q => \^q\(2),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(1),
      Q => interpInputB(1),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(20),
      Q => \^q\(3),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(21),
      Q => \^q\(4),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(22),
      Q => \^q\(5),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(23),
      Q => interpInputB(23),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(24),
      Q => interpInputB(24),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(25),
      Q => interpInputB(25),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(26),
      Q => interpInputB(26),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(27),
      Q => interpInputB(27),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(28),
      Q => interpInputB(28),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(29),
      Q => interpInputB(29),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(2),
      Q => interpInputB(2),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(30),
      Q => interpInputB(30),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(31),
      Q => \^q\(6),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(17),
      Q => interpInputC(0),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(18),
      Q => interpInputC(1),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(19),
      Q => interpInputC(2),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(20),
      Q => interpInputC(3),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(21),
      Q => interpInputC(4),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(22),
      Q => interpInputC(5),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(23),
      Q => interpInputC(6),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(24),
      Q => interpInputC(7),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(3),
      Q => interpInputB(3),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(25),
      Q => interpInputC(8),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(26),
      Q => interpInputC(9),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(27),
      Q => interpInputC(10),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(28),
      Q => interpInputC(11),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(29),
      Q => interpInputC(12),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(30),
      Q => interpInputC(13),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(31),
      Q => interpInputC(14),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(32),
      Q => interpInputC(15),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(33),
      Q => interpInputC(16),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(49),
      Q => \^q\(7),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(4),
      Q => interpInputB(4),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(50),
      Q => \^q\(8),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(51),
      Q => \^q\(9),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(52),
      Q => \^q\(10),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(53),
      Q => \^q\(11),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(54),
      Q => \^q\(12),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(55),
      Q => interpInputC(23),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(56),
      Q => interpInputC(24),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(57),
      Q => interpInputC(25),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(58),
      Q => interpInputC(26),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(59),
      Q => interpInputC(27),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(5),
      Q => interpInputB(5),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(60),
      Q => interpInputC(28),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(61),
      Q => interpInputC(29),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(62),
      Q => interpInputC(30),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => FIFO_NextElementDataRd(63),
      Q => \^q\(13),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(6),
      Q => interpInputB(6),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(7),
      Q => interpInputB(7),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(8),
      Q => interpInputB(8),
      R => '0'
    );
\FIFO_NextElementDataRd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \^clk_0\(9),
      Q => interpInputB(9),
      R => '0'
    );
\FSM_onehot_currentState[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A2A222"
    )
        port map (
      I0 => \CMD_IsIdle1__5\,
      I1 => DINTERP_FIFO_rd_data(4),
      I2 => p_20_in,
      I3 => DINTERP_FIFO_rd_data(0),
      I4 => \FSM_onehot_currentState[6]_i_3\,
      I5 => DINTERP_FIFO_rd_data(1),
      O => \DINTERP_FIFO_rd_data[15]_1\
    );
PixelXYFIFO_PushElement_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD5500000000"
    )
        port map (
      I0 => DINTERP_FIFO_rd_data(4),
      I1 => DINTERP_FIFO_rd_data(2),
      I2 => DINTERP_FIFO_rd_data(3),
      I3 => p_20_in,
      I4 => \CMD_IsIdle121_out__0\,
      I5 => \CMD_IsIdle1__5\,
      O => \PixelXYFIFO_PushElement12_out__0\
    );
STATE_ConsumeStateSlot_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => CurrentSize(2),
      I1 => CurrentSize(0),
      I2 => CurrentSize(1),
      I3 => TRICACHE_PopTriangleSlot_i_3_0(2),
      I4 => TRICACHE_PopTriangleSlot_i_3_0(0),
      I5 => TRICACHE_PopTriangleSlot_i_3_0(1),
      O => \CurrentSize_reg[2]_0\
    );
TRICACHE_PopTriangleSlot_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => DINTERP_FIFO_rd_data(1),
      I1 => DINTERP_FIFO_rd_data(4),
      I2 => \CMD_IsIdle121_out__0\,
      I3 => \CMD_IsIdle1__5\,
      I4 => p_20_in,
      O => DINTERP_FIFO_rd_data_1_sn_1
    );
TRICACHE_PopTriangleSlot_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => TRICACHE_PopTriangleSlot_i_7_n_0,
      I1 => TEXSAMP_OutFIFO_almost_full,
      I2 => \currentDrawEventID_reg[0]\,
      O => \CMD_IsIdle1__5\
    );
TRICACHE_PopTriangleSlot_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F7F7F7F7F7F7F"
    )
        port map (
      I0 => CurrentSize(2),
      I1 => CurrentSize(0),
      I2 => CurrentSize(1),
      I3 => TRICACHE_PopTriangleSlot_i_3_0(2),
      I4 => TRICACHE_PopTriangleSlot_i_3_0(0),
      I5 => TRICACHE_PopTriangleSlot_i_3_0(1),
      O => TRICACHE_PopTriangleSlot_i_7_n_0
    );
\currentDrawEventID[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => readyForNewPixel_reg_1(0),
      I1 => \CMD_IsIdle121_out__0\,
      I2 => DINTERP_FIFO_rd_data(4),
      I3 => \CMD_IsIdle1__5\,
      I4 => DINTERP_FIFO_rd_data(2),
      I5 => p_20_in,
      O => E(0)
    );
\mulEarlyOutBypass0[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAEAAAE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[22]_i_2_n_0\,
      I1 => D(0),
      I2 => \mulEarlyOutBypass0[22]_i_3_n_0\,
      I3 => \^fifo_nextelementdatard_reg[23]_0\,
      I4 => \mulEarlyOutBypass0[22]_i_4_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_5_n_0\,
      O => \mulEarlyOutBypass0_reg[22]\
    );
\mulEarlyOutBypass0[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAEAAAE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[22]_i_2__0_n_0\,
      I1 => \mulEarlyOutBypass0_reg[30]_3\(0),
      I2 => \mulEarlyOutBypass0[22]_i_3__0_n_0\,
      I3 => \^fifo_nextelementdatard_reg[55]_0\,
      I4 => \mulEarlyOutBypass0[22]_i_4__0_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_5__0_n_0\,
      O => \mulEarlyOutBypass0_reg[22]_0\
    );
\mulEarlyOutBypass0[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_7_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_3,
      O => \mulEarlyOutBypass0[22]_i_2_n_0\
    );
\mulEarlyOutBypass0[22]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_7__0_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_5,
      O => \mulEarlyOutBypass0[22]_i_2__0_n_0\
    );
\mulEarlyOutBypass0[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFF0FFF0"
    )
        port map (
      I0 => \mulResultExp0_reg[7]\(1),
      I1 => \mulEarlyOutBypass0_reg[22]_1\,
      I2 => \mulEarlyOutBypass0[22]_i_5_n_0\,
      I3 => \mulEarlyOutBypass0[22]_i_6_n_0\,
      I4 => mulResultMantissa1_reg,
      I5 => \mulEarlyOutBypass0[30]_i_7_n_0\,
      O => \mulEarlyOutBypass0[22]_i_3_n_0\
    );
\mulEarlyOutBypass0[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFF0FFF0"
    )
        port map (
      I0 => \mulResultExp0_reg[7]_0\(1),
      I1 => \mulEarlyOutBypass0_reg[22]_2\,
      I2 => \mulEarlyOutBypass0[22]_i_5__0_n_0\,
      I3 => \mulEarlyOutBypass0[22]_i_6__0_n_0\,
      I4 => mulResultMantissa1_reg_0,
      I5 => \mulEarlyOutBypass0[30]_i_7__0_n_0\,
      O => \mulEarlyOutBypass0[22]_i_3__0_n_0\
    );
\mulEarlyOutBypass0[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => interpInputB(23),
      I1 => \mulResultExp0[8]_i_3_n_0\,
      I2 => \mulEarlyOutBypass0_reg[30]_1\,
      O => \mulEarlyOutBypass0[22]_i_4_n_0\
    );
\mulEarlyOutBypass0[22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => interpInputC(23),
      I1 => \mulResultExp0[8]_i_3__0_n_0\,
      I2 => \mulEarlyOutBypass0_reg[30]_2\,
      O => \mulEarlyOutBypass0[22]_i_4__0_n_0\
    );
\mulEarlyOutBypass0[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mulResultExp0[8]_i_3_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_2,
      I2 => interpInputB(23),
      I3 => \mulEarlyOutBypass0_reg[30]_1\,
      O => \mulEarlyOutBypass0[22]_i_5_n_0\
    );
\mulEarlyOutBypass0[22]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \mulResultExp0[8]_i_3__0_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_2,
      I2 => interpInputC(23),
      I3 => \mulEarlyOutBypass0_reg[30]_2\,
      O => \mulEarlyOutBypass0[22]_i_5__0_n_0\
    );
\mulEarlyOutBypass0[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_2,
      I1 => mulEarlyOutBypassEnable0_reg_3,
      I2 => mulEarlyOutBypassEnable0_i_5_n_0,
      O => \mulEarlyOutBypass0[22]_i_6_n_0\
    );
\mulEarlyOutBypass0[22]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_reg_2,
      I1 => mulEarlyOutBypassEnable0_reg_5,
      I2 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      O => \mulEarlyOutBypass0[22]_i_6__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAEAAAE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_2_n_0\,
      I1 => D(1),
      I2 => \mulEarlyOutBypass0[30]_i_3_n_0\,
      I3 => \^fifo_nextelementdatard_reg[23]_0\,
      I4 => \mulEarlyOutBypass0[30]_i_4_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_5_n_0\,
      O => \mulEarlyOutBypass0_reg[30]\
    );
\mulEarlyOutBypass0[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \mulEarlyOutBypass0[30]_i_12_n_0\
    );
\mulEarlyOutBypass0[30]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(10),
      I3 => \^q\(9),
      O => \mulEarlyOutBypass0[30]_i_12__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => interpInputB(11),
      I1 => interpInputB(12),
      I2 => interpInputB(9),
      I3 => interpInputB(10),
      I4 => \mulEarlyOutBypass0[30]_i_17_n_0\,
      O => \mulEarlyOutBypass0[30]_i_13_n_0\
    );
\mulEarlyOutBypass0[30]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => interpInputC(11),
      I1 => interpInputC(12),
      I2 => interpInputC(9),
      I3 => interpInputC(10),
      I4 => \mulEarlyOutBypass0[30]_i_17__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_13__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => interpInputB(3),
      I1 => interpInputB(4),
      I2 => interpInputB(1),
      I3 => interpInputB(2),
      I4 => \mulEarlyOutBypass0[30]_i_18_n_0\,
      O => \mulEarlyOutBypass0[30]_i_14_n_0\
    );
\mulEarlyOutBypass0[30]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => interpInputC(3),
      I1 => interpInputC(4),
      I2 => interpInputC(1),
      I3 => interpInputC(2),
      I4 => \mulEarlyOutBypass0[30]_i_18__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_14__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interpInputB(14),
      I1 => interpInputB(13),
      I2 => interpInputB(16),
      I3 => interpInputB(15),
      O => \mulEarlyOutBypass0[30]_i_17_n_0\
    );
\mulEarlyOutBypass0[30]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interpInputC(14),
      I1 => interpInputC(13),
      I2 => interpInputC(16),
      I3 => interpInputC(15),
      O => \mulEarlyOutBypass0[30]_i_17__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interpInputB(6),
      I1 => interpInputB(5),
      I2 => interpInputB(8),
      I3 => interpInputB(7),
      O => \mulEarlyOutBypass0[30]_i_18_n_0\
    );
\mulEarlyOutBypass0[30]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interpInputC(6),
      I1 => interpInputC(5),
      I2 => interpInputC(8),
      I3 => interpInputC(7),
      O => \mulEarlyOutBypass0[30]_i_18__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAEAAAE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \mulEarlyOutBypass0_reg[30]_3\(1),
      I2 => \mulEarlyOutBypass0[30]_i_3__0_n_0\,
      I3 => \^fifo_nextelementdatard_reg[55]_0\,
      I4 => \mulEarlyOutBypass0[30]_i_4__0_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_5__0_n_0\,
      O => \mulEarlyOutBypass0_reg[30]_0\
    );
\mulEarlyOutBypass0[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[30]_1\,
      I1 => \mulEarlyOutBypass0_reg[22]_1\,
      I2 => \mulEarlyOutBypass0[30]_i_7_n_0\,
      O => \mulEarlyOutBypass0[30]_i_2_n_0\
    );
\mulEarlyOutBypass0[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[30]_2\,
      I1 => \mulEarlyOutBypass0_reg[22]_2\,
      I2 => \mulEarlyOutBypass0[30]_i_7__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_2__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000088F80000"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_5_n_0,
      I1 => mulEarlyOutBypassEnable0_reg_3,
      I2 => \mulEarlyOutBypass0_reg[30]_1\,
      I3 => interpInputB(23),
      I4 => mulEarlyOutBypassEnable0_reg_2,
      I5 => \mulResultExp0[8]_i_3_n_0\,
      O => \mulEarlyOutBypass0[30]_i_3_n_0\
    );
\mulEarlyOutBypass0[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000088F80000"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_5,
      I2 => \mulEarlyOutBypass0_reg[30]_2\,
      I3 => interpInputC(23),
      I4 => mulEarlyOutBypassEnable0_reg_2,
      I5 => \mulResultExp0[8]_i_3__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_3__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_5_n_0,
      I1 => \mulEarlyOutBypass0_reg[30]_1\,
      O => \mulEarlyOutBypass0[30]_i_4_n_0\
    );
\mulEarlyOutBypass0[30]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I1 => \mulEarlyOutBypass0_reg[30]_2\,
      O => \mulEarlyOutBypass0[30]_i_4__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[30]_1\,
      I1 => \mulEarlyOutBypass0_reg[22]_1\,
      I2 => mulEarlyOutBypassEnable0_i_5_n_0,
      I3 => \mulEarlyOutBypass0[30]_i_8_n_0\,
      O => \mulEarlyOutBypass0[30]_i_5_n_0\
    );
\mulEarlyOutBypass0[30]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[30]_2\,
      I1 => \mulEarlyOutBypass0_reg[22]_2\,
      I2 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I3 => \mulEarlyOutBypass0[30]_i_8__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_5__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_5_n_0,
      I1 => mulEarlyOutBypassEnable0_reg_2,
      I2 => \mulEarlyOutBypass0[30]_i_8_n_0\,
      O => \mulEarlyOutBypass0[30]_i_7_n_0\
    );
\mulEarlyOutBypass0[30]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_2,
      I2 => \mulEarlyOutBypass0[30]_i_8__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_7__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_12_n_0\,
      I1 => interpInputB(0),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \mulEarlyOutBypass0[30]_i_13_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_14_n_0\,
      O => \mulEarlyOutBypass0[30]_i_8_n_0\
    );
\mulEarlyOutBypass0[30]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_12__0_n_0\,
      I1 => interpInputC(0),
      I2 => \^q\(11),
      I3 => \^q\(12),
      I4 => \mulEarlyOutBypass0[30]_i_13__0_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_14__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_8__0_n_0\
    );
\mulEarlyOutBypass0[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000777F0000"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[30]_1\,
      I1 => mulEarlyOutBypassEnable0_i_5_n_0,
      I2 => interpInputB(23),
      I3 => \mulResultExp0[8]_i_3_n_0\,
      I4 => mulEarlyOutBypassEnable0_reg_2,
      I5 => mulEarlyOutBypassEnable0_reg_3,
      O => \^fifo_nextelementdatard_reg[23]_0\
    );
\mulEarlyOutBypass0[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000777F0000"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[30]_2\,
      I1 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I2 => interpInputC(23),
      I3 => \mulResultExp0[8]_i_3__0_n_0\,
      I4 => mulEarlyOutBypassEnable0_reg_2,
      I5 => mulEarlyOutBypassEnable0_reg_5,
      O => \^fifo_nextelementdatard_reg[55]_0\
    );
mulEarlyOutBypassEnable0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEAEFEAEFEFE"
    )
        port map (
      I0 => mulEarlyOutBypassEnable0_i_2_n_0,
      I1 => mulEarlyOutBypassEnable0_reg_1,
      I2 => mulEarlyOutBypassEnable0_reg_2,
      I3 => mulEarlyOutBypassEnable0_reg_3,
      I4 => \mulResultExp0[8]_i_3_n_0\,
      I5 => interpInputB(23),
      O => mulEarlyOutBypassEnable0_reg
    );
\mulEarlyOutBypassEnable0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFEAEFEAEFEFE"
    )
        port map (
      I0 => \mulEarlyOutBypassEnable0_i_2__0_n_0\,
      I1 => mulEarlyOutBypassEnable0_reg_4,
      I2 => mulEarlyOutBypassEnable0_reg_2,
      I3 => mulEarlyOutBypassEnable0_reg_5,
      I4 => \mulResultExp0[8]_i_3__0_n_0\,
      I5 => interpInputC(23),
      O => mulEarlyOutBypassEnable0_reg_0
    );
mulEarlyOutBypassEnable0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[30]_1\,
      I1 => mulEarlyOutBypassEnable0_i_5_n_0,
      I2 => mulEarlyOutBypassEnable0_reg_2,
      O => mulEarlyOutBypassEnable0_i_2_n_0
    );
\mulEarlyOutBypassEnable0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \mulEarlyOutBypass0_reg[30]_2\,
      I1 => \mulEarlyOutBypassEnable0_i_5__0_n_0\,
      I2 => mulEarlyOutBypassEnable0_reg_2,
      O => \mulEarlyOutBypassEnable0_i_2__0_n_0\
    );
mulEarlyOutBypassEnable0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => interpInputB(30),
      I1 => \mulResultExp0[8]_i_5_n_0\,
      I2 => interpInputB(23),
      O => mulEarlyOutBypassEnable0_i_5_n_0
    );
\mulEarlyOutBypassEnable0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => interpInputC(30),
      I1 => \mulResultExp0[8]_i_5__0_n_0\,
      I2 => interpInputC(23),
      O => \mulEarlyOutBypassEnable0_i_5__0_n_0\
    );
\mulResultExp0[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A65959A659A6"
    )
        port map (
      I0 => interpInputB(30),
      I1 => interpInputB(23),
      I2 => \mulResultExp0[8]_i_5_n_0\,
      I3 => \mulResultExp0_reg[7]\(7),
      I4 => \mulResultExp0_reg[7]_3\,
      I5 => \mulResultExp0_reg[7]\(1),
      O => \mulResultExp0[7]_i_10_n_0\
    );
\mulResultExp0[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A65959A659A6"
    )
        port map (
      I0 => interpInputC(30),
      I1 => interpInputC(23),
      I2 => \mulResultExp0[8]_i_5__0_n_0\,
      I3 => \mulResultExp0_reg[7]_0\(7),
      I4 => \mulResultExp0_reg[7]_6\,
      I5 => \mulResultExp0_reg[7]_0\(1),
      O => \mulResultExp0[7]_i_10__0_n_0\
    );
\mulResultExp0[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A65959A659A6"
    )
        port map (
      I0 => interpInputB(29),
      I1 => interpInputB(23),
      I2 => \mulResultExp0[7]_i_18_n_0\,
      I3 => \mulResultExp0_reg[7]\(6),
      I4 => \mulResultExp0_reg[7]_2\,
      I5 => \mulResultExp0_reg[7]\(1),
      O => \mulResultExp0[7]_i_11_n_0\
    );
\mulResultExp0[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A6A65959A659A6"
    )
        port map (
      I0 => interpInputC(29),
      I1 => interpInputC(23),
      I2 => \mulResultExp0[7]_i_18__0_n_0\,
      I3 => \mulResultExp0_reg[7]_0\(6),
      I4 => \mulResultExp0_reg[7]_5\,
      I5 => \mulResultExp0_reg[7]_0\(1),
      O => \mulResultExp0[7]_i_11__0_n_0\
    );
\mulResultExp0[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \Interpolator/Multiplier0/RESIZE0_in\(5),
      I1 => \mulResultExp0_reg[7]\(5),
      I2 => \mulResultExp0_reg[7]_1\,
      I3 => \mulResultExp0_reg[7]\(1),
      O => \mulResultExp0[7]_i_12_n_0\
    );
\mulResultExp0[7]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \Interpolator/Multiplier1/RESIZE0_in\(5),
      I1 => \mulResultExp0_reg[7]_0\(5),
      I2 => \mulResultExp0_reg[7]_4\,
      I3 => \mulResultExp0_reg[7]_0\(1),
      O => \mulResultExp0[7]_i_12__0_n_0\
    );
\mulResultExp0[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => \Interpolator/Multiplier0/RESIZE0_in\(4),
      I1 => \mulResultExp0_reg[7]\(4),
      I2 => \mulResultExp0_reg[7]\(3),
      I3 => \mulResultExp0_reg[7]\(0),
      I4 => \mulResultExp0_reg[7]\(2),
      I5 => \mulResultExp0_reg[7]\(1),
      O => \mulResultExp0[7]_i_13_n_0\
    );
\mulResultExp0[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => \Interpolator/Multiplier1/RESIZE0_in\(4),
      I1 => \mulResultExp0_reg[7]_0\(4),
      I2 => \mulResultExp0_reg[7]_0\(3),
      I3 => \mulResultExp0_reg[7]_0\(0),
      I4 => \mulResultExp0_reg[7]_0\(2),
      I5 => \mulResultExp0_reg[7]_0\(1),
      O => \mulResultExp0[7]_i_13__0_n_0\
    );
\mulResultExp0[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \Interpolator/Multiplier0/RESIZE0_in\(3),
      I1 => \mulResultExp0_reg[7]\(3),
      I2 => \mulResultExp0_reg[7]\(2),
      I3 => \mulResultExp0_reg[7]\(0),
      I4 => \mulResultExp0_reg[7]\(1),
      O => \mulResultExp0[7]_i_14_n_0\
    );
\mulResultExp0[7]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \Interpolator/Multiplier1/RESIZE0_in\(3),
      I1 => \mulResultExp0_reg[7]_0\(3),
      I2 => \mulResultExp0_reg[7]_0\(2),
      I3 => \mulResultExp0_reg[7]_0\(0),
      I4 => \mulResultExp0_reg[7]_0\(1),
      O => \mulResultExp0[7]_i_14__0_n_0\
    );
\mulResultExp0[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => interpInputB(25),
      I1 => interpInputB(23),
      I2 => interpInputB(24),
      I3 => \mulResultExp0_reg[7]\(2),
      I4 => \mulResultExp0_reg[7]\(0),
      I5 => \mulResultExp0_reg[7]\(1),
      O => \mulResultExp0[7]_i_15_n_0\
    );
\mulResultExp0[7]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => interpInputC(25),
      I1 => interpInputC(23),
      I2 => interpInputC(24),
      I3 => \mulResultExp0_reg[7]_0\(2),
      I4 => \mulResultExp0_reg[7]_0\(0),
      I5 => \mulResultExp0_reg[7]_0\(1),
      O => \mulResultExp0[7]_i_15__0_n_0\
    );
\mulResultExp0[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => interpInputB(24),
      I1 => interpInputB(23),
      I2 => \mulResultExp0_reg[7]\(1),
      I3 => \mulResultExp0_reg[7]\(0),
      O => \mulResultExp0[7]_i_16_n_0\
    );
\mulResultExp0[7]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => interpInputC(24),
      I1 => interpInputC(23),
      I2 => \mulResultExp0_reg[7]_0\(1),
      I3 => \mulResultExp0_reg[7]_0\(0),
      O => \mulResultExp0[7]_i_16__0_n_0\
    );
\mulResultExp0[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => interpInputB(23),
      I1 => \mulResultExp0_reg[7]\(0),
      O => \mulResultExp0[7]_i_17_n_0\
    );
\mulResultExp0[7]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => interpInputC(23),
      I1 => \mulResultExp0_reg[7]_0\(0),
      O => \mulResultExp0[7]_i_17__0_n_0\
    );
\mulResultExp0[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => interpInputB(27),
      I1 => interpInputB(25),
      I2 => interpInputB(24),
      I3 => interpInputB(26),
      I4 => interpInputB(28),
      O => \mulResultExp0[7]_i_18_n_0\
    );
\mulResultExp0[7]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => interpInputC(27),
      I1 => interpInputC(25),
      I2 => interpInputC(24),
      I3 => interpInputC(26),
      I4 => interpInputC(28),
      O => \mulResultExp0[7]_i_18__0_n_0\
    );
\mulResultExp0[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mulResultExp0[8]_i_5_n_0\,
      I1 => interpInputB(23),
      I2 => interpInputB(30),
      O => \mulResultExp0[7]_i_2_n_0\
    );
\mulResultExp0[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mulResultExp0[8]_i_5__0_n_0\,
      I1 => interpInputC(23),
      I2 => interpInputC(30),
      O => \mulResultExp0[7]_i_2__0_n_0\
    );
\mulResultExp0[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mulResultExp0[7]_i_18_n_0\,
      I1 => interpInputB(23),
      I2 => interpInputB(29),
      O => \Interpolator/Multiplier0/RESIZE0_in\(6)
    );
\mulResultExp0[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \mulResultExp0[7]_i_18__0_n_0\,
      I1 => interpInputC(23),
      I2 => interpInputC(29),
      O => \Interpolator/Multiplier1/RESIZE0_in\(6)
    );
\mulResultExp0[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => interpInputB(26),
      I1 => interpInputB(24),
      I2 => interpInputB(25),
      I3 => interpInputB(27),
      I4 => interpInputB(23),
      I5 => interpInputB(28),
      O => \Interpolator/Multiplier0/RESIZE0_in\(5)
    );
\mulResultExp0[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => interpInputC(26),
      I1 => interpInputC(24),
      I2 => interpInputC(25),
      I3 => interpInputC(27),
      I4 => interpInputC(23),
      I5 => interpInputC(28),
      O => \Interpolator/Multiplier1/RESIZE0_in\(5)
    );
\mulResultExp0[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => interpInputB(25),
      I1 => interpInputB(24),
      I2 => interpInputB(26),
      I3 => interpInputB(23),
      I4 => interpInputB(27),
      O => \Interpolator/Multiplier0/RESIZE0_in\(4)
    );
\mulResultExp0[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => interpInputC(25),
      I1 => interpInputC(24),
      I2 => interpInputC(26),
      I3 => interpInputC(23),
      I4 => interpInputC(27),
      O => \Interpolator/Multiplier1/RESIZE0_in\(4)
    );
\mulResultExp0[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => interpInputB(24),
      I1 => interpInputB(25),
      I2 => interpInputB(23),
      I3 => interpInputB(26),
      O => \Interpolator/Multiplier0/RESIZE0_in\(3)
    );
\mulResultExp0[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => interpInputC(24),
      I1 => interpInputC(25),
      I2 => interpInputC(23),
      I3 => interpInputC(26),
      O => \Interpolator/Multiplier1/RESIZE0_in\(3)
    );
\mulResultExp0[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => interpInputB(24),
      I1 => interpInputB(23),
      I2 => interpInputB(25),
      O => \Interpolator/Multiplier0/RESIZE0_in\(2)
    );
\mulResultExp0[7]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => interpInputC(24),
      I1 => interpInputC(23),
      I2 => interpInputC(25),
      O => \Interpolator/Multiplier1/RESIZE0_in\(2)
    );
\mulResultExp0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => interpInputB(23),
      I1 => interpInputB(24),
      O => \Interpolator/Multiplier0/RESIZE0_in\(1)
    );
\mulResultExp0[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => interpInputC(23),
      I1 => interpInputC(24),
      O => \Interpolator/Multiplier1/RESIZE0_in\(1)
    );
\mulResultExp0[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => interpInputB(23),
      O => \Interpolator/Multiplier0/RESIZE0_in\(0)
    );
\mulResultExp0[7]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => interpInputC(23),
      O => \Interpolator/Multiplier1/RESIZE0_in\(0)
    );
\mulResultExp0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080C0800080C080"
    )
        port map (
      I0 => \mulResultExp0[8]_i_3_n_0\,
      I1 => mulResultMantissa1_reg,
      I2 => mulEarlyOutBypassEnable0_reg_2,
      I3 => interpInputB(23),
      I4 => interpInputB(30),
      I5 => \mulResultExp0[8]_i_5_n_0\,
      O => CEA2
    );
\mulResultExp0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080C0800080C080"
    )
        port map (
      I0 => \mulResultExp0[8]_i_3__0_n_0\,
      I1 => mulResultMantissa1_reg_0,
      I2 => mulEarlyOutBypassEnable0_reg_2,
      I3 => interpInputC(23),
      I4 => interpInputC(30),
      I5 => \mulResultExp0[8]_i_5__0_n_0\,
      O => interpGoSignal_reg
    );
\mulResultExp0[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mulResultExp0[8]_i_6_n_0\,
      I1 => interpInputB(24),
      I2 => interpInputB(29),
      I3 => interpInputB(30),
      O => \mulResultExp0[8]_i_3_n_0\
    );
\mulResultExp0[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mulResultExp0[8]_i_6__0_n_0\,
      I1 => interpInputC(24),
      I2 => interpInputC(29),
      I3 => interpInputC(30),
      O => \mulResultExp0[8]_i_3__0_n_0\
    );
\mulResultExp0[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => interpInputB(28),
      I1 => interpInputB(26),
      I2 => interpInputB(24),
      I3 => interpInputB(25),
      I4 => interpInputB(27),
      I5 => interpInputB(29),
      O => \mulResultExp0[8]_i_5_n_0\
    );
\mulResultExp0[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => interpInputC(28),
      I1 => interpInputC(26),
      I2 => interpInputC(24),
      I3 => interpInputC(25),
      I4 => interpInputC(27),
      I5 => interpInputC(29),
      O => \mulResultExp0[8]_i_5__0_n_0\
    );
\mulResultExp0[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interpInputB(26),
      I1 => interpInputB(25),
      I2 => interpInputB(28),
      I3 => interpInputB(27),
      O => \mulResultExp0[8]_i_6_n_0\
    );
\mulResultExp0[8]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => interpInputC(26),
      I1 => interpInputC(25),
      I2 => interpInputC(28),
      I3 => interpInputC(27),
      O => \mulResultExp0[8]_i_6__0_n_0\
    );
\mulResultExp0_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \mulResultExp0_reg[7]_i_1_n_0\,
      CO(6) => \mulResultExp0_reg[7]_i_1_n_1\,
      CO(5) => \mulResultExp0_reg[7]_i_1_n_2\,
      CO(4) => \mulResultExp0_reg[7]_i_1_n_3\,
      CO(3) => \mulResultExp0_reg[7]_i_1_n_4\,
      CO(2) => \mulResultExp0_reg[7]_i_1_n_5\,
      CO(1) => \mulResultExp0_reg[7]_i_1_n_6\,
      CO(0) => \mulResultExp0_reg[7]_i_1_n_7\,
      DI(7) => \mulResultExp0[7]_i_2_n_0\,
      DI(6 downto 0) => \Interpolator/Multiplier0/RESIZE0_in\(6 downto 0),
      O(7 downto 0) => \mulResultExp0_reg[7]_i_1_0\(7 downto 0),
      S(7) => \mulResultExp0[7]_i_10_n_0\,
      S(6) => \mulResultExp0[7]_i_11_n_0\,
      S(5) => \mulResultExp0[7]_i_12_n_0\,
      S(4) => \mulResultExp0[7]_i_13_n_0\,
      S(3) => \mulResultExp0[7]_i_14_n_0\,
      S(2) => \mulResultExp0[7]_i_15_n_0\,
      S(1) => \mulResultExp0[7]_i_16_n_0\,
      S(0) => \mulResultExp0[7]_i_17_n_0\
    );
\mulResultExp0_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \mulResultExp0_reg[7]_i_1__0_n_0\,
      CO(6) => \mulResultExp0_reg[7]_i_1__0_n_1\,
      CO(5) => \mulResultExp0_reg[7]_i_1__0_n_2\,
      CO(4) => \mulResultExp0_reg[7]_i_1__0_n_3\,
      CO(3) => \mulResultExp0_reg[7]_i_1__0_n_4\,
      CO(2) => \mulResultExp0_reg[7]_i_1__0_n_5\,
      CO(1) => \mulResultExp0_reg[7]_i_1__0_n_6\,
      CO(0) => \mulResultExp0_reg[7]_i_1__0_n_7\,
      DI(7) => \mulResultExp0[7]_i_2__0_n_0\,
      DI(6 downto 0) => \Interpolator/Multiplier1/RESIZE0_in\(6 downto 0),
      O(7 downto 0) => \mulResultExp0_reg[7]_i_1__0_0\(7 downto 0),
      S(7) => \mulResultExp0[7]_i_10__0_n_0\,
      S(6) => \mulResultExp0[7]_i_11__0_n_0\,
      S(5) => \mulResultExp0[7]_i_12__0_n_0\,
      S(4) => \mulResultExp0[7]_i_13__0_n_0\,
      S(3) => \mulResultExp0[7]_i_14__0_n_0\,
      S(2) => \mulResultExp0[7]_i_15__0_n_0\,
      S(1) => \mulResultExp0[7]_i_16__0_n_0\,
      S(0) => \mulResultExp0[7]_i_17__0_n_0\
    );
\mulResultExp0_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \mulResultExp0_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_mulResultExp0_reg[8]_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_mulResultExp0_reg[8]_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => \mulResultExp0_reg[7]_i_1_0\(8),
      S(7 downto 0) => B"00000001"
    );
\mulResultExp0_reg[8]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \mulResultExp0_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_mulResultExp0_reg[8]_i_2__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_mulResultExp0_reg[8]_i_2__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \mulResultExp0_reg[7]_i_1__0_0\(8),
      S(7 downto 0) => B"00000001"
    );
outputCollectorMainProcessGoSignal_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000000000"
    )
        port map (
      I0 => \CMD_IsIdle121_out__0\,
      I1 => DINTERP_FIFO_rd_data(4),
      I2 => \CMD_IsIdle1__5\,
      I3 => DINTERP_FIFO_rd_data(2),
      I4 => DINTERP_FIFO_rd_data(3),
      I5 => p_20_in,
      O => \DINTERP_FIFO_rd_data[15]_0\
    );
readyForNewPixel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \CMD_IsIdle1__5\,
      I1 => \CMD_IsIdle121_out__0\,
      I2 => readyForNewPixel_reg_1(0),
      I3 => readyForNewPixel_reg_0,
      O => \FSM_onehot_currentState_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1\ is
  port (
    DBG_PixelWFIFO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \CurrentSize_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    \CurrentWrPtr_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PixelWFIFO_PopElement : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1\ : entity is "SimpleFIFO";
end \MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1\;

architecture STRUCTURE of \MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1\ is
  signal \CurrentRdPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentRdPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentRdPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \CurrentSize[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \CurrentSize[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \CurrentSize[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \CurrentSize[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^currentsize_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal CurrentWrPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_DataArray_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CurrentRdPtr[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \CurrentRdPtr[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \CurrentSize[1]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \CurrentSize[2]_i_2__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \CurrentWrPtr[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \CurrentWrPtr[2]_i_1\ : label is "soft_lutpair203";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of DataArray_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_0_13 : label is "MainDesign_AttrInterpolator_0_0/U0/PixelWFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_0_13 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of DataArray_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of DataArray_reg_0_7_0_13 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of DataArray_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of DataArray_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of DataArray_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_14_27 : label is "MainDesign_AttrInterpolator_0_0/U0/PixelWFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_14_27 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_7_14_27 : label is 7;
  attribute ram_offset of DataArray_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of DataArray_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_28_31 : label is "MainDesign_AttrInterpolator_0_0/U0/PixelWFIFO/DataArray_reg_0_7_28_31";
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_28_31 : label is "NONE";
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_7_28_31 : label is 7;
  attribute ram_offset of DataArray_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of DataArray_reg_0_7_28_31 : label is 31;
begin
  \CurrentSize_reg[2]_0\(2 downto 0) <= \^currentsize_reg[2]_0\(2 downto 0);
\CurrentRdPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CurrentRdPtr_reg_n_0_[0]\,
      O => \CurrentRdPtr[0]_i_1_n_0\
    );
\CurrentRdPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \CurrentRdPtr_reg_n_0_[0]\,
      I1 => \CurrentRdPtr_reg_n_0_[1]\,
      O => \CurrentRdPtr[1]_i_1_n_0\
    );
\CurrentRdPtr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \CurrentRdPtr_reg_n_0_[0]\,
      I1 => \CurrentRdPtr_reg_n_0_[1]\,
      I2 => \CurrentRdPtr_reg_n_0_[2]\,
      O => \CurrentRdPtr[2]_i_1_n_0\
    );
\CurrentRdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelWFIFO_PopElement,
      D => \CurrentRdPtr[0]_i_1_n_0\,
      Q => \CurrentRdPtr_reg_n_0_[0]\,
      R => '0'
    );
\CurrentRdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelWFIFO_PopElement,
      D => \CurrentRdPtr[1]_i_1_n_0\,
      Q => \CurrentRdPtr_reg_n_0_[1]\,
      R => '0'
    );
\CurrentRdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelWFIFO_PopElement,
      D => \CurrentRdPtr[2]_i_1_n_0\,
      Q => \CurrentRdPtr_reg_n_0_[2]\,
      R => '0'
    );
\CurrentSize[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^currentsize_reg[2]_0\(0),
      O => \CurrentSize[0]_i_1__0_n_0\
    );
\CurrentSize[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^currentsize_reg[2]_0\(0),
      I1 => \^currentsize_reg[2]_0\(1),
      I2 => \CurrentWrPtr_reg[2]_0\,
      I3 => PixelWFIFO_PopElement,
      O => \CurrentSize[1]_i_1__0_n_0\
    );
\CurrentSize[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \CurrentWrPtr_reg[2]_0\,
      I1 => PixelWFIFO_PopElement,
      O => \CurrentSize[2]_i_1__0_n_0\
    );
\CurrentSize[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E178E1"
    )
        port map (
      I0 => \^currentsize_reg[2]_0\(0),
      I1 => \^currentsize_reg[2]_0\(1),
      I2 => \^currentsize_reg[2]_0\(2),
      I3 => \CurrentWrPtr_reg[2]_0\,
      I4 => PixelWFIFO_PopElement,
      O => \CurrentSize[2]_i_2__0_n_0\
    );
\CurrentSize_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[2]_i_1__0_n_0\,
      D => \CurrentSize[0]_i_1__0_n_0\,
      Q => \^currentsize_reg[2]_0\(0),
      R => '0'
    );
\CurrentSize_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[2]_i_1__0_n_0\,
      D => \CurrentSize[1]_i_1__0_n_0\,
      Q => \^currentsize_reg[2]_0\(1),
      R => '0'
    );
\CurrentSize_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[2]_i_1__0_n_0\,
      D => \CurrentSize[2]_i_2__0_n_0\,
      Q => \^currentsize_reg[2]_0\(2),
      R => '0'
    );
\CurrentWrPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentWrPtr(0),
      O => plusOp(0)
    );
\CurrentWrPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CurrentWrPtr(0),
      I1 => CurrentWrPtr(1),
      O => plusOp(1)
    );
\CurrentWrPtr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CurrentWrPtr(0),
      I1 => CurrentWrPtr(1),
      I2 => CurrentWrPtr(2),
      O => plusOp(2)
    );
\CurrentWrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentWrPtr_reg[2]_0\,
      D => plusOp(0),
      Q => CurrentWrPtr(0),
      R => '0'
    );
\CurrentWrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentWrPtr_reg[2]_0\,
      D => plusOp(1),
      Q => CurrentWrPtr(1),
      R => '0'
    );
\CurrentWrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentWrPtr_reg[2]_0\,
      D => plusOp(2),
      Q => CurrentWrPtr(2),
      R => '0'
    );
DataArray_reg_0_7_0_13: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRD(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRD(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRE(4 downto 3) => B"00",
      ADDRE(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRE(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRE(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRF(4 downto 3) => B"00",
      ADDRF(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRF(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRF(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRG(4 downto 3) => B"00",
      ADDRG(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRG(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRG(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => Q(7 downto 6),
      DIE(1 downto 0) => Q(9 downto 8),
      DIF(1 downto 0) => Q(11 downto 10),
      DIG(1 downto 0) => Q(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => DBG_PixelWFIFO(1 downto 0),
      DOB(1 downto 0) => DBG_PixelWFIFO(3 downto 2),
      DOC(1 downto 0) => DBG_PixelWFIFO(5 downto 4),
      DOD(1 downto 0) => DBG_PixelWFIFO(7 downto 6),
      DOE(1 downto 0) => DBG_PixelWFIFO(9 downto 8),
      DOF(1 downto 0) => DBG_PixelWFIFO(11 downto 10),
      DOG(1 downto 0) => DBG_PixelWFIFO(13 downto 12),
      DOH(1 downto 0) => NLW_DataArray_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[2]_0\
    );
DataArray_reg_0_7_14_27: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRD(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRD(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRE(4 downto 3) => B"00",
      ADDRE(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRE(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRE(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRF(4 downto 3) => B"00",
      ADDRF(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRF(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRF(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRG(4 downto 3) => B"00",
      ADDRG(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRG(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRG(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => Q(15 downto 14),
      DIB(1 downto 0) => Q(17 downto 16),
      DIC(1 downto 0) => Q(19 downto 18),
      DID(1 downto 0) => Q(21 downto 20),
      DIE(1 downto 0) => Q(23 downto 22),
      DIF(1 downto 0) => Q(25 downto 24),
      DIG(1 downto 0) => Q(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => DBG_PixelWFIFO(15 downto 14),
      DOB(1 downto 0) => DBG_PixelWFIFO(17 downto 16),
      DOC(1 downto 0) => DBG_PixelWFIFO(19 downto 18),
      DOD(1 downto 0) => DBG_PixelWFIFO(21 downto 20),
      DOE(1 downto 0) => DBG_PixelWFIFO(23 downto 22),
      DOF(1 downto 0) => DBG_PixelWFIFO(25 downto 24),
      DOG(1 downto 0) => DBG_PixelWFIFO(27 downto 26),
      DOH(1 downto 0) => NLW_DataArray_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[2]_0\
    );
DataArray_reg_0_7_28_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => Q(29 downto 28),
      DIB(1 downto 0) => Q(31 downto 30),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => DBG_PixelWFIFO(29 downto 28),
      DOB(1 downto 0) => DBG_PixelWFIFO(31 downto 30),
      DOC(1 downto 0) => NLW_DataArray_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_DataArray_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1_0\ is
  port (
    pixelY : out STD_LOGIC_VECTOR ( 15 downto 0 );
    STATE_StateBitsAtDrawID_0_sp_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \CurrentSize_reg[1]_0\ : out STD_LOGIC;
    \CurrentSize_reg[1]_1\ : out STD_LOGIC;
    FIFO_NextElementDataRd : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    \CurrentWrPtr_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \CMD_IsIdle121_out__0\ : in STD_LOGIC;
    STATE_StateBitsAtDrawID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_currentState_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    useFlatShading : in STD_LOGIC;
    PixelXYFIFO_PopElement : in STD_LOGIC;
    \FSM_onehot_currentState_reg[0]_1\ : in STD_LOGIC;
    \FSM_onehot_currentState_reg[0]_2\ : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    useFlatShading_reg : in STD_LOGIC;
    TRICACHE_PopTriangleSlot_i_3 : in STD_LOGIC;
    DINTERP_FIFO_empty : in STD_LOGIC;
    TRICACHE_PopTriangleSlot_i_3_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1_0\ : entity is "SimpleFIFO";
end \MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1_0\;

architecture STRUCTURE of \MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1_0\ is
  signal \CurrentRdPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentRdPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentRdPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \CurrentRdPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal CurrentSize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \CurrentSize[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \CurrentSize[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \CurrentSize[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \CurrentSize[2]_i_2__1_n_0\ : STD_LOGIC;
  signal CurrentWrPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_currentState[6]_i_3_n_0\ : STD_LOGIC;
  signal \STATE_ConsumeStateSlot0__2\ : STD_LOGIC;
  signal STATE_StateBitsAtDrawID_0_sn_1 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_DataArray_reg_0_7_0_13_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_14_27_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_28_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_DataArray_reg_0_7_28_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CurrentRdPtr[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \CurrentRdPtr[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \CurrentSize[0]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \CurrentSize[1]_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \CurrentSize[2]_i_2__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \CurrentWrPtr[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \CurrentWrPtr[2]_i_1\ : label is "soft_lutpair207";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_0_13 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of DataArray_reg_0_7_0_13 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_0_13 : label is "MainDesign_AttrInterpolator_0_0/U0/PixelXYFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_0_13 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_0_13 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of DataArray_reg_0_7_0_13 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of DataArray_reg_0_7_0_13 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of DataArray_reg_0_7_0_13 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of DataArray_reg_0_7_0_13 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of DataArray_reg_0_7_0_13 : label is 13;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_14_27 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_7_14_27 : label is 256;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_14_27 : label is "MainDesign_AttrInterpolator_0_0/U0/PixelXYFIFO/DataArray_reg";
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_14_27 : label is "auto";
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_14_27 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_7_14_27 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_7_14_27 : label is 7;
  attribute ram_offset of DataArray_reg_0_7_14_27 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_7_14_27 : label is 14;
  attribute ram_slice_end of DataArray_reg_0_7_14_27 : label is 27;
  attribute METHODOLOGY_DRC_VIOS of DataArray_reg_0_7_28_31 : label is "";
  attribute RTL_RAM_BITS of DataArray_reg_0_7_28_31 : label is 256;
  attribute RTL_RAM_NAME of DataArray_reg_0_7_28_31 : label is "MainDesign_AttrInterpolator_0_0/U0/PixelXYFIFO/DataArray_reg_0_7_28_31";
  attribute RTL_RAM_STYLE of DataArray_reg_0_7_28_31 : label is "NONE";
  attribute RTL_RAM_TYPE of DataArray_reg_0_7_28_31 : label is "RAM_SDP";
  attribute ram_addr_begin of DataArray_reg_0_7_28_31 : label is 0;
  attribute ram_addr_end of DataArray_reg_0_7_28_31 : label is 7;
  attribute ram_offset of DataArray_reg_0_7_28_31 : label is 0;
  attribute ram_slice_begin of DataArray_reg_0_7_28_31 : label is 28;
  attribute ram_slice_end of DataArray_reg_0_7_28_31 : label is 31;
  attribute SOFT_HLUTNM of STATE_ConsumeStateSlot_i_2 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \texcoord0AddressingModeU[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of useFlatShading_i_1 : label is "soft_lutpair204";
begin
  STATE_StateBitsAtDrawID_0_sp_1 <= STATE_StateBitsAtDrawID_0_sn_1;
\CurrentRdPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \CurrentRdPtr_reg_n_0_[0]\,
      O => \CurrentRdPtr[0]_i_1_n_0\
    );
\CurrentRdPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \CurrentRdPtr_reg_n_0_[0]\,
      I1 => \CurrentRdPtr_reg_n_0_[1]\,
      O => \CurrentRdPtr[1]_i_1_n_0\
    );
\CurrentRdPtr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \CurrentRdPtr_reg_n_0_[0]\,
      I1 => \CurrentRdPtr_reg_n_0_[1]\,
      I2 => \CurrentRdPtr_reg_n_0_[2]\,
      O => \CurrentRdPtr[2]_i_1_n_0\
    );
\CurrentRdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PopElement,
      D => \CurrentRdPtr[0]_i_1_n_0\,
      Q => \CurrentRdPtr_reg_n_0_[0]\,
      R => '0'
    );
\CurrentRdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PopElement,
      D => \CurrentRdPtr[1]_i_1_n_0\,
      Q => \CurrentRdPtr_reg_n_0_[1]\,
      R => '0'
    );
\CurrentRdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_PopElement,
      D => \CurrentRdPtr[2]_i_1_n_0\,
      Q => \CurrentRdPtr_reg_n_0_[2]\,
      R => '0'
    );
\CurrentSize[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentSize(0),
      O => \CurrentSize[0]_i_1__1_n_0\
    );
\CurrentSize[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => CurrentSize(0),
      I1 => CurrentSize(1),
      I2 => \CurrentWrPtr_reg[2]_0\,
      I3 => PixelXYFIFO_PopElement,
      O => \CurrentSize[1]_i_1__1_n_0\
    );
\CurrentSize[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \CurrentWrPtr_reg[2]_0\,
      I1 => PixelXYFIFO_PopElement,
      O => \CurrentSize[2]_i_1__1_n_0\
    );
\CurrentSize[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E178E1"
    )
        port map (
      I0 => CurrentSize(0),
      I1 => CurrentSize(1),
      I2 => CurrentSize(2),
      I3 => \CurrentWrPtr_reg[2]_0\,
      I4 => PixelXYFIFO_PopElement,
      O => \CurrentSize[2]_i_2__1_n_0\
    );
\CurrentSize_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[2]_i_1__1_n_0\,
      D => \CurrentSize[0]_i_1__1_n_0\,
      Q => CurrentSize(0),
      R => '0'
    );
\CurrentSize_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[2]_i_1__1_n_0\,
      D => \CurrentSize[1]_i_1__1_n_0\,
      Q => CurrentSize(1),
      R => '0'
    );
\CurrentSize_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentSize[2]_i_1__1_n_0\,
      D => \CurrentSize[2]_i_2__1_n_0\,
      Q => CurrentSize(2),
      R => '0'
    );
\CurrentWrPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CurrentWrPtr(0),
      O => plusOp(0)
    );
\CurrentWrPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CurrentWrPtr(0),
      I1 => CurrentWrPtr(1),
      O => plusOp(1)
    );
\CurrentWrPtr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => CurrentWrPtr(0),
      I1 => CurrentWrPtr(1),
      I2 => CurrentWrPtr(2),
      O => plusOp(2)
    );
\CurrentWrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentWrPtr_reg[2]_0\,
      D => plusOp(0),
      Q => CurrentWrPtr(0),
      R => '0'
    );
\CurrentWrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentWrPtr_reg[2]_0\,
      D => plusOp(1),
      Q => CurrentWrPtr(1),
      R => '0'
    );
\CurrentWrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \CurrentWrPtr_reg[2]_0\,
      D => plusOp(2),
      Q => CurrentWrPtr(2),
      R => '0'
    );
DataArray_reg_0_7_0_13: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRD(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRD(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRE(4 downto 3) => B"00",
      ADDRE(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRE(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRE(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRF(4 downto 3) => B"00",
      ADDRF(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRF(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRF(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRG(4 downto 3) => B"00",
      ADDRG(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRG(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRG(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => Q(7 downto 6),
      DIE(1 downto 0) => Q(9 downto 8),
      DIF(1 downto 0) => Q(11 downto 10),
      DIG(1 downto 0) => Q(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => FIFO_NextElementDataRd(1 downto 0),
      DOB(1 downto 0) => FIFO_NextElementDataRd(3 downto 2),
      DOC(1 downto 0) => FIFO_NextElementDataRd(5 downto 4),
      DOD(1 downto 0) => FIFO_NextElementDataRd(7 downto 6),
      DOE(1 downto 0) => FIFO_NextElementDataRd(9 downto 8),
      DOF(1 downto 0) => FIFO_NextElementDataRd(11 downto 10),
      DOG(1 downto 0) => FIFO_NextElementDataRd(13 downto 12),
      DOH(1 downto 0) => NLW_DataArray_reg_0_7_0_13_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[2]_0\
    );
DataArray_reg_0_7_14_27: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRD(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRD(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRE(4 downto 3) => B"00",
      ADDRE(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRE(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRE(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRF(4 downto 3) => B"00",
      ADDRF(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRF(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRF(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRG(4 downto 3) => B"00",
      ADDRG(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRG(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRG(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRH(4 downto 3) => B"00",
      ADDRH(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => Q(15 downto 14),
      DIB(1 downto 0) => Q(17 downto 16),
      DIC(1 downto 0) => Q(19 downto 18),
      DID(1 downto 0) => Q(21 downto 20),
      DIE(1 downto 0) => Q(23 downto 22),
      DIF(1 downto 0) => Q(25 downto 24),
      DIG(1 downto 0) => Q(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => FIFO_NextElementDataRd(15 downto 14),
      DOB(1 downto 0) => pixelY(1 downto 0),
      DOC(1 downto 0) => pixelY(3 downto 2),
      DOD(1 downto 0) => pixelY(5 downto 4),
      DOE(1 downto 0) => pixelY(7 downto 6),
      DOF(1 downto 0) => pixelY(9 downto 8),
      DOG(1 downto 0) => pixelY(11 downto 10),
      DOH(1 downto 0) => NLW_DataArray_reg_0_7_14_27_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[2]_0\
    );
DataArray_reg_0_7_28_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRA(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRA(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRB(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRB(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \CurrentRdPtr_reg_n_0_[2]\,
      ADDRC(1) => \CurrentRdPtr_reg_n_0_[1]\,
      ADDRC(0) => \CurrentRdPtr_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2 downto 0) => CurrentWrPtr(2 downto 0),
      DIA(1 downto 0) => Q(29 downto 28),
      DIB(1 downto 0) => Q(31 downto 30),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => pixelY(13 downto 12),
      DOB(1 downto 0) => pixelY(15 downto 14),
      DOC(1 downto 0) => NLW_DataArray_reg_0_7_28_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_DataArray_reg_0_7_28_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => \CurrentWrPtr_reg[2]_0\
    );
\FSM_onehot_currentState[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[0]_0\(4),
      I1 => \FSM_onehot_currentState_reg[0]_0\(6),
      I2 => \FSM_onehot_currentState_reg[0]_0\(1),
      I3 => \FSM_onehot_currentState[6]_i_3_n_0\,
      I4 => \FSM_onehot_currentState_reg[0]_0\(3),
      I5 => \FSM_onehot_currentState_reg[0]_0\(2),
      O => E(0)
    );
\FSM_onehot_currentState[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[0]_1\,
      I1 => \FSM_onehot_currentState_reg[0]_0\(5),
      I2 => \STATE_ConsumeStateSlot0__2\,
      I3 => \CMD_IsIdle121_out__0\,
      I4 => \FSM_onehot_currentState_reg[0]_2\,
      I5 => \FSM_onehot_currentState_reg[0]_0\(0),
      O => \FSM_onehot_currentState[6]_i_3_n_0\
    );
STATE_ConsumeStateSlot_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \STATE_ConsumeStateSlot0__2\,
      I1 => \CMD_IsIdle121_out__0\,
      O => \CurrentSize_reg[1]_0\
    );
STATE_ConsumeStateSlot_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_20_in,
      I1 => CurrentSize(1),
      I2 => CurrentSize(0),
      I3 => CurrentSize(2),
      I4 => useFlatShading_reg,
      O => \STATE_ConsumeStateSlot0__2\
    );
TRICACHE_PopTriangleSlot_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FFFFFFFFFF"
    )
        port map (
      I0 => CurrentSize(1),
      I1 => CurrentSize(0),
      I2 => CurrentSize(2),
      I3 => TRICACHE_PopTriangleSlot_i_3,
      I4 => DINTERP_FIFO_empty,
      I5 => TRICACHE_PopTriangleSlot_i_3_0,
      O => \CurrentSize_reg[1]_1\
    );
\texcoord0AddressingModeU[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg[0]_0\(0),
      I1 => \STATE_ConsumeStateSlot0__2\,
      I2 => \CMD_IsIdle121_out__0\,
      O => \FSM_onehot_currentState_reg[0]\(0)
    );
useFlatShading_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF8000"
    )
        port map (
      I0 => \STATE_ConsumeStateSlot0__2\,
      I1 => \CMD_IsIdle121_out__0\,
      I2 => STATE_StateBitsAtDrawID(0),
      I3 => \FSM_onehot_currentState_reg[0]_0\(0),
      I4 => useFlatShading,
      O => STATE_StateBitsAtDrawID_0_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD is
  port (
    p_1_in : out STD_LOGIC;
    addSameNumberDifferentSigns0 : out STD_LOGIC;
    \addEarlyOutBypassEnable0__0\ : out STD_LOGIC;
    addSameNumberDifferentSigns1_reg_0 : out STD_LOGIC;
    addFinalSignIsNeg_reg_0 : out STD_LOGIC;
    addEarlyOutBypassEnable1_reg_0 : out STD_LOGIC;
    \addDenormFlushedValB_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OADD_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipelinedGoSignal_reg[8]\ : out STD_LOGIC;
    addEarlyOutBypassEnable0_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipelinedAttr0_reg[8][30]__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pipelinedAttr0_reg[8][28]__0\ : out STD_LOGIC;
    \pipelinedAttr0_reg[8][28]__0_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \OADD_reg[28]_0\ : out STD_LOGIC;
    addExponentDeltaAMinusB0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addPostAddMantissa1_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addExponentDeltaAMinusBShiftTooFar_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    OMUL : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    \addDenormFlushedValA_reg[30]_0\ : in STD_LOGIC;
    addSameNumberDifferentSigns00 : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    addExponentDeltaAMinusBShiftTooFar_reg_1 : in STD_LOGIC;
    addExponentDeltaBMinusAShiftTooFar_reg_0 : in STD_LOGIC;
    addExponentDeltaAMinusB0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addEarlyOutBypassEnable0_reg_1 : in STD_LOGIC;
    addSameNumberDifferentSigns1_reg_1 : in STD_LOGIC;
    addFinalSignIsNeg_reg_1 : in STD_LOGIC;
    addEarlyOutBypassEnable1_reg_1 : in STD_LOGIC;
    \addEarlyOutBypassEnable0__0_1\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[0]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[1]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[2]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[3]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[4]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[5]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[6]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[7]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[8]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[9]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[10]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[11]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[12]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[13]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[14]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[15]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[16]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[17]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[18]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[19]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[20]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[21]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[22]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[23]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[24]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[25]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[26]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[27]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[28]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[29]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[30]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    comBIsDenormal : in STD_LOGIC;
    \addExponentDeltaAMinusB_reg[4]_0\ : in STD_LOGIC;
    \addExponentDeltaAMinusB_reg[5]_0\ : in STD_LOGIC;
    \addExponentDeltaAMinusB_reg[6]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]_1\ : in STD_LOGIC;
    GetFloatIsINF013_in : in STD_LOGIC;
    multResultAttr20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addDenormFlushedValB_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \addExponentDeltaBMinusA_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addEarlyOutBypass0_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addEarlyOutBypass0_reg[31]_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \OADD_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addMaxVal1_reg[23]_0\ : in STD_LOGIC;
    addEarlyOutBypassEnable2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD : entity is "StandaloneFloatALU_ADD";
end MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD;

architecture STRUCTURE of MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD is
  signal \ADDStage1.mantissaMin0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \ADDStage2.postAddMantissa0\ : STD_LOGIC_VECTOR ( 24 downto 1 );
  signal \Adder1/GetFloatIsINF015_in\ : STD_LOGIC;
  signal \Adder1/GetFloatIsReal\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable00\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable01\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable0120_out\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable0123_out\ : STD_LOGIC;
  signal \Adder1/addEarlyOutBypassEnable013_out\ : STD_LOGIC;
  signal \Adder1/comAIsDenormal\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \OADD[0]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[0]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[10]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[10]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[1]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[1]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_10_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_11_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_5_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_6_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_7_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_8_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_9_n_0\ : STD_LOGIC;
  signal \OADD[23]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[24]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[25]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[25]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[26]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[26]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[27]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[27]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[28]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[28]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[29]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[30]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[30]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_4_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_5_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_6_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_7_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_8_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_9_n_0\ : STD_LOGIC;
  signal \OADD[3]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[3]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[4]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[4]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[5]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[5]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[6]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[6]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_2_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_3_n_0\ : STD_LOGIC;
  signal \OADD[9]_i_1_n_0\ : STD_LOGIC;
  signal \OADD[9]_i_2_n_0\ : STD_LOGIC;
  signal OADD_Temp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OADD_Temp[22]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[22]_i_2_n_0\ : STD_LOGIC;
  signal \OADD_Temp[23]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[24]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[25]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[26]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[27]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[28]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[29]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[30]_i_1_n_0\ : STD_LOGIC;
  signal \OADD_Temp[31]_i_1_n_0\ : STD_LOGIC;
  signal \^oadd_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal R : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal addALessThanB : STD_LOGIC;
  signal \addALessThanB_i_10__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_11__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_12__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_13__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_14__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_15__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_16__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_17__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_18__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_19__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_20__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_21__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_22__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_23__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_24__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_25__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_26__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_27__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_28__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_29__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_30__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_31__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_32__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_33__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_34__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_3__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_4__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_5__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_6__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_7__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_8__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_i_9__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_1\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_2\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_5\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_6\ : STD_LOGIC;
  signal \addALessThanB_reg_i_1__0_n_7\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_5\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_6\ : STD_LOGIC;
  signal \addALessThanB_reg_i_2__0_n_7\ : STD_LOGIC;
  signal \addDenormFlushedValA[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[0]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[10]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[11]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[12]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[13]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[14]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[15]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[16]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[17]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[18]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[19]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[1]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[20]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[21]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[22]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[23]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[24]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[25]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[26]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[27]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[28]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[29]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[2]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[30]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[3]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[4]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[5]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[6]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[7]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[8]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[9]\ : STD_LOGIC;
  signal \^adddenormflushedvalb_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addDenormFlushedValB_reg_n_0_[0]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[10]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[11]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[12]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[13]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[14]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[15]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[16]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[17]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[18]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[19]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[1]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[20]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[21]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[22]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[23]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[24]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[25]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[26]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[27]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[28]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[29]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[2]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[30]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[3]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[4]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[5]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[6]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[7]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[8]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[9]\ : STD_LOGIC;
  signal addEarlyOutBypass0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addEarlyOutBypass0[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_9__0_n_0\ : STD_LOGIC;
  signal addEarlyOutBypass1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addEarlyOutBypass1[0]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[10]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[11]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[12]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[13]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[14]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[15]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[16]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[17]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[18]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[19]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[1]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[20]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[21]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[22]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[23]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[24]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[25]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[26]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[27]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[28]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[29]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[2]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[30]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[31]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[3]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[4]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[5]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[6]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[7]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[8]_i_1_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable0__0\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable0_i_3__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable0_i_4__0_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable1_reg_0\ : STD_LOGIC;
  signal addEarlyOutBypassEnable2_i_1_n_0 : STD_LOGIC;
  signal addEarlyOutBypassEnable2_reg_n_0 : STD_LOGIC;
  signal addExponentDeltaAMinusB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^addexponentdeltaaminusb0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addExponentDeltaAMinusBShiftTooFar : STD_LOGIC;
  signal \addExponentDeltaAMinusBShiftTooFar_i_2__0_n_0\ : STD_LOGIC;
  signal \^addexponentdeltaaminusbshifttoofar_reg_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_5__0_n_0\ : STD_LOGIC;
  signal addExponentDeltaBMinusA : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal addExponentDeltaBMinusAShiftTooFar : STD_LOGIC;
  signal \addExponentDeltaBMinusAShiftTooFar_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_5__0_n_0\ : STD_LOGIC;
  signal addFinalExp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \addFinalExp[0]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[1]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[2]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[3]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[4]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[5]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[5]_i_2_n_0\ : STD_LOGIC;
  signal \addFinalExp[6]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[6]_i_2_n_0\ : STD_LOGIC;
  signal \addFinalExp[7]_i_1_n_0\ : STD_LOGIC;
  signal \addFinalExp[7]_i_2_n_0\ : STD_LOGIC;
  signal \^addfinalsignisneg_reg_0\ : STD_LOGIC;
  signal addMaxVal1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addMaxVal1[23]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[24]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[25]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[26]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[27]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[28]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[29]_i_1_n_0\ : STD_LOGIC;
  signal \addMaxVal1[30]_i_2_n_0\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[23]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[24]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[25]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[26]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[27]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[28]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[29]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[30]\ : STD_LOGIC;
  signal addPostAddMantissa : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addPostAddMantissa1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addPostAddMantissa1[15]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_12_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_13_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_14_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_15_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_16_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_17_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_18_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_19_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_20_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_21_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_22_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_23_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_24_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_25_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_26_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_27_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_28_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_29_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_30_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_31_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_32_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_33_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_34_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_35_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_36_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_37_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_38_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_39_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_40_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_41_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_42_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_43_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_44_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_45_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_46_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_12_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_13_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_14_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_15_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_16_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_17_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_18_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_19_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_20_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_21_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_22_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_23_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_24_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_25_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_26_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_27_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_28_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_29_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_30_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_31_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_32_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_34_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_35_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_36_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_37_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_38_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_39_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_40_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_41_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_42_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_43_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_45_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_46_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_47_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_48_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_49_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_50_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_51_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_52_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_53_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_54_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_55_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_56_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_57_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_58_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_60_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_61_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_62_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_63_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_64_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_65_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_66_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_67_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_68_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_69_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_70_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_71_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_72_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_73_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_74_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_75_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_76_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[25]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_12_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_13_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_14_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_15_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_16_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_17_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_18_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_19_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_20_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_21_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_22_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_23_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_24_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_25_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_26_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_27_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_28_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_29_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_30_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_31_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_32_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_33_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_34_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_35_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_36_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_37_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_38_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_39_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_40_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_41_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_42_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_43_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_44_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_45_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_46_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_47_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_48_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_49_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_50_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_51_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_52_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_53_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_54_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_55_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_56_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_57_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_58_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59_n_7\ : STD_LOGIC;
  signal \^addpostaddmantissa1_reg[25]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addPostAddMantissa1_reg[25]_i_2_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[25]_i_2_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[25]_i_2_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[0]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[10]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[11]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[12]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[13]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[14]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[15]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[16]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[17]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[18]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[19]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[1]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[20]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[21]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[22]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[23]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[24]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[2]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[3]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[4]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[5]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[6]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[7]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[8]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[9]\ : STD_LOGIC;
  signal \addPostAddMantissa[0]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[10]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[10]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[11]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[11]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[12]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[12]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[13]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[13]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[14]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[14]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[15]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[15]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[17]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[17]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[18]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[18]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[19]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[19]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[1]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[1]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[20]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[20]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[21]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[21]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[22]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[22]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[2]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[2]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[3]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[3]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[4]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[4]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[5]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[5]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[6]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[6]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[7]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[7]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_10_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_11_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_12_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_3_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_5_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_6_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_7_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_8_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_9_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[9]_i_1_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[9]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_10_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_11_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_12_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_13_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_1_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_2_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_3_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_4_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_5_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_6_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_7_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_8_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_9_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_10_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_11_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_12_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_13_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_14_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_1_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_2_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_3_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_4_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_5_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_6_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_7_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_8_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_9_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_10_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_11_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_12_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_13_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_14_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_15_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_16_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_17_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_18_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_1_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_2_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_3_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_5_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_6_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_7_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_8_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_9_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[3]_i_1_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_10_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_11_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_2_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_3_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_4_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_5_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_6_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_7_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_8_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_9_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_4\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_6\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4_n_7\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_10__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_11__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_12__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_13__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_14__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_15__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_16__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_17__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_18__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_19__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_20__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_21__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_22__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_23__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_3__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_4__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_5__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_6__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_7__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_8__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_i_9__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_1__0_n_6\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_1__0_n_7\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_5\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_6\ : STD_LOGIC;
  signal \addSameNumberDifferentSigns0_reg_i_2__0_n_7\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns1_reg_0\ : STD_LOGIC;
  signal \in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^pipelinedattr0_reg[8][28]__0_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^pipelinedattr0_reg[8][30]__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_addALessThanB_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_addALessThanB_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_addPostAddMantissa1_reg[23]_i_33_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addPostAddMantissa1_reg[23]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addPostAddMantissa1_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_addPostAddMantissa1_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_addRenormalizeShiftAmount_reg[2]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_addSameNumberDifferentSigns0_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_addSameNumberDifferentSigns0_reg_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_addSameNumberDifferentSigns0_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OADD[0]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \OADD[11]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \OADD[12]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \OADD[13]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \OADD[14]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \OADD[15]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \OADD[15]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \OADD[16]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \OADD[16]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \OADD[17]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \OADD[17]_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \OADD[18]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \OADD[19]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \OADD[1]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \OADD[20]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \OADD[21]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \OADD[22]_i_11\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \OADD[22]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \OADD[22]_i_5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \OADD[22]_i_6\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \OADD[22]_i_8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \OADD[22]_i_9\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \OADD[25]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \OADD[26]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OADD[27]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \OADD[28]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \OADD[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \OADD[2]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \OADD[31]_i_8\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \OADD[31]_i_9\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \OADD_Temp[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \OADD_Temp[24]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \OADD_Temp[25]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \OADD_Temp[26]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \OADD_Temp[27]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \OADD_Temp[28]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \OADD_Temp[29]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \OADD_Temp[30]_i_1\ : label is "soft_lutpair65";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \addALessThanB_reg_i_1__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \addALessThanB_reg_i_2__0\ : label is 11;
  attribute SOFT_HLUTNM of \addDenormFlushedValA[30]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \addDenormFlushedValA[30]_i_3__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[23]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[30]_i_5__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_10__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_14__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_4__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_6__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[15]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[18]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[19]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[20]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[21]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[22]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[7]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addEarlyOutBypassEnable0_i_2__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \addEarlyOutBypassEnable0_i_3__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[0]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[1]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[1]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[3]_i_3__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[5]_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[7]_i_3__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \addFinalExp[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \addFinalExp[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \addFinalExp[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addFinalExp[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addFinalExp[5]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \addMaxVal1[23]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \addMaxVal1[24]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \addMaxVal1[25]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \addMaxVal1[26]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \addMaxVal1[27]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \addMaxVal1[28]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \addMaxVal1[29]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \addMaxVal1[30]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[15]_i_46\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_20\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_21\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_29\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_30\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_31\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_24\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_46\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_48\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_49\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_50\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_51\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_52\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_53\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_54\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_55\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_56\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_57\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_58\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \addPostAddMantissa[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \addPostAddMantissa[10]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \addPostAddMantissa[11]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \addPostAddMantissa[12]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \addPostAddMantissa[13]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \addPostAddMantissa[14]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \addPostAddMantissa[15]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \addPostAddMantissa[16]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \addPostAddMantissa[17]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \addPostAddMantissa[18]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \addPostAddMantissa[19]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \addPostAddMantissa[1]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \addPostAddMantissa[20]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \addPostAddMantissa[22]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \addPostAddMantissa[2]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \addPostAddMantissa[3]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \addPostAddMantissa[4]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \addPostAddMantissa[5]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \addPostAddMantissa[6]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \addPostAddMantissa[7]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \addPostAddMantissa[8]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \addPostAddMantissa[9]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[0]_i_13\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[0]_i_8\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_13\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_9\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[2]_i_18\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[2]_i_7\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_11\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_9\ : label is "soft_lutpair39";
begin
  CO(0) <= \^co\(0);
  \OADD_reg[31]_0\(31 downto 0) <= \^oadd_reg[31]_0\(31 downto 0);
  \addDenormFlushedValB_reg[31]_0\(0) <= \^adddenormflushedvalb_reg[31]_0\(0);
  \addEarlyOutBypassEnable0__0\ <= \^addearlyoutbypassenable0__0\;
  addEarlyOutBypassEnable1_reg_0 <= \^addearlyoutbypassenable1_reg_0\;
  addExponentDeltaAMinusB0(7 downto 0) <= \^addexponentdeltaaminusb0\(7 downto 0);
  addExponentDeltaAMinusBShiftTooFar_reg_0 <= \^addexponentdeltaaminusbshifttoofar_reg_0\;
  addFinalSignIsNeg_reg_0 <= \^addfinalsignisneg_reg_0\;
  \addPostAddMantissa1_reg[25]_0\(0) <= \^addpostaddmantissa1_reg[25]_0\(0);
  addSameNumberDifferentSigns0 <= \^addsamenumberdifferentsigns0\;
  addSameNumberDifferentSigns1_reg_0 <= \^addsamenumberdifferentsigns1_reg_0\;
  p_1_in <= \^p_1_in\;
  \pipelinedAttr0_reg[8][28]__0_0\(6 downto 0) <= \^pipelinedattr0_reg[8][28]__0_0\(6 downto 0);
  \pipelinedAttr0_reg[8][30]__0\(0) <= \^pipelinedattr0_reg[8][30]__0\(0);
\OADD[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAAC000"
    )
        port map (
      I0 => OADD_Temp(0),
      I1 => \OADD[2]_i_3_n_0\,
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => \OADD[0]_i_2_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => R(0),
      O => \OADD[0]_i_1_n_0\
    );
\OADD[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(4),
      I1 => R(3),
      O => \OADD[0]_i_2_n_0\
    );
\OADD[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[11]_i_2_n_0\,
      I2 => \OADD[10]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(10),
      O => \OADD[10]_i_1_n_0\
    );
\OADD[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[7]\,
      I4 => R(1),
      I5 => \OADD[12]_i_3_n_0\,
      O => \OADD[10]_i_2_n_0\
    );
\OADD[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[12]_i_2_n_0\,
      I2 => \OADD[11]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(11),
      O => \OADD[11]_i_1_n_0\
    );
\OADD[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[11]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[13]_i_3_n_0\,
      O => \OADD[11]_i_2_n_0\
    );
\OADD[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => \addPostAddMantissa_reg_n_0_[8]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[11]_i_3_n_0\
    );
\OADD[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[13]_i_2_n_0\,
      I2 => \OADD[12]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(12),
      O => \OADD[12]_i_1_n_0\
    );
\OADD[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[12]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[14]_i_3_n_0\,
      O => \OADD[12]_i_2_n_0\
    );
\OADD[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => \addPostAddMantissa_reg_n_0_[9]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[12]_i_3_n_0\
    );
\OADD[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[14]_i_2_n_0\,
      I2 => \OADD[13]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(13),
      O => \OADD[13]_i_1_n_0\
    );
\OADD[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[13]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[15]_i_3_n_0\,
      O => \OADD[13]_i_2_n_0\
    );
\OADD[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[2]\,
      I3 => \addPostAddMantissa_reg_n_0_[10]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[13]_i_3_n_0\
    );
\OADD[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[15]_i_2_n_0\,
      I2 => \OADD[14]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(14),
      O => \OADD[14]_i_1_n_0\
    );
\OADD[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[14]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[16]_i_3_n_0\,
      O => \OADD[14]_i_2_n_0\
    );
\OADD[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[3]\,
      I3 => \addPostAddMantissa_reg_n_0_[11]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[14]_i_3_n_0\
    );
\OADD[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[16]_i_2_n_0\,
      I2 => \OADD[15]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(15),
      O => \OADD[15]_i_1_n_0\
    );
\OADD[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[15]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[17]_i_3_n_0\,
      O => \OADD[15]_i_2_n_0\
    );
\OADD[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => \addPostAddMantissa_reg_n_0_[8]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[15]_i_4_n_0\,
      O => \OADD[15]_i_3_n_0\
    );
\OADD[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[15]_i_4_n_0\
    );
\OADD[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[17]_i_2_n_0\,
      I2 => \OADD[16]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(16),
      O => \OADD[16]_i_1_n_0\
    );
\OADD[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[16]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[18]_i_3_n_0\,
      O => \OADD[16]_i_2_n_0\
    );
\OADD[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => \addPostAddMantissa_reg_n_0_[9]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[16]_i_4_n_0\,
      O => \OADD[16]_i_3_n_0\
    );
\OADD[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[16]_i_4_n_0\
    );
\OADD[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[18]_i_2_n_0\,
      I2 => \OADD[17]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(17),
      O => \OADD[17]_i_1_n_0\
    );
\OADD[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[17]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[19]_i_3_n_0\,
      O => \OADD[17]_i_2_n_0\
    );
\OADD[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => \addPostAddMantissa_reg_n_0_[10]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[17]_i_4_n_0\,
      O => \OADD[17]_i_3_n_0\
    );
\OADD[17]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[17]_i_4_n_0\
    );
\OADD[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[19]_i_2_n_0\,
      I2 => \OADD[18]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(18),
      O => \OADD[18]_i_1_n_0\
    );
\OADD[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[18]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[20]_i_3_n_0\,
      O => \OADD[18]_i_2_n_0\
    );
\OADD[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => \addPostAddMantissa_reg_n_0_[11]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[18]_i_4_n_0\,
      O => \OADD[18]_i_3_n_0\
    );
\OADD[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => \addPostAddMantissa_reg_n_0_[15]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[18]_i_4_n_0\
    );
\OADD[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[20]_i_2_n_0\,
      I2 => \OADD[19]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(19),
      O => \OADD[19]_i_1_n_0\
    );
\OADD[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[19]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[21]_i_3_n_0\,
      O => \OADD[19]_i_2_n_0\
    );
\OADD[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_4_n_0\,
      O => \OADD[19]_i_3_n_0\
    );
\OADD[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0400000E040"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[2]_i_2_n_0\,
      I2 => \OADD[2]_i_3_n_0\,
      I3 => \OADD[1]_i_2_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(1),
      O => \OADD[1]_i_1_n_0\
    );
\OADD[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => R(3),
      I1 => R(4),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      O => \OADD[1]_i_2_n_0\
    );
\OADD[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[21]_i_2_n_0\,
      I2 => \OADD[20]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(20),
      O => \OADD[20]_i_1_n_0\
    );
\OADD[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[20]_i_3_n_0\,
      I1 => R(1),
      I2 => \OADD[22]_i_10_n_0\,
      O => \OADD[20]_i_2_n_0\
    );
\OADD[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_9_n_0\,
      O => \OADD[20]_i_3_n_0\
    );
\OADD[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[22]_i_3_n_0\,
      I2 => \OADD[21]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(21),
      O => \OADD[21]_i_1_n_0\
    );
\OADD[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \OADD[22]_i_4_n_0\,
      I1 => R(2),
      I2 => \OADD[22]_i_5_n_0\,
      I3 => \OADD[21]_i_3_n_0\,
      I4 => R(1),
      O => \OADD[21]_i_2_n_0\
    );
\OADD[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_7_n_0\,
      O => \OADD[21]_i_3_n_0\
    );
\OADD[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[22]_i_2_n_0\,
      I2 => \OADD[22]_i_3_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(22),
      O => \OADD[22]_i_1_n_0\
    );
\OADD[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => \addPostAddMantissa_reg_n_0_[15]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_11_n_0\,
      O => \OADD[22]_i_10_n_0\
    );
\OADD[22]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[19]\,
      I1 => \addPostAddMantissa_reg_n_0_[11]\,
      I2 => \addPostAddMantissa_reg_n_0_[3]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_11_n_0\
    );
\OADD[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \OADD[22]_i_4_n_0\,
      I1 => R(2),
      I2 => \OADD[22]_i_5_n_0\,
      I3 => \OADD[22]_i_6_n_0\,
      I4 => \OADD[22]_i_7_n_0\,
      I5 => R(1),
      O => \OADD[22]_i_2_n_0\
    );
\OADD[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(2),
      I1 => \OADD[22]_i_8_n_0\,
      I2 => \OADD[22]_i_9_n_0\,
      I3 => R(1),
      I4 => \OADD[22]_i_10_n_0\,
      O => \OADD[22]_i_3_n_0\
    );
\OADD[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[16]\,
      I1 => \addPostAddMantissa_reg_n_0_[8]\,
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_4_n_0\
    );
\OADD[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[20]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => \addPostAddMantissa_reg_n_0_[4]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_5_n_0\
    );
\OADD[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[22]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => \addPostAddMantissa_reg_n_0_[6]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_6_n_0\
    );
\OADD[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[18]\,
      I1 => \addPostAddMantissa_reg_n_0_[10]\,
      I2 => \addPostAddMantissa_reg_n_0_[2]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_7_n_0\
    );
\OADD[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[21]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => \addPostAddMantissa_reg_n_0_[5]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_8_n_0\
    );
\OADD[22]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[17]\,
      I1 => \addPostAddMantissa_reg_n_0_[9]\,
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_9_n_0\
    );
\OADD[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => R(0),
      I1 => addFinalExp(0),
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(23),
      O => \OADD[23]_i_1_n_0\
    );
\OADD[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969900009699"
    )
        port map (
      I0 => addFinalExp(1),
      I1 => R(1),
      I2 => R(0),
      I3 => addFinalExp(0),
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(24),
      O => \OADD[24]_i_1_n_0\
    );
\OADD[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(2),
      I1 => R(2),
      I2 => \OADD[25]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(25),
      O => \OADD[25]_i_1_n_0\
    );
\OADD[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      O => \OADD[25]_i_2_n_0\
    );
\OADD[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(3),
      I1 => R(3),
      I2 => \OADD[26]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(26),
      O => \OADD[26]_i_1_n_0\
    );
\OADD[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      I4 => R(2),
      I5 => addFinalExp(2),
      O => \OADD[26]_i_2_n_0\
    );
\OADD[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => \OADD[27]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(27),
      O => \OADD[27]_i_1_n_0\
    );
\OADD[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \OADD[26]_i_2_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      O => \OADD[27]_i_2_n_0\
    );
\OADD[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => addFinalExp(5),
      I1 => \OADD[28]_i_2_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(28),
      O => \OADD[28]_i_1_n_0\
    );
\OADD[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \OADD[26]_i_2_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      I3 => R(4),
      I4 => addFinalExp(4),
      O => \OADD[28]_i_2_n_0\
    );
\OADD[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => addFinalExp(6),
      I1 => \OADD[30]_i_2_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(29),
      O => \OADD[29]_i_1_n_0\
    );
\OADD[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE4440000E444"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[3]_i_2_n_0\,
      I2 => \OADD[2]_i_2_n_0\,
      I3 => \OADD[2]_i_3_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(2),
      O => \OADD[2]_i_1_n_0\
    );
\OADD[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => R(3),
      I1 => R(4),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      O => \OADD[2]_i_2_n_0\
    );
\OADD[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(2),
      I1 => R(1),
      O => \OADD[2]_i_3_n_0\
    );
\OADD[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF560056"
    )
        port map (
      I0 => addFinalExp(7),
      I1 => addFinalExp(6),
      I2 => \OADD[30]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(30),
      O => \OADD[30]_i_1_n_0\
    );
\OADD[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB2BB22B2"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => addFinalExp(3),
      I3 => R(3),
      I4 => \OADD[26]_i_2_n_0\,
      I5 => addFinalExp(5),
      O => \OADD[30]_i_2_n_0\
    );
\OADD[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080000000000"
    )
        port map (
      I0 => addFinalExp(7),
      I1 => \OADD_reg[0]_0\(0),
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => addFinalExp(6),
      I4 => \OADD[31]_i_3_n_0\,
      I5 => \OADD[31]_i_4_n_0\,
      O => \OADD[31]_i_1_n_0\
    );
\OADD[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OADD_Temp(31),
      I1 => addEarlyOutBypassEnable2_reg_n_0,
      I2 => \^addfinalsignisneg_reg_0\,
      O => \OADD[31]_i_2_n_0\
    );
\OADD[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB2BB22B2"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => addFinalExp(3),
      I3 => R(3),
      I4 => \OADD[31]_i_5_n_0\,
      I5 => addFinalExp(5),
      O => \OADD[31]_i_3_n_0\
    );
\OADD[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00208208"
    )
        port map (
      I0 => \OADD[31]_i_6_n_0\,
      I1 => \OADD[31]_i_7_n_0\,
      I2 => R(4),
      I3 => addFinalExp(4),
      I4 => addFinalExp(5),
      O => \OADD[31]_i_4_n_0\
    );
\OADD[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0BFFFF0000BF0B"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      I4 => R(2),
      I5 => addFinalExp(2),
      O => \OADD[31]_i_5_n_0\
    );
\OADD[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9204009200000400"
    )
        port map (
      I0 => \OADD[31]_i_8_n_0\,
      I1 => R(1),
      I2 => addFinalExp(1),
      I3 => R(2),
      I4 => addFinalExp(2),
      I5 => \OADD[31]_i_9_n_0\,
      O => \OADD[31]_i_6_n_0\
    );
\OADD[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \OADD[31]_i_5_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      O => \OADD[31]_i_7_n_0\
    );
\OADD[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      O => \OADD[31]_i_8_n_0\
    );
\OADD[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => addFinalExp(3),
      I1 => R(3),
      O => \OADD[31]_i_9_n_0\
    );
\OADD[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[4]_i_2_n_0\,
      I2 => \OADD[3]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(3),
      O => \OADD[3]_i_1_n_0\
    );
\OADD[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => R(3),
      I2 => R(4),
      I3 => \addPostAddMantissa_reg_n_0_[2]\,
      I4 => R(2),
      I5 => R(1),
      O => \OADD[3]_i_2_n_0\
    );
\OADD[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[5]_i_2_n_0\,
      I2 => \OADD[4]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(4),
      O => \OADD[4]_i_1_n_0\
    );
\OADD[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => R(3),
      I2 => R(4),
      I3 => \addPostAddMantissa_reg_n_0_[3]\,
      I4 => R(2),
      I5 => R(1),
      O => \OADD[4]_i_2_n_0\
    );
\OADD[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[6]_i_2_n_0\,
      I2 => \OADD[5]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(5),
      O => \OADD[5]_i_1_n_0\
    );
\OADD[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(1),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => R(2),
      I4 => \OADD[0]_i_2_n_0\,
      I5 => \addPostAddMantissa_reg_n_0_[4]\,
      O => \OADD[5]_i_2_n_0\
    );
\OADD[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
        port map (
      I0 => \OADD[7]_i_2_n_0\,
      I1 => OADD_Temp(6),
      I2 => \OADD[6]_i_2_n_0\,
      I3 => R(0),
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      O => \OADD[6]_i_1_n_0\
    );
\OADD[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(1),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => R(2),
      I4 => \OADD[0]_i_2_n_0\,
      I5 => \addPostAddMantissa_reg_n_0_[5]\,
      O => \OADD[6]_i_2_n_0\
    );
\OADD[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[8]_i_2_n_0\,
      I2 => \OADD[7]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(7),
      O => \OADD[7]_i_1_n_0\
    );
\OADD[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[4]\,
      I4 => R(1),
      I5 => \OADD[7]_i_3_n_0\,
      O => \OADD[7]_i_2_n_0\
    );
\OADD[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(2),
      I2 => R(3),
      I3 => R(4),
      I4 => \addPostAddMantissa_reg_n_0_[6]\,
      O => \OADD[7]_i_3_n_0\
    );
\OADD[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[9]_i_2_n_0\,
      I2 => \OADD[8]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(8),
      O => \OADD[8]_i_1_n_0\
    );
\OADD[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[5]\,
      I4 => R(1),
      I5 => \OADD[8]_i_3_n_0\,
      O => \OADD[8]_i_2_n_0\
    );
\OADD[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(2),
      I2 => R(3),
      I3 => R(4),
      I4 => \addPostAddMantissa_reg_n_0_[7]\,
      O => \OADD[8]_i_3_n_0\
    );
\OADD[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[10]_i_2_n_0\,
      I2 => \OADD[9]_i_2_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(9),
      O => \OADD[9]_i_1_n_0\
    );
\OADD[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[6]\,
      I4 => R(1),
      I5 => \OADD[11]_i_3_n_0\,
      O => \OADD[9]_i_2_n_0\
    );
\OADD_Temp[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OADD_Temp[22]_i_2_n_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      O => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_3_n_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => \^addsamenumberdifferentsigns1_reg_0\,
      I3 => addEarlyOutBypassEnable2_reg_0,
      O => \OADD_Temp[22]_i_2_n_0\
    );
\OADD_Temp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(23),
      O => \OADD_Temp[23]_i_1_n_0\
    );
\OADD_Temp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(24),
      O => \OADD_Temp[24]_i_1_n_0\
    );
\OADD_Temp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(25),
      O => \OADD_Temp[25]_i_1_n_0\
    );
\OADD_Temp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(26),
      O => \OADD_Temp[26]_i_1_n_0\
    );
\OADD_Temp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(27),
      O => \OADD_Temp[27]_i_1_n_0\
    );
\OADD_Temp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(28),
      O => \OADD_Temp[28]_i_1_n_0\
    );
\OADD_Temp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(29),
      O => \OADD_Temp[29]_i_1_n_0\
    );
\OADD_Temp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(30),
      O => \OADD_Temp[30]_i_1_n_0\
    );
\OADD_Temp[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88FFFF8B880000"
    )
        port map (
      I0 => addEarlyOutBypass1(31),
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => \^addsamenumberdifferentsigns1_reg_0\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \OADD_Temp[22]_i_2_n_0\,
      I5 => OADD_Temp(31),
      O => \OADD_Temp[31]_i_1_n_0\
    );
\OADD_Temp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(0),
      Q => OADD_Temp(0),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(10),
      Q => OADD_Temp(10),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(11),
      Q => OADD_Temp(11),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(12),
      Q => OADD_Temp(12),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(13),
      Q => OADD_Temp(13),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(14),
      Q => OADD_Temp(14),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(15),
      Q => OADD_Temp(15),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(16),
      Q => OADD_Temp(16),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(17),
      Q => OADD_Temp(17),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(18),
      Q => OADD_Temp(18),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(19),
      Q => OADD_Temp(19),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(1),
      Q => OADD_Temp(1),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(20),
      Q => OADD_Temp(20),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(21),
      Q => OADD_Temp(21),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(22),
      Q => OADD_Temp(22),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[23]_i_1_n_0\,
      Q => OADD_Temp(23),
      S => '0'
    );
\OADD_Temp_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[24]_i_1_n_0\,
      Q => OADD_Temp(24),
      S => '0'
    );
\OADD_Temp_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[25]_i_1_n_0\,
      Q => OADD_Temp(25),
      S => '0'
    );
\OADD_Temp_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[26]_i_1_n_0\,
      Q => OADD_Temp(26),
      S => '0'
    );
\OADD_Temp_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[27]_i_1_n_0\,
      Q => OADD_Temp(27),
      S => '0'
    );
\OADD_Temp_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[28]_i_1_n_0\,
      Q => OADD_Temp(28),
      S => '0'
    );
\OADD_Temp_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[29]_i_1_n_0\,
      Q => OADD_Temp(29),
      S => '0'
    );
\OADD_Temp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(2),
      Q => OADD_Temp(2),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => \OADD_Temp[30]_i_1_n_0\,
      Q => OADD_Temp(30),
      S => '0'
    );
\OADD_Temp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \OADD_Temp[31]_i_1_n_0\,
      Q => OADD_Temp(31),
      R => '0'
    );
\OADD_Temp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(3),
      Q => OADD_Temp(3),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(4),
      Q => OADD_Temp(4),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(5),
      Q => OADD_Temp(5),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(6),
      Q => OADD_Temp(6),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(7),
      Q => OADD_Temp(7),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(8),
      Q => OADD_Temp(8),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_Temp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2_n_0\,
      D => addEarlyOutBypass1(9),
      Q => OADD_Temp(9),
      R => \OADD_Temp[22]_i_1_n_0\
    );
\OADD_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[0]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(0),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[10]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(10),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[11]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(11),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[12]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(12),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[13]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(13),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[14]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(14),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[15]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(15),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[16]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(16),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[17]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(17),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[18]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(18),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[19]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(19),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[1]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(1),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[20]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(20),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[21]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(21),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[22]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(22),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[23]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(23),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[24]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(24),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[25]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(25),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[26]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(26),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[27]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(27),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[28]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(28),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[29]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(29),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[2]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(2),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[30]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(30),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[31]_i_2_n_0\,
      Q => \^oadd_reg[31]_0\(31),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[3]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(3),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[4]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(4),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[5]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(5),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[6]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(6),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[7]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(7),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[8]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(8),
      R => \OADD[31]_i_1_n_0\
    );
\OADD_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_reg[0]_0\(0),
      D => \OADD[9]_i_1_n_0\,
      Q => \^oadd_reg[31]_0\(9),
      R => \OADD[31]_i_1_n_0\
    );
\addALessThanB_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[17]_0\,
      I1 => \^oadd_reg[31]_0\(17),
      I2 => \addEarlyOutBypass0_reg[16]_0\,
      I3 => \^oadd_reg[31]_0\(16),
      O => \addALessThanB_i_10__0_n_0\
    );
\addALessThanB_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(30),
      I1 => \addEarlyOutBypass0_reg[30]_0\,
      O => \addALessThanB_i_11__0_n_0\
    );
\addALessThanB_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \addEarlyOutBypass0_reg[28]_0\,
      I2 => \^oadd_reg[31]_0\(29),
      I3 => \^oadd_reg[31]_0\(28),
      O => \addALessThanB_i_12__0_n_0\
    );
\addALessThanB_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \addEarlyOutBypass0_reg[27]_0\,
      I2 => \addEarlyOutBypass0_reg[26]_0\,
      I3 => \^oadd_reg[31]_0\(26),
      O => \addALessThanB_i_13__0_n_0\
    );
\addALessThanB_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[24]_0\,
      I1 => \addEarlyOutBypass0_reg[25]_0\,
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(25),
      O => \addALessThanB_i_14__0_n_0\
    );
\addALessThanB_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[23]_0\,
      I1 => \^oadd_reg[31]_0\(23),
      I2 => \addEarlyOutBypass0_reg[22]_0\,
      I3 => \^oadd_reg[31]_0\(22),
      O => \addALessThanB_i_15__0_n_0\
    );
\addALessThanB_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(20),
      I1 => \addEarlyOutBypass0_reg[20]_0\,
      I2 => \addEarlyOutBypass0_reg[21]_0\,
      I3 => \^oadd_reg[31]_0\(21),
      O => \addALessThanB_i_16__0_n_0\
    );
\addALessThanB_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(18),
      I1 => \addEarlyOutBypass0_reg[18]_0\,
      I2 => \addEarlyOutBypass0_reg[19]_0\,
      I3 => \^oadd_reg[31]_0\(19),
      O => \addALessThanB_i_17__0_n_0\
    );
\addALessThanB_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(16),
      I1 => \addEarlyOutBypass0_reg[16]_0\,
      I2 => \addEarlyOutBypass0_reg[17]_0\,
      I3 => \^oadd_reg[31]_0\(17),
      O => \addALessThanB_i_18__0_n_0\
    );
\addALessThanB_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[15]_0\,
      I1 => \^oadd_reg[31]_0\(15),
      I2 => \addEarlyOutBypass0_reg[14]_0\,
      I3 => \^oadd_reg[31]_0\(14),
      O => \addALessThanB_i_19__0_n_0\
    );
\addALessThanB_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[13]_0\,
      I1 => \^oadd_reg[31]_0\(13),
      I2 => \addEarlyOutBypass0_reg[12]_0\,
      I3 => \^oadd_reg[31]_0\(12),
      O => \addALessThanB_i_20__0_n_0\
    );
\addALessThanB_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[11]_0\,
      I1 => \^oadd_reg[31]_0\(11),
      I2 => \addEarlyOutBypass0_reg[10]_0\,
      I3 => \^oadd_reg[31]_0\(10),
      O => \addALessThanB_i_21__0_n_0\
    );
\addALessThanB_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[9]_0\,
      I1 => \^oadd_reg[31]_0\(9),
      I2 => \addEarlyOutBypass0_reg[8]_0\,
      I3 => \^oadd_reg[31]_0\(8),
      O => \addALessThanB_i_22__0_n_0\
    );
\addALessThanB_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[7]_0\,
      I1 => \^oadd_reg[31]_0\(7),
      I2 => \addEarlyOutBypass0_reg[6]_0\,
      I3 => \^oadd_reg[31]_0\(6),
      O => \addALessThanB_i_23__0_n_0\
    );
\addALessThanB_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[5]_0\,
      I1 => \^oadd_reg[31]_0\(5),
      I2 => \addEarlyOutBypass0_reg[4]_0\,
      I3 => \^oadd_reg[31]_0\(4),
      O => \addALessThanB_i_24__0_n_0\
    );
\addALessThanB_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[3]_0\,
      I1 => \^oadd_reg[31]_0\(3),
      I2 => \addEarlyOutBypass0_reg[2]_0\,
      I3 => \^oadd_reg[31]_0\(2),
      O => \addALessThanB_i_25__0_n_0\
    );
\addALessThanB_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[1]_0\,
      I1 => \^oadd_reg[31]_0\(1),
      I2 => \addEarlyOutBypass0_reg[0]_0\,
      I3 => \^oadd_reg[31]_0\(0),
      O => \addALessThanB_i_26__0_n_0\
    );
\addALessThanB_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(14),
      I1 => \addEarlyOutBypass0_reg[14]_0\,
      I2 => \addEarlyOutBypass0_reg[15]_0\,
      I3 => \^oadd_reg[31]_0\(15),
      O => \addALessThanB_i_27__0_n_0\
    );
\addALessThanB_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(12),
      I1 => \addEarlyOutBypass0_reg[12]_0\,
      I2 => \addEarlyOutBypass0_reg[13]_0\,
      I3 => \^oadd_reg[31]_0\(13),
      O => \addALessThanB_i_28__0_n_0\
    );
\addALessThanB_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(10),
      I1 => \addEarlyOutBypass0_reg[10]_0\,
      I2 => \addEarlyOutBypass0_reg[11]_0\,
      I3 => \^oadd_reg[31]_0\(11),
      O => \addALessThanB_i_29__0_n_0\
    );
\addALessThanB_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(8),
      I1 => \addEarlyOutBypass0_reg[8]_0\,
      I2 => \addEarlyOutBypass0_reg[9]_0\,
      I3 => \^oadd_reg[31]_0\(9),
      O => \addALessThanB_i_30__0_n_0\
    );
\addALessThanB_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(6),
      I1 => \addEarlyOutBypass0_reg[6]_0\,
      I2 => \addEarlyOutBypass0_reg[7]_0\,
      I3 => \^oadd_reg[31]_0\(7),
      O => \addALessThanB_i_31__0_n_0\
    );
\addALessThanB_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(4),
      I1 => \addEarlyOutBypass0_reg[4]_0\,
      I2 => \addEarlyOutBypass0_reg[5]_0\,
      I3 => \^oadd_reg[31]_0\(5),
      O => \addALessThanB_i_32__0_n_0\
    );
\addALessThanB_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(2),
      I1 => \addEarlyOutBypass0_reg[2]_0\,
      I2 => \addEarlyOutBypass0_reg[3]_0\,
      I3 => \^oadd_reg[31]_0\(3),
      O => \addALessThanB_i_33__0_n_0\
    );
\addALessThanB_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(0),
      I1 => \addEarlyOutBypass0_reg[0]_0\,
      I2 => \addEarlyOutBypass0_reg[1]_0\,
      I3 => \^oadd_reg[31]_0\(1),
      O => \addALessThanB_i_34__0_n_0\
    );
\addALessThanB_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[30]_0\,
      I1 => \^oadd_reg[31]_0\(30),
      O => \addALessThanB_i_3__0_n_0\
    );
\addALessThanB_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \^oadd_reg[31]_0\(28),
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \addEarlyOutBypass0_reg[29]_0\,
      O => \addALessThanB_i_4__0_n_0\
    );
\addALessThanB_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[27]_0\,
      I1 => \^oadd_reg[31]_0\(27),
      I2 => \addEarlyOutBypass0_reg[26]_0\,
      I3 => \^oadd_reg[31]_0\(26),
      O => \addALessThanB_i_5__0_n_0\
    );
\addALessThanB_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \addEarlyOutBypass0_reg[25]_0\,
      O => \addALessThanB_i_6__0_n_0\
    );
\addALessThanB_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[22]_0\,
      I1 => \^oadd_reg[31]_0\(22),
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      O => \addALessThanB_i_7__0_n_0\
    );
\addALessThanB_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[21]_0\,
      I1 => \^oadd_reg[31]_0\(21),
      I2 => \addEarlyOutBypass0_reg[20]_0\,
      I3 => \^oadd_reg[31]_0\(20),
      O => \addALessThanB_i_8__0_n_0\
    );
\addALessThanB_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[19]_0\,
      I1 => \^oadd_reg[31]_0\(19),
      I2 => \addEarlyOutBypass0_reg[18]_0\,
      I3 => \^oadd_reg[31]_0\(18),
      O => \addALessThanB_i_9__0_n_0\
    );
addALessThanB_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => sel0(0),
      Q => addALessThanB,
      R => '0'
    );
\addALessThanB_reg_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addALessThanB_reg_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \^pipelinedattr0_reg[8][30]__0\(0),
      CO(6) => \addALessThanB_reg_i_1__0_n_1\,
      CO(5) => \addALessThanB_reg_i_1__0_n_2\,
      CO(4) => \addALessThanB_reg_i_1__0_n_3\,
      CO(3) => \addALessThanB_reg_i_1__0_n_4\,
      CO(2) => \addALessThanB_reg_i_1__0_n_5\,
      CO(1) => \addALessThanB_reg_i_1__0_n_6\,
      CO(0) => \addALessThanB_reg_i_1__0_n_7\,
      DI(7) => \addALessThanB_i_3__0_n_0\,
      DI(6) => \addALessThanB_i_4__0_n_0\,
      DI(5) => \addALessThanB_i_5__0_n_0\,
      DI(4) => \addALessThanB_i_6__0_n_0\,
      DI(3) => \addALessThanB_i_7__0_n_0\,
      DI(2) => \addALessThanB_i_8__0_n_0\,
      DI(1) => \addALessThanB_i_9__0_n_0\,
      DI(0) => \addALessThanB_i_10__0_n_0\,
      O(7 downto 0) => \NLW_addALessThanB_reg_i_1__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \addALessThanB_i_11__0_n_0\,
      S(6) => \addALessThanB_i_12__0_n_0\,
      S(5) => \addALessThanB_i_13__0_n_0\,
      S(4) => \addALessThanB_i_14__0_n_0\,
      S(3) => \addALessThanB_i_15__0_n_0\,
      S(2) => \addALessThanB_i_16__0_n_0\,
      S(1) => \addALessThanB_i_17__0_n_0\,
      S(0) => \addALessThanB_i_18__0_n_0\
    );
\addALessThanB_reg_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \addALessThanB_reg_i_2__0_n_0\,
      CO(6) => \addALessThanB_reg_i_2__0_n_1\,
      CO(5) => \addALessThanB_reg_i_2__0_n_2\,
      CO(4) => \addALessThanB_reg_i_2__0_n_3\,
      CO(3) => \addALessThanB_reg_i_2__0_n_4\,
      CO(2) => \addALessThanB_reg_i_2__0_n_5\,
      CO(1) => \addALessThanB_reg_i_2__0_n_6\,
      CO(0) => \addALessThanB_reg_i_2__0_n_7\,
      DI(7) => \addALessThanB_i_19__0_n_0\,
      DI(6) => \addALessThanB_i_20__0_n_0\,
      DI(5) => \addALessThanB_i_21__0_n_0\,
      DI(4) => \addALessThanB_i_22__0_n_0\,
      DI(3) => \addALessThanB_i_23__0_n_0\,
      DI(2) => \addALessThanB_i_24__0_n_0\,
      DI(1) => \addALessThanB_i_25__0_n_0\,
      DI(0) => \addALessThanB_i_26__0_n_0\,
      O(7 downto 0) => \NLW_addALessThanB_reg_i_2__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \addALessThanB_i_27__0_n_0\,
      S(6) => \addALessThanB_i_28__0_n_0\,
      S(5) => \addALessThanB_i_29__0_n_0\,
      S(4) => \addALessThanB_i_30__0_n_0\,
      S(3) => \addALessThanB_i_31__0_n_0\,
      S(2) => \addALessThanB_i_32__0_n_0\,
      S(1) => \addALessThanB_i_33__0_n_0\,
      S(0) => \addALessThanB_i_34__0_n_0\
    );
\addDenormFlushedValA[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Adder1/comAIsDenormal\,
      I1 => Q(1),
      O => \pipelinedGoSignal_reg[8]\
    );
\addDenormFlushedValA[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \^oadd_reg[31]_0\(30),
      I2 => \^oadd_reg[31]_0\(28),
      I3 => \^oadd_reg[31]_0\(29),
      I4 => \addDenormFlushedValA[30]_i_3__0_n_0\,
      O => \Adder1/comAIsDenormal\
    );
\addDenormFlushedValA[30]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(24),
      I1 => \^oadd_reg[31]_0\(23),
      I2 => \^oadd_reg[31]_0\(26),
      I3 => \^oadd_reg[31]_0\(25),
      O => \addDenormFlushedValA[30]_i_3__0_n_0\
    );
\addDenormFlushedValA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(0),
      Q => \addDenormFlushedValA_reg_n_0_[0]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(10),
      Q => \addDenormFlushedValA_reg_n_0_[10]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(11),
      Q => \addDenormFlushedValA_reg_n_0_[11]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(12),
      Q => \addDenormFlushedValA_reg_n_0_[12]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(13),
      Q => \addDenormFlushedValA_reg_n_0_[13]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(14),
      Q => \addDenormFlushedValA_reg_n_0_[14]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(15),
      Q => \addDenormFlushedValA_reg_n_0_[15]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(16),
      Q => \addDenormFlushedValA_reg_n_0_[16]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(17),
      Q => \addDenormFlushedValA_reg_n_0_[17]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(18),
      Q => \addDenormFlushedValA_reg_n_0_[18]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(19),
      Q => \addDenormFlushedValA_reg_n_0_[19]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(1),
      Q => \addDenormFlushedValA_reg_n_0_[1]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(20),
      Q => \addDenormFlushedValA_reg_n_0_[20]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(21),
      Q => \addDenormFlushedValA_reg_n_0_[21]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(22),
      Q => \addDenormFlushedValA_reg_n_0_[22]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(23),
      Q => \addDenormFlushedValA_reg_n_0_[23]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(24),
      Q => \addDenormFlushedValA_reg_n_0_[24]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(25),
      Q => \addDenormFlushedValA_reg_n_0_[25]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(26),
      Q => \addDenormFlushedValA_reg_n_0_[26]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(27),
      Q => \addDenormFlushedValA_reg_n_0_[27]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(28),
      Q => \addDenormFlushedValA_reg_n_0_[28]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(29),
      Q => \addDenormFlushedValA_reg_n_0_[29]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(2),
      Q => \addDenormFlushedValA_reg_n_0_[2]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(30),
      Q => \addDenormFlushedValA_reg_n_0_[30]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(31),
      Q => \^p_1_in\,
      R => '0'
    );
\addDenormFlushedValA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(3),
      Q => \addDenormFlushedValA_reg_n_0_[3]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(4),
      Q => \addDenormFlushedValA_reg_n_0_[4]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(5),
      Q => \addDenormFlushedValA_reg_n_0_[5]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(6),
      Q => \addDenormFlushedValA_reg_n_0_[6]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(7),
      Q => \addDenormFlushedValA_reg_n_0_[7]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(8),
      Q => \addDenormFlushedValA_reg_n_0_[8]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => OMUL(9),
      Q => \addDenormFlushedValA_reg_n_0_[9]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(0),
      Q => \addDenormFlushedValB_reg_n_0_[0]\,
      R => '0'
    );
\addDenormFlushedValB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(10),
      Q => \addDenormFlushedValB_reg_n_0_[10]\,
      R => '0'
    );
\addDenormFlushedValB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(11),
      Q => \addDenormFlushedValB_reg_n_0_[11]\,
      R => '0'
    );
\addDenormFlushedValB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(12),
      Q => \addDenormFlushedValB_reg_n_0_[12]\,
      R => '0'
    );
\addDenormFlushedValB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(13),
      Q => \addDenormFlushedValB_reg_n_0_[13]\,
      R => '0'
    );
\addDenormFlushedValB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(14),
      Q => \addDenormFlushedValB_reg_n_0_[14]\,
      R => '0'
    );
\addDenormFlushedValB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(15),
      Q => \addDenormFlushedValB_reg_n_0_[15]\,
      R => '0'
    );
\addDenormFlushedValB_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(16),
      Q => \addDenormFlushedValB_reg_n_0_[16]\,
      R => '0'
    );
\addDenormFlushedValB_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(17),
      Q => \addDenormFlushedValB_reg_n_0_[17]\,
      R => '0'
    );
\addDenormFlushedValB_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(18),
      Q => \addDenormFlushedValB_reg_n_0_[18]\,
      R => '0'
    );
\addDenormFlushedValB_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(19),
      Q => \addDenormFlushedValB_reg_n_0_[19]\,
      R => '0'
    );
\addDenormFlushedValB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(1),
      Q => \addDenormFlushedValB_reg_n_0_[1]\,
      R => '0'
    );
\addDenormFlushedValB_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(20),
      Q => \addDenormFlushedValB_reg_n_0_[20]\,
      R => '0'
    );
\addDenormFlushedValB_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(21),
      Q => \addDenormFlushedValB_reg_n_0_[21]\,
      R => '0'
    );
\addDenormFlushedValB_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(22),
      Q => \addDenormFlushedValB_reg_n_0_[22]\,
      R => '0'
    );
\addDenormFlushedValB_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(23),
      Q => \addDenormFlushedValB_reg_n_0_[23]\,
      R => '0'
    );
\addDenormFlushedValB_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(24),
      Q => \addDenormFlushedValB_reg_n_0_[24]\,
      R => '0'
    );
\addDenormFlushedValB_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(25),
      Q => \addDenormFlushedValB_reg_n_0_[25]\,
      R => '0'
    );
\addDenormFlushedValB_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(26),
      Q => \addDenormFlushedValB_reg_n_0_[26]\,
      R => '0'
    );
\addDenormFlushedValB_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(27),
      Q => \addDenormFlushedValB_reg_n_0_[27]\,
      R => '0'
    );
\addDenormFlushedValB_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(28),
      Q => \addDenormFlushedValB_reg_n_0_[28]\,
      R => '0'
    );
\addDenormFlushedValB_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(29),
      Q => \addDenormFlushedValB_reg_n_0_[29]\,
      R => '0'
    );
\addDenormFlushedValB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(2),
      Q => \addDenormFlushedValB_reg_n_0_[2]\,
      R => '0'
    );
\addDenormFlushedValB_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(30),
      Q => \addDenormFlushedValB_reg_n_0_[30]\,
      R => '0'
    );
\addDenormFlushedValB_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => multResultAttr20(0),
      Q => \^adddenormflushedvalb_reg[31]_0\(0),
      R => '0'
    );
\addDenormFlushedValB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(3),
      Q => \addDenormFlushedValB_reg_n_0_[3]\,
      R => '0'
    );
\addDenormFlushedValB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(4),
      Q => \addDenormFlushedValB_reg_n_0_[4]\,
      R => '0'
    );
\addDenormFlushedValB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(5),
      Q => \addDenormFlushedValB_reg_n_0_[5]\,
      R => '0'
    );
\addDenormFlushedValB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(6),
      Q => \addDenormFlushedValB_reg_n_0_[6]\,
      R => '0'
    );
\addDenormFlushedValB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(7),
      Q => \addDenormFlushedValB_reg_n_0_[7]\,
      R => '0'
    );
\addDenormFlushedValB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(8),
      Q => \addDenormFlushedValB_reg_n_0_[8]\,
      R => '0'
    );
\addDenormFlushedValB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValB_reg[30]_0\(9),
      Q => \addDenormFlushedValB_reg_n_0_[9]\,
      R => '0'
    );
\addEarlyOutBypass0[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[0]_0\,
      I3 => \^oadd_reg[31]_0\(0),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(0)
    );
\addEarlyOutBypass0[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[10]_0\,
      I3 => \^oadd_reg[31]_0\(10),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(10)
    );
\addEarlyOutBypass0[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[11]_0\,
      I3 => \^oadd_reg[31]_0\(11),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(11)
    );
\addEarlyOutBypass0[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[12]_0\,
      I3 => \^oadd_reg[31]_0\(12),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(12)
    );
\addEarlyOutBypass0[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[13]_0\,
      I3 => \^oadd_reg[31]_0\(13),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(13)
    );
\addEarlyOutBypass0[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[14]_0\,
      I3 => \^oadd_reg[31]_0\(14),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(14)
    );
\addEarlyOutBypass0[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[15]_0\,
      I3 => \^oadd_reg[31]_0\(15),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(15)
    );
\addEarlyOutBypass0[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[16]_0\,
      I3 => \^oadd_reg[31]_0\(16),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(16)
    );
\addEarlyOutBypass0[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[17]_0\,
      I3 => \^oadd_reg[31]_0\(17),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(17)
    );
\addEarlyOutBypass0[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[18]_0\,
      I3 => \^oadd_reg[31]_0\(18),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(18)
    );
\addEarlyOutBypass0[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[19]_0\,
      I3 => \^oadd_reg[31]_0\(19),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(19)
    );
\addEarlyOutBypass0[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[1]_0\,
      I3 => \^oadd_reg[31]_0\(1),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(1)
    );
\addEarlyOutBypass0[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[20]_0\,
      I3 => \^oadd_reg[31]_0\(20),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(20)
    );
\addEarlyOutBypass0[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[21]_0\,
      I3 => \^oadd_reg[31]_0\(21),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(21)
    );
\addEarlyOutBypass0[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[22]_0\,
      I3 => \^oadd_reg[31]_0\(22),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(22)
    );
\addEarlyOutBypass0[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[23]_0\,
      I3 => \^oadd_reg[31]_0\(23),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(23)
    );
\addEarlyOutBypass0[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \^oadd_reg[31]_0\(24),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(24)
    );
\addEarlyOutBypass0[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[25]_0\,
      I3 => \^oadd_reg[31]_0\(25),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(25)
    );
\addEarlyOutBypass0[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[26]_0\,
      I3 => \^oadd_reg[31]_0\(26),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(26)
    );
\addEarlyOutBypass0[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[27]_0\,
      I3 => \^oadd_reg[31]_0\(27),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(27)
    );
\addEarlyOutBypass0[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \^oadd_reg[31]_0\(28),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(28)
    );
\addEarlyOutBypass0[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[29]_0\,
      I3 => \^oadd_reg[31]_0\(29),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(29)
    );
\addEarlyOutBypass0[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[2]_0\,
      I3 => \^oadd_reg[31]_0\(2),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(2)
    );
\addEarlyOutBypass0[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[30]_0\,
      I3 => \^oadd_reg[31]_0\(30),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(30)
    );
\addEarlyOutBypass0[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000060"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[31]_0\,
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I3 => \Adder1/addEarlyOutBypassEnable0123_out\,
      I4 => \Adder1/addEarlyOutBypassEnable013_out\,
      I5 => \Adder1/addEarlyOutBypassEnable01\,
      O => \addEarlyOutBypass0[30]_i_2__0_n_0\
    );
\addEarlyOutBypass0[30]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_3__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_5__0_n_0\,
      I2 => \Adder1/addEarlyOutBypassEnable013_out\,
      I3 => \Adder1/GetFloatIsReal\,
      I4 => \addEarlyOutBypass0[31]_i_5__0_n_0\,
      O => \addEarlyOutBypass0[30]_i_3__0_n_0\
    );
\addEarlyOutBypass0[30]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003332FFFFFFFE"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_6__0_n_0\,
      I1 => \Adder1/addEarlyOutBypassEnable013_out\,
      I2 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I3 => \Adder1/addEarlyOutBypassEnable0123_out\,
      I4 => \Adder1/addEarlyOutBypassEnable01\,
      I5 => \Adder1/GetFloatIsReal\,
      O => \addEarlyOutBypass0[30]_i_4__0_n_0\
    );
\addEarlyOutBypass0[30]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D700"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \addEarlyOutBypass0_reg[31]_0\,
      I3 => \^pipelinedattr0_reg[8][30]__0\(0),
      I4 => comBIsDenormal,
      O => \addEarlyOutBypass0[30]_i_5__0_n_0\
    );
\addEarlyOutBypass0[30]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005115"
    )
        port map (
      I0 => \^pipelinedattr0_reg[8][30]__0\(0),
      I1 => \^co\(0),
      I2 => \^oadd_reg[31]_0\(31),
      I3 => \addEarlyOutBypass0_reg[31]_0\,
      I4 => \Adder1/comAIsDenormal\,
      O => \addEarlyOutBypass0[30]_i_6__0_n_0\
    );
\addEarlyOutBypass0[31]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(28),
      I1 => \^oadd_reg[31]_0\(29),
      I2 => \^oadd_reg[31]_0\(27),
      I3 => \^oadd_reg[31]_0\(30),
      I4 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      O => \Adder1/GetFloatIsReal\
    );
\addEarlyOutBypass0[31]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_21__0_n_0\,
      I1 => \addEarlyOutBypass0[31]_i_22__0_n_0\,
      I2 => \^oadd_reg[31]_0\(20),
      I3 => \^oadd_reg[31]_0\(22),
      I4 => \^oadd_reg[31]_0\(17),
      I5 => \addEarlyOutBypass0[31]_i_23__0_n_0\,
      O => \Adder1/GetFloatIsINF015_in\
    );
\addEarlyOutBypass0[31]_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      I1 => \^oadd_reg[31]_0\(30),
      I2 => \^oadd_reg[31]_0\(27),
      I3 => \^oadd_reg[31]_0\(29),
      I4 => \^oadd_reg[31]_0\(28),
      O => \addEarlyOutBypass0[31]_i_14__0_n_0\
    );
\addEarlyOutBypass0[31]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[28]_0\,
      I1 => \addEarlyOutBypass0_reg[29]_0\,
      I2 => \addEarlyOutBypass0_reg[27]_0\,
      I3 => \addEarlyOutBypass0_reg[30]_0\,
      I4 => \addExponentDeltaAMinusB_reg[5]_0\,
      I5 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_15__0_n_0\
    );
\addEarlyOutBypass0[31]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888088808880"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      I1 => \Adder1/GetFloatIsINF015_in\,
      I2 => \addExponentDeltaAMinusB_reg[5]_0\,
      I3 => \addEarlyOutBypass0_reg[31]_1\,
      I4 => GetFloatIsINF013_in,
      I5 => \Adder1/GetFloatIsReal\,
      O => \Adder1/addEarlyOutBypassEnable013_out\
    );
\addEarlyOutBypass0[31]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22202220222F2220"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      I1 => \Adder1/GetFloatIsINF015_in\,
      I2 => \addExponentDeltaAMinusB_reg[5]_0\,
      I3 => \addEarlyOutBypass0_reg[31]_1\,
      I4 => \Adder1/GetFloatIsReal\,
      I5 => GetFloatIsINF013_in,
      O => \Adder1/addEarlyOutBypassEnable01\
    );
\addEarlyOutBypass0[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD0000FAF80000"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_3__0_n_0\,
      I1 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I2 => \addEarlyOutBypass0[31]_i_5__0_n_0\,
      I3 => \Adder1/addEarlyOutBypassEnable0123_out\,
      I4 => Q(1),
      I5 => \addEarlyOutBypass0[31]_i_7__0_n_0\,
      O => E(0)
    );
\addEarlyOutBypass0[31]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(12),
      I1 => \^oadd_reg[31]_0\(13),
      I2 => \^oadd_reg[31]_0\(14),
      I3 => \^oadd_reg[31]_0\(15),
      I4 => \addEarlyOutBypass0[31]_i_26__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_21__0_n_0\
    );
\addEarlyOutBypass0[31]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(2),
      I1 => \^oadd_reg[31]_0\(3),
      I2 => \^oadd_reg[31]_0\(0),
      I3 => \^oadd_reg[31]_0\(1),
      I4 => \addEarlyOutBypass0[31]_i_27__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_22__0_n_0\
    );
\addEarlyOutBypass0[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(19),
      I1 => \^oadd_reg[31]_0\(16),
      I2 => \^oadd_reg[31]_0\(21),
      I3 => \^oadd_reg[31]_0\(18),
      O => \addEarlyOutBypass0[31]_i_23__0_n_0\
    );
\addEarlyOutBypass0[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(11),
      I1 => \^oadd_reg[31]_0\(10),
      I2 => \^oadd_reg[31]_0\(9),
      I3 => \^oadd_reg[31]_0\(8),
      O => \addEarlyOutBypass0[31]_i_26__0_n_0\
    );
\addEarlyOutBypass0[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(7),
      I1 => \^oadd_reg[31]_0\(6),
      I2 => \^oadd_reg[31]_0\(5),
      I3 => \^oadd_reg[31]_0\(4),
      O => \addEarlyOutBypass0[31]_i_27__0_n_0\
    );
\addEarlyOutBypass0[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFCFCFCFCFC"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[31]_0\,
      I1 => \addEarlyOutBypass0[31]_i_8__0_n_0\,
      I2 => \addEarlyOutBypass0[31]_i_9__0_n_0\,
      I3 => \Adder1/GetFloatIsReal\,
      I4 => \^oadd_reg[31]_0\(31),
      I5 => \addEarlyOutBypass0[31]_i_5__0_n_0\,
      O => D(31)
    );
\addEarlyOutBypass0[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFF500040004"
    )
        port map (
      I0 => GetFloatIsINF013_in,
      I1 => \Adder1/GetFloatIsReal\,
      I2 => \addEarlyOutBypass0_reg[31]_1\,
      I3 => \addExponentDeltaAMinusB_reg[5]_0\,
      I4 => \Adder1/GetFloatIsINF015_in\,
      I5 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_3__0_n_0\
    );
\addEarlyOutBypass0[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_15__0_n_0\,
      I1 => GetFloatIsINF013_in,
      I2 => \Adder1/GetFloatIsINF015_in\,
      O => \Adder1/addEarlyOutBypassEnable0120_out\
    );
\addEarlyOutBypass0[31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \Adder1/GetFloatIsReal\,
      I1 => \addEarlyOutBypass0_reg[31]_1\,
      I2 => \addExponentDeltaAMinusB_reg[5]_0\,
      I3 => \addEarlyOutBypass0[31]_i_14__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_5__0_n_0\
    );
\addEarlyOutBypass0[31]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_15__0_n_0\,
      I1 => GetFloatIsINF013_in,
      I2 => \Adder1/GetFloatIsINF015_in\,
      O => \Adder1/addEarlyOutBypassEnable0123_out\
    );
\addEarlyOutBypass0[31]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFE2E2E2E2E2"
    )
        port map (
      I0 => comBIsDenormal,
      I1 => \^pipelinedattr0_reg[8][30]__0\(0),
      I2 => \Adder1/comAIsDenormal\,
      I3 => \addEarlyOutBypass0_reg[31]_0\,
      I4 => \^oadd_reg[31]_0\(31),
      I5 => \^co\(0),
      O => \addEarlyOutBypass0[31]_i_7__0_n_0\
    );
\addEarlyOutBypass0[31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000500000"
    )
        port map (
      I0 => \Adder1/addEarlyOutBypassEnable013_out\,
      I1 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I2 => \Adder1/addEarlyOutBypassEnable0123_out\,
      I3 => \Adder1/addEarlyOutBypassEnable01\,
      I4 => \^oadd_reg[31]_0\(31),
      I5 => \addEarlyOutBypass0_reg[31]_0\,
      O => \addEarlyOutBypass0[31]_i_8__0_n_0\
    );
\addEarlyOutBypass0[31]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050005140"
    )
        port map (
      I0 => \Adder1/addEarlyOutBypassEnable013_out\,
      I1 => \^pipelinedattr0_reg[8][30]__0\(0),
      I2 => \addEarlyOutBypass0_reg[31]_0\,
      I3 => \^oadd_reg[31]_0\(31),
      I4 => \^co\(0),
      I5 => \addEarlyOutBypass0[31]_i_3__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_9__0_n_0\
    );
\addEarlyOutBypass0[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[3]_0\,
      I3 => \^oadd_reg[31]_0\(3),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(3)
    );
\addEarlyOutBypass0[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[4]_0\,
      I3 => \^oadd_reg[31]_0\(4),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(4)
    );
\addEarlyOutBypass0[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[5]_0\,
      I3 => \^oadd_reg[31]_0\(5),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(5)
    );
\addEarlyOutBypass0[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[6]_0\,
      I3 => \^oadd_reg[31]_0\(6),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(6)
    );
\addEarlyOutBypass0[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[7]_0\,
      I3 => \^oadd_reg[31]_0\(7),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(7)
    );
\addEarlyOutBypass0[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[8]_0\,
      I3 => \^oadd_reg[31]_0\(8),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(8)
    );
\addEarlyOutBypass0[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0[30]_i_3__0_n_0\,
      I2 => \addEarlyOutBypass0_reg[9]_0\,
      I3 => \^oadd_reg[31]_0\(9),
      I4 => \addEarlyOutBypass0[30]_i_4__0_n_0\,
      O => D(9)
    );
\addEarlyOutBypass0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(0),
      Q => addEarlyOutBypass0(0),
      R => '0'
    );
\addEarlyOutBypass0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(10),
      Q => addEarlyOutBypass0(10),
      R => '0'
    );
\addEarlyOutBypass0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(11),
      Q => addEarlyOutBypass0(11),
      R => '0'
    );
\addEarlyOutBypass0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(12),
      Q => addEarlyOutBypass0(12),
      R => '0'
    );
\addEarlyOutBypass0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(13),
      Q => addEarlyOutBypass0(13),
      R => '0'
    );
\addEarlyOutBypass0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(14),
      Q => addEarlyOutBypass0(14),
      R => '0'
    );
\addEarlyOutBypass0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(15),
      Q => addEarlyOutBypass0(15),
      R => '0'
    );
\addEarlyOutBypass0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(16),
      Q => addEarlyOutBypass0(16),
      R => '0'
    );
\addEarlyOutBypass0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(17),
      Q => addEarlyOutBypass0(17),
      R => '0'
    );
\addEarlyOutBypass0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(18),
      Q => addEarlyOutBypass0(18),
      R => '0'
    );
\addEarlyOutBypass0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(19),
      Q => addEarlyOutBypass0(19),
      R => '0'
    );
\addEarlyOutBypass0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(1),
      Q => addEarlyOutBypass0(1),
      R => '0'
    );
\addEarlyOutBypass0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(20),
      Q => addEarlyOutBypass0(20),
      R => '0'
    );
\addEarlyOutBypass0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(21),
      Q => addEarlyOutBypass0(21),
      R => '0'
    );
\addEarlyOutBypass0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(22),
      Q => addEarlyOutBypass0(22),
      R => '0'
    );
\addEarlyOutBypass0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(23),
      Q => addEarlyOutBypass0(23),
      R => '0'
    );
\addEarlyOutBypass0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(24),
      Q => addEarlyOutBypass0(24),
      R => '0'
    );
\addEarlyOutBypass0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(25),
      Q => addEarlyOutBypass0(25),
      R => '0'
    );
\addEarlyOutBypass0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(26),
      Q => addEarlyOutBypass0(26),
      R => '0'
    );
\addEarlyOutBypass0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(27),
      Q => addEarlyOutBypass0(27),
      R => '0'
    );
\addEarlyOutBypass0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(28),
      Q => addEarlyOutBypass0(28),
      R => '0'
    );
\addEarlyOutBypass0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(29),
      Q => addEarlyOutBypass0(29),
      R => '0'
    );
\addEarlyOutBypass0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(2),
      Q => addEarlyOutBypass0(2),
      R => '0'
    );
\addEarlyOutBypass0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(30),
      Q => addEarlyOutBypass0(30),
      R => '0'
    );
\addEarlyOutBypass0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(31),
      Q => addEarlyOutBypass0(31),
      R => '0'
    );
\addEarlyOutBypass0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(3),
      Q => addEarlyOutBypass0(3),
      R => '0'
    );
\addEarlyOutBypass0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(4),
      Q => addEarlyOutBypass0(4),
      R => '0'
    );
\addEarlyOutBypass0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(5),
      Q => addEarlyOutBypass0(5),
      R => '0'
    );
\addEarlyOutBypass0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(6),
      Q => addEarlyOutBypass0(6),
      R => '0'
    );
\addEarlyOutBypass0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(7),
      Q => addEarlyOutBypass0(7),
      R => '0'
    );
\addEarlyOutBypass0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(8),
      Q => addEarlyOutBypass0(8),
      R => '0'
    );
\addEarlyOutBypass0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \addEarlyOutBypass0_reg[31]_2\(0),
      D => \addEarlyOutBypass0_reg[31]_3\(9),
      Q => addEarlyOutBypass0(9),
      R => '0'
    );
\addEarlyOutBypass1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(0),
      I1 => \addDenormFlushedValB_reg_n_0_[0]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[0]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[0]_i_1_n_0\
    );
\addEarlyOutBypass1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(10),
      I1 => \addDenormFlushedValB_reg_n_0_[10]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[10]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[10]_i_1_n_0\
    );
\addEarlyOutBypass1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(11),
      I1 => \addDenormFlushedValB_reg_n_0_[11]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[11]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[11]_i_1_n_0\
    );
\addEarlyOutBypass1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(12),
      I1 => \addDenormFlushedValB_reg_n_0_[12]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[12]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[12]_i_1_n_0\
    );
\addEarlyOutBypass1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(13),
      I1 => \addDenormFlushedValB_reg_n_0_[13]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[13]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[13]_i_1_n_0\
    );
\addEarlyOutBypass1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(14),
      I1 => \addDenormFlushedValB_reg_n_0_[14]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[14]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[14]_i_1_n_0\
    );
\addEarlyOutBypass1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(15),
      I1 => \addDenormFlushedValB_reg_n_0_[15]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[15]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[15]_i_1_n_0\
    );
\addEarlyOutBypass1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(16),
      I1 => \addDenormFlushedValB_reg_n_0_[16]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[16]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[16]_i_1_n_0\
    );
\addEarlyOutBypass1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(17),
      I1 => \addDenormFlushedValB_reg_n_0_[17]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[17]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[17]_i_1_n_0\
    );
\addEarlyOutBypass1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(18),
      I1 => \addDenormFlushedValB_reg_n_0_[18]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[18]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[18]_i_1_n_0\
    );
\addEarlyOutBypass1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(19),
      I1 => \addDenormFlushedValB_reg_n_0_[19]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[19]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[19]_i_1_n_0\
    );
\addEarlyOutBypass1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(1),
      I1 => \addDenormFlushedValB_reg_n_0_[1]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[1]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[1]_i_1_n_0\
    );
\addEarlyOutBypass1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(20),
      I1 => \addDenormFlushedValB_reg_n_0_[20]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[20]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[20]_i_1_n_0\
    );
\addEarlyOutBypass1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(21),
      I1 => \addDenormFlushedValB_reg_n_0_[21]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[21]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[21]_i_1_n_0\
    );
\addEarlyOutBypass1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(22),
      I1 => \addDenormFlushedValB_reg_n_0_[22]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[22]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[22]_i_1_n_0\
    );
\addEarlyOutBypass1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[23]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[23]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(23),
      O => \addEarlyOutBypass1[23]_i_1_n_0\
    );
\addEarlyOutBypass1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[24]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[24]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(24),
      O => \addEarlyOutBypass1[24]_i_1_n_0\
    );
\addEarlyOutBypass1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[25]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[25]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(25),
      O => \addEarlyOutBypass1[25]_i_1_n_0\
    );
\addEarlyOutBypass1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[26]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[26]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(26),
      O => \addEarlyOutBypass1[26]_i_1_n_0\
    );
\addEarlyOutBypass1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[27]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[27]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(27),
      O => \addEarlyOutBypass1[27]_i_1_n_0\
    );
\addEarlyOutBypass1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[28]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[28]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(28),
      O => \addEarlyOutBypass1[28]_i_1_n_0\
    );
\addEarlyOutBypass1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[29]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[29]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(29),
      O => \addEarlyOutBypass1[29]_i_1_n_0\
    );
\addEarlyOutBypass1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(2),
      I1 => \addDenormFlushedValB_reg_n_0_[2]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[2]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[2]_i_1_n_0\
    );
\addEarlyOutBypass1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[30]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[30]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(30),
      O => \addEarlyOutBypass1[30]_i_1_n_0\
    );
\addEarlyOutBypass1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(31),
      O => \addEarlyOutBypass1[31]_i_1_n_0\
    );
\addEarlyOutBypass1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => addExponentDeltaAMinusBShiftTooFar,
      I1 => addALessThanB,
      I2 => addExponentDeltaBMinusAShiftTooFar,
      I3 => addMaxVal1(0),
      O => \^addexponentdeltaaminusbshifttoofar_reg_0\
    );
\addEarlyOutBypass1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(3),
      I1 => \addDenormFlushedValB_reg_n_0_[3]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[3]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[3]_i_1_n_0\
    );
\addEarlyOutBypass1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(4),
      I1 => \addDenormFlushedValB_reg_n_0_[4]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[4]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[4]_i_1_n_0\
    );
\addEarlyOutBypass1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(5),
      I1 => \addDenormFlushedValB_reg_n_0_[5]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[5]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[5]_i_1_n_0\
    );
\addEarlyOutBypass1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(6),
      I1 => \addDenormFlushedValB_reg_n_0_[6]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[6]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[6]_i_1_n_0\
    );
\addEarlyOutBypass1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(7),
      I1 => \addDenormFlushedValB_reg_n_0_[7]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[7]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[7]_i_1_n_0\
    );
\addEarlyOutBypass1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(8),
      I1 => \addDenormFlushedValB_reg_n_0_[8]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[8]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[8]_i_1_n_0\
    );
\addEarlyOutBypass1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(9),
      I1 => \addDenormFlushedValB_reg_n_0_[9]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[9]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[9]_i_1_n_0\
    );
\addEarlyOutBypass1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[0]_i_1_n_0\,
      Q => addEarlyOutBypass1(0),
      R => '0'
    );
\addEarlyOutBypass1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[10]_i_1_n_0\,
      Q => addEarlyOutBypass1(10),
      R => '0'
    );
\addEarlyOutBypass1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[11]_i_1_n_0\,
      Q => addEarlyOutBypass1(11),
      R => '0'
    );
\addEarlyOutBypass1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[12]_i_1_n_0\,
      Q => addEarlyOutBypass1(12),
      R => '0'
    );
\addEarlyOutBypass1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[13]_i_1_n_0\,
      Q => addEarlyOutBypass1(13),
      R => '0'
    );
\addEarlyOutBypass1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[14]_i_1_n_0\,
      Q => addEarlyOutBypass1(14),
      R => '0'
    );
\addEarlyOutBypass1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[15]_i_1_n_0\,
      Q => addEarlyOutBypass1(15),
      R => '0'
    );
\addEarlyOutBypass1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[16]_i_1_n_0\,
      Q => addEarlyOutBypass1(16),
      R => '0'
    );
\addEarlyOutBypass1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[17]_i_1_n_0\,
      Q => addEarlyOutBypass1(17),
      R => '0'
    );
\addEarlyOutBypass1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[18]_i_1_n_0\,
      Q => addEarlyOutBypass1(18),
      R => '0'
    );
\addEarlyOutBypass1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[19]_i_1_n_0\,
      Q => addEarlyOutBypass1(19),
      R => '0'
    );
\addEarlyOutBypass1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[1]_i_1_n_0\,
      Q => addEarlyOutBypass1(1),
      R => '0'
    );
\addEarlyOutBypass1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[20]_i_1_n_0\,
      Q => addEarlyOutBypass1(20),
      R => '0'
    );
\addEarlyOutBypass1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[21]_i_1_n_0\,
      Q => addEarlyOutBypass1(21),
      R => '0'
    );
\addEarlyOutBypass1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[22]_i_1_n_0\,
      Q => addEarlyOutBypass1(22),
      R => '0'
    );
\addEarlyOutBypass1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[23]_i_1_n_0\,
      Q => addEarlyOutBypass1(23),
      R => '0'
    );
\addEarlyOutBypass1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[24]_i_1_n_0\,
      Q => addEarlyOutBypass1(24),
      R => '0'
    );
\addEarlyOutBypass1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[25]_i_1_n_0\,
      Q => addEarlyOutBypass1(25),
      R => '0'
    );
\addEarlyOutBypass1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[26]_i_1_n_0\,
      Q => addEarlyOutBypass1(26),
      R => '0'
    );
\addEarlyOutBypass1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[27]_i_1_n_0\,
      Q => addEarlyOutBypass1(27),
      R => '0'
    );
\addEarlyOutBypass1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[28]_i_1_n_0\,
      Q => addEarlyOutBypass1(28),
      R => '0'
    );
\addEarlyOutBypass1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[29]_i_1_n_0\,
      Q => addEarlyOutBypass1(29),
      R => '0'
    );
\addEarlyOutBypass1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[2]_i_1_n_0\,
      Q => addEarlyOutBypass1(2),
      R => '0'
    );
\addEarlyOutBypass1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[30]_i_1_n_0\,
      Q => addEarlyOutBypass1(30),
      R => '0'
    );
\addEarlyOutBypass1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[31]_i_1_n_0\,
      Q => addEarlyOutBypass1(31),
      R => '0'
    );
\addEarlyOutBypass1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[3]_i_1_n_0\,
      Q => addEarlyOutBypass1(3),
      R => '0'
    );
\addEarlyOutBypass1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[4]_i_1_n_0\,
      Q => addEarlyOutBypass1(4),
      R => '0'
    );
\addEarlyOutBypass1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[5]_i_1_n_0\,
      Q => addEarlyOutBypass1(5),
      R => '0'
    );
\addEarlyOutBypass1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[6]_i_1_n_0\,
      Q => addEarlyOutBypass1(6),
      R => '0'
    );
\addEarlyOutBypass1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[7]_i_1_n_0\,
      Q => addEarlyOutBypass1(7),
      R => '0'
    );
\addEarlyOutBypass1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[8]_i_1_n_0\,
      Q => addEarlyOutBypass1(8),
      R => '0'
    );
\addEarlyOutBypass1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[9]_i_1_n_0\,
      Q => addEarlyOutBypass1(9),
      R => '0'
    );
\addEarlyOutBypassEnable0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FFEEF0F0"
    )
        port map (
      I0 => \Adder1/addEarlyOutBypassEnable0120_out\,
      I1 => \Adder1/addEarlyOutBypassEnable00\,
      I2 => \addEarlyOutBypassEnable0__0_1\,
      I3 => \addEarlyOutBypassEnable0_i_3__0_n_0\,
      I4 => Q(1),
      I5 => \addEarlyOutBypassEnable0_i_4__0_n_0\,
      O => addEarlyOutBypassEnable0_reg_0
    );
\addEarlyOutBypassEnable0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^oadd_reg[31]_0\(31),
      I2 => \addEarlyOutBypass0_reg[31]_0\,
      O => \Adder1/addEarlyOutBypassEnable00\
    );
\addEarlyOutBypassEnable0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Adder1/comAIsDenormal\,
      I1 => \^pipelinedattr0_reg[8][30]__0\(0),
      I2 => comBIsDenormal,
      O => \addEarlyOutBypassEnable0_i_3__0_n_0\
    );
\addEarlyOutBypassEnable0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Adder1/addEarlyOutBypassEnable01\,
      I1 => \Adder1/addEarlyOutBypassEnable013_out\,
      I2 => \Adder1/addEarlyOutBypassEnable0123_out\,
      O => \addEarlyOutBypassEnable0_i_4__0_n_0\
    );
addEarlyOutBypassEnable0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable0_reg_1,
      Q => \^addearlyoutbypassenable0__0\,
      R => '0'
    );
addEarlyOutBypassEnable1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable1_reg_1,
      Q => \^addearlyoutbypassenable1_reg_0\,
      R => '0'
    );
addEarlyOutBypassEnable2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0BBF0"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_3_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => addEarlyOutBypassEnable2_reg_0,
      I4 => \^addearlyoutbypassenable1_reg_0\,
      O => addEarlyOutBypassEnable2_i_1_n_0
    );
addEarlyOutBypassEnable2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable2_i_1_n_0,
      Q => addEarlyOutBypassEnable2_reg_n_0,
      R => '0'
    );
\addExponentDeltaAMinusBShiftTooFar_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \^addexponentdeltaaminusb0\(7),
      I1 => \^addexponentdeltaaminusb0\(3),
      I2 => \addExponentDeltaAMinusBShiftTooFar_i_2__0_n_0\,
      I3 => \^addexponentdeltaaminusb0\(4),
      I4 => \^addexponentdeltaaminusb0\(5),
      I5 => \^addexponentdeltaaminusb0\(6),
      O => \OADD_reg[28]_0\
    );
\addExponentDeltaAMinusBShiftTooFar_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF6FFFF6FFFF6"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[25]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      I4 => \^oadd_reg[31]_0\(24),
      I5 => \^oadd_reg[31]_0\(23),
      O => \addExponentDeltaAMinusBShiftTooFar_i_2__0_n_0\
    );
addExponentDeltaAMinusBShiftTooFar_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusBShiftTooFar_reg_1,
      Q => addExponentDeltaAMinusBShiftTooFar,
      R => '0'
    );
\addExponentDeltaAMinusB[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(23),
      I1 => \addEarlyOutBypass0_reg[23]_0\,
      O => \^addexponentdeltaaminusb0\(0)
    );
\addExponentDeltaAMinusB[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"639C"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(23),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \addEarlyOutBypass0_reg[23]_0\,
      I3 => \addEarlyOutBypass0_reg[24]_0\,
      O => \^addexponentdeltaaminusb0\(1)
    );
\addExponentDeltaAMinusB[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666966696969996"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[25]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      I4 => \^oadd_reg[31]_0\(23),
      I5 => \^oadd_reg[31]_0\(24),
      O => \^addexponentdeltaaminusb0\(2)
    );
\addExponentDeltaAMinusB[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"820A7DF57DF5820A"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \addEarlyOutBypass0_reg[23]_0\,
      I2 => \addEarlyOutBypass0_reg[25]_0\,
      I3 => \addEarlyOutBypass0_reg[24]_0\,
      I4 => \addExponentDeltaAMinusB[3]_i_2__0_n_0\,
      I5 => \addExponentDeltaAMinusB[3]_i_3__0_n_0\,
      O => \^addexponentdeltaaminusb0\(3)
    );
\addExponentDeltaAMinusB[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999609969996009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \addEarlyOutBypass0_reg[25]_0\,
      I2 => \addEarlyOutBypass0_reg[23]_0\,
      I3 => \addEarlyOutBypass0_reg[24]_0\,
      I4 => \^oadd_reg[31]_0\(24),
      I5 => \^oadd_reg[31]_0\(23),
      O => \addExponentDeltaAMinusB[3]_i_2__0_n_0\
    );
\addExponentDeltaAMinusB[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(26),
      I1 => \addEarlyOutBypass0_reg[23]_0\,
      I2 => \addEarlyOutBypass0_reg[24]_0\,
      I3 => \addEarlyOutBypass0_reg[25]_0\,
      I4 => \addEarlyOutBypass0_reg[26]_0\,
      O => \addExponentDeltaAMinusB[3]_i_3__0_n_0\
    );
\addExponentDeltaAMinusB[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \addEarlyOutBypass0_reg[26]_0\,
      I2 => \addExponentDeltaAMinusB_reg[4]_0\,
      I3 => \addEarlyOutBypass0_reg[27]_0\,
      I4 => \^oadd_reg[31]_0\(26),
      I5 => \addExponentDeltaAMinusB[4]_i_3__0_n_0\,
      O => \^addexponentdeltaaminusb0\(4)
    );
\addExponentDeltaAMinusB[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAFAAAA820A0000"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[3]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0_reg[24]_0\,
      I2 => \addEarlyOutBypass0_reg[25]_0\,
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      I4 => \^oadd_reg[31]_0\(25),
      I5 => \addExponentDeltaAMinusB[3]_i_3__0_n_0\,
      O => \addExponentDeltaAMinusB[4]_i_3__0_n_0\
    );
\addExponentDeltaAMinusB[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(28),
      I1 => \addEarlyOutBypass0_reg[27]_0\,
      I2 => \addExponentDeltaAMinusB_reg[5]_0\,
      I3 => \addEarlyOutBypass0_reg[28]_0\,
      I4 => \^oadd_reg[31]_0\(27),
      I5 => \addExponentDeltaAMinusB[5]_i_3__0_n_0\,
      O => \^addexponentdeltaaminusb0\(5)
    );
\addExponentDeltaAMinusB[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[4]_i_3__0_n_0\,
      I1 => \addExponentDeltaAMinusB_reg[4]_0\,
      I2 => \addEarlyOutBypass0_reg[26]_0\,
      I3 => \^oadd_reg[31]_0\(26),
      I4 => \^oadd_reg[31]_0\(27),
      I5 => \addEarlyOutBypass0_reg[27]_0\,
      O => \addExponentDeltaAMinusB[5]_i_3__0_n_0\
    );
\addExponentDeltaAMinusB[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966669696999969"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \addEarlyOutBypass0_reg[29]_0\,
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \addExponentDeltaAMinusB_reg[6]_0\,
      I4 => \^oadd_reg[31]_0\(28),
      I5 => \addExponentDeltaAMinusB[7]_i_4__0_n_0\,
      O => \^addexponentdeltaaminusb0\(6)
    );
\addExponentDeltaAMinusB[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115F77FAEEA0880"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[7]_i_2__0_n_0\,
      I1 => \^oadd_reg[31]_0\(28),
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \addExponentDeltaAMinusB_reg[6]_0\,
      I4 => \addExponentDeltaAMinusB[7]_i_4__0_n_0\,
      I5 => \addExponentDeltaAMinusB[7]_i_5__0_n_0\,
      O => \^addexponentdeltaaminusb0\(7)
    );
\addExponentDeltaAMinusB[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99996999"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \addEarlyOutBypass0_reg[29]_0\,
      I2 => \addEarlyOutBypass0_reg[28]_0\,
      I3 => \addEarlyOutBypass0_reg[27]_0\,
      I4 => \addExponentDeltaAMinusB_reg[5]_0\,
      O => \addExponentDeltaAMinusB[7]_i_2__0_n_0\
    );
\addExponentDeltaAMinusB[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[5]_i_3__0_n_0\,
      I1 => \addExponentDeltaAMinusB_reg[5]_0\,
      I2 => \addEarlyOutBypass0_reg[27]_0\,
      I3 => \^oadd_reg[31]_0\(27),
      I4 => \^oadd_reg[31]_0\(28),
      I5 => \addEarlyOutBypass0_reg[28]_0\,
      O => \addExponentDeltaAMinusB[7]_i_4__0_n_0\
    );
\addExponentDeltaAMinusB[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC6C6636339399"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(29),
      I1 => \^oadd_reg[31]_0\(30),
      I2 => \addExponentDeltaAMinusB_reg[6]_0\,
      I3 => \addEarlyOutBypass0_reg[28]_0\,
      I4 => \addEarlyOutBypass0_reg[29]_0\,
      I5 => \addEarlyOutBypass0_reg[30]_0\,
      O => \addExponentDeltaAMinusB[7]_i_5__0_n_0\
    );
\addExponentDeltaAMinusB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(0),
      Q => addExponentDeltaAMinusB(0),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(1),
      Q => addExponentDeltaAMinusB(1),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(2),
      Q => addExponentDeltaAMinusB(2),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(3),
      Q => addExponentDeltaAMinusB(3),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(4),
      Q => addExponentDeltaAMinusB(4),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(5),
      Q => addExponentDeltaAMinusB(5),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(6),
      Q => addExponentDeltaAMinusB(6),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0_0(7),
      Q => addExponentDeltaAMinusB(7),
      R => '0'
    );
\addExponentDeltaBMinusAShiftTooFar_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \^pipelinedattr0_reg[8][28]__0_0\(6),
      I1 => \^pipelinedattr0_reg[8][28]__0_0\(2),
      I2 => \addExponentDeltaBMinusAShiftTooFar_i_2__0_n_0\,
      I3 => \^pipelinedattr0_reg[8][28]__0_0\(3),
      I4 => \^pipelinedattr0_reg[8][28]__0_0\(4),
      I5 => \^pipelinedattr0_reg[8][28]__0_0\(5),
      O => \pipelinedAttr0_reg[8][28]__0\
    );
\addExponentDeltaBMinusAShiftTooFar_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF6FFFF6FFFF6"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \addEarlyOutBypass0_reg[25]_0\,
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(23),
      I4 => \addEarlyOutBypass0_reg[24]_0\,
      I5 => \addEarlyOutBypass0_reg[23]_0\,
      O => \addExponentDeltaBMinusAShiftTooFar_i_2__0_n_0\
    );
addExponentDeltaBMinusAShiftTooFar_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaBMinusAShiftTooFar_reg_0,
      Q => addExponentDeltaBMinusAShiftTooFar,
      R => '0'
    );
\addExponentDeltaBMinusA[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"639C"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[23]_0\,
      I1 => \addEarlyOutBypass0_reg[24]_0\,
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \^oadd_reg[31]_0\(24),
      O => \^pipelinedattr0_reg[8][28]__0_0\(0)
    );
\addExponentDeltaBMinusA[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696666696999696"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \addEarlyOutBypass0_reg[25]_0\,
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \addEarlyOutBypass0_reg[23]_0\,
      I4 => \^oadd_reg[31]_0\(23),
      I5 => \addEarlyOutBypass0_reg[24]_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(1)
    );
\addExponentDeltaBMinusA[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82227DDD7DDD8222"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[25]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(23),
      I4 => \addExponentDeltaBMinusA[3]_i_2__0_n_0\,
      I5 => \addExponentDeltaBMinusA[3]_i_3__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(2)
    );
\addExponentDeltaBMinusA[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999609969996009"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[25]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \^oadd_reg[31]_0\(24),
      I4 => \addEarlyOutBypass0_reg[24]_0\,
      I5 => \addEarlyOutBypass0_reg[23]_0\,
      O => \addExponentDeltaBMinusA[3]_i_2__0_n_0\
    );
\addExponentDeltaBMinusA[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[26]_0\,
      I1 => \^oadd_reg[31]_0\(25),
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(23),
      I4 => \^oadd_reg[31]_0\(26),
      O => \addExponentDeltaBMinusA[3]_i_3__0_n_0\
    );
\addExponentDeltaBMinusA[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[27]_0\,
      I1 => \^oadd_reg[31]_0\(26),
      I2 => \addExponentDeltaBMinusA[4]_i_2__0_n_0\,
      I3 => \^oadd_reg[31]_0\(27),
      I4 => \addEarlyOutBypass0_reg[26]_0\,
      I5 => \addExponentDeltaBMinusA[4]_i_3__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(3)
    );
\addExponentDeltaBMinusA[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(23),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \^oadd_reg[31]_0\(25),
      O => \addExponentDeltaBMinusA[4]_i_2__0_n_0\
    );
\addExponentDeltaBMinusA[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABFAAAA802A0000"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[3]_i_2__0_n_0\,
      I1 => \^oadd_reg[31]_0\(23),
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(25),
      I4 => \addEarlyOutBypass0_reg[25]_0\,
      I5 => \addExponentDeltaBMinusA[3]_i_3__0_n_0\,
      O => \addExponentDeltaBMinusA[4]_i_3__0_n_0\
    );
\addExponentDeltaBMinusA[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696696699699699"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[28]_0\,
      I1 => \^oadd_reg[31]_0\(28),
      I2 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      I3 => \^oadd_reg[31]_0\(27),
      I4 => \addEarlyOutBypass0_reg[27]_0\,
      I5 => \addExponentDeltaBMinusA[5]_i_3__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(4)
    );
\addExponentDeltaBMinusA[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(25),
      I1 => \^oadd_reg[31]_0\(24),
      I2 => \^oadd_reg[31]_0\(23),
      I3 => \^oadd_reg[31]_0\(26),
      O => \addExponentDeltaBMinusA[5]_i_2__0_n_0\
    );
\addExponentDeltaBMinusA[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[4]_i_3__0_n_0\,
      I1 => \addExponentDeltaBMinusA[4]_i_2__0_n_0\,
      I2 => \^oadd_reg[31]_0\(26),
      I3 => \addEarlyOutBypass0_reg[26]_0\,
      I4 => \addEarlyOutBypass0_reg[27]_0\,
      I5 => \^oadd_reg[31]_0\(27),
      O => \addExponentDeltaBMinusA[5]_i_3__0_n_0\
    );
\addExponentDeltaBMinusA[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A96695AA56996A5"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \addExponentDeltaBMinusA[7]_i_3__0_n_0\,
      I2 => \^oadd_reg[31]_0\(29),
      I3 => \^oadd_reg[31]_0\(28),
      I4 => \addEarlyOutBypass0_reg[28]_0\,
      I5 => \addExponentDeltaBMinusA[7]_i_4__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(5)
    );
\addExponentDeltaBMinusA[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115F77FAEEA0880"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[7]_i_2__0_n_0\,
      I1 => \addEarlyOutBypass0_reg[28]_0\,
      I2 => \addExponentDeltaBMinusA[7]_i_3__0_n_0\,
      I3 => \^oadd_reg[31]_0\(28),
      I4 => \addExponentDeltaBMinusA[7]_i_4__0_n_0\,
      I5 => \addExponentDeltaBMinusA[7]_i_5__0_n_0\,
      O => \^pipelinedattr0_reg[8][28]__0_0\(6)
    );
\addExponentDeltaBMinusA[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A659AA55"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \^oadd_reg[31]_0\(27),
      I2 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      I3 => \^oadd_reg[31]_0\(29),
      I4 => \^oadd_reg[31]_0\(28),
      O => \addExponentDeltaBMinusA[7]_i_2__0_n_0\
    );
\addExponentDeltaBMinusA[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(26),
      I1 => \^oadd_reg[31]_0\(23),
      I2 => \^oadd_reg[31]_0\(24),
      I3 => \^oadd_reg[31]_0\(25),
      I4 => \^oadd_reg[31]_0\(27),
      O => \addExponentDeltaBMinusA[7]_i_3__0_n_0\
    );
\addExponentDeltaBMinusA[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[5]_i_3__0_n_0\,
      I1 => \addExponentDeltaBMinusA[5]_i_2__0_n_0\,
      I2 => \^oadd_reg[31]_0\(27),
      I3 => \addEarlyOutBypass0_reg[27]_0\,
      I4 => \addEarlyOutBypass0_reg[28]_0\,
      I5 => \^oadd_reg[31]_0\(28),
      O => \addExponentDeltaBMinusA[7]_i_4__0_n_0\
    );
\addExponentDeltaBMinusA[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC6C6636339399"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \addEarlyOutBypass0_reg[30]_0\,
      I2 => \addExponentDeltaBMinusA[7]_i_3__0_n_0\,
      I3 => \^oadd_reg[31]_0\(28),
      I4 => \^oadd_reg[31]_0\(29),
      I5 => \^oadd_reg[31]_0\(30),
      O => \addExponentDeltaBMinusA[7]_i_5__0_n_0\
    );
\addExponentDeltaBMinusA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(0),
      Q => addExponentDeltaBMinusA(1),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(1),
      Q => addExponentDeltaBMinusA(2),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(2),
      Q => addExponentDeltaBMinusA(3),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(3),
      Q => addExponentDeltaBMinusA(4),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(4),
      Q => addExponentDeltaBMinusA(5),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(5),
      Q => addExponentDeltaBMinusA(6),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(6),
      Q => addExponentDeltaBMinusA(7),
      R => '0'
    );
\addFinalExp[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[23]\,
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[24]\,
      O => \addFinalExp[0]_i_1_n_0\
    );
\addFinalExp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015EFEA"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[23]\,
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[24]\,
      I4 => \addMaxVal1_reg_n_0_[24]\,
      O => \addFinalExp[1]_i_1_n_0\
    );
\addFinalExp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7AAAAA808"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[24]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(24),
      I4 => \addMaxVal1_reg_n_0_[23]\,
      I5 => \addMaxVal1_reg_n_0_[25]\,
      O => \addFinalExp[2]_i_1_n_0\
    );
\addFinalExp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addFinalExp[5]_i_2_n_0\,
      I1 => \addMaxVal1_reg_n_0_[24]\,
      I2 => \addMaxVal1_reg_n_0_[25]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      O => \addFinalExp[3]_i_1_n_0\
    );
\addFinalExp[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addFinalExp[5]_i_2_n_0\,
      I1 => \addMaxVal1_reg_n_0_[25]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      O => \addFinalExp[4]_i_1_n_0\
    );
\addFinalExp[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \addFinalExp[5]_i_2_n_0\,
      I1 => \addMaxVal1_reg_n_0_[26]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[25]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      I5 => \addMaxVal1_reg_n_0_[28]\,
      O => \addFinalExp[5]_i_1_n_0\
    );
\addFinalExp[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \addMaxVal1_reg_n_0_[23]\,
      O => \addFinalExp[5]_i_2_n_0\
    );
\addFinalExp[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001D0000FFE2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \addMaxVal1_reg_n_0_[23]\,
      I4 => \addFinalExp[6]_i_2_n_0\,
      I5 => \addMaxVal1_reg_n_0_[29]\,
      O => \addFinalExp[6]_i_1_n_0\
    );
\addFinalExp[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[27]\,
      I1 => \addMaxVal1_reg_n_0_[25]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      I4 => \addMaxVal1_reg_n_0_[28]\,
      O => \addFinalExp[6]_i_2_n_0\
    );
\addFinalExp[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666633363"
    )
        port map (
      I0 => \addFinalExp[7]_i_2_n_0\,
      I1 => \addMaxVal1_reg_n_0_[30]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \ADDStage2.postAddMantissa0\(24),
      I5 => \addMaxVal1_reg_n_0_[23]\,
      O => \addFinalExp[7]_i_1_n_0\
    );
\addFinalExp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[28]\,
      I1 => \addMaxVal1_reg_n_0_[26]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[25]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      I5 => \addMaxVal1_reg_n_0_[29]\,
      O => \addFinalExp[7]_i_2_n_0\
    );
\addFinalExp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[0]_i_1_n_0\,
      Q => addFinalExp(0),
      R => '0'
    );
\addFinalExp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[1]_i_1_n_0\,
      Q => addFinalExp(1),
      R => '0'
    );
\addFinalExp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[2]_i_1_n_0\,
      Q => addFinalExp(2),
      R => '0'
    );
\addFinalExp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[3]_i_1_n_0\,
      Q => addFinalExp(3),
      R => '0'
    );
\addFinalExp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[4]_i_1_n_0\,
      Q => addFinalExp(4),
      R => '0'
    );
\addFinalExp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[5]_i_1_n_0\,
      Q => addFinalExp(5),
      R => '0'
    );
\addFinalExp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[6]_i_1_n_0\,
      Q => addFinalExp(6),
      R => '0'
    );
\addFinalExp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[7]_i_1_n_0\,
      Q => addFinalExp(7),
      R => '0'
    );
addFinalSignIsNeg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addFinalSignIsNeg_reg_1,
      Q => \^addfinalsignisneg_reg_0\,
      R => '0'
    );
\addMaxVal1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[23]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[23]\,
      O => \addMaxVal1[23]_i_1_n_0\
    );
\addMaxVal1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[24]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[24]\,
      O => \addMaxVal1[24]_i_1_n_0\
    );
\addMaxVal1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[25]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[25]\,
      O => \addMaxVal1[25]_i_1_n_0\
    );
\addMaxVal1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[26]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[26]\,
      O => \addMaxVal1[26]_i_1_n_0\
    );
\addMaxVal1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[27]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[27]\,
      O => \addMaxVal1[27]_i_1_n_0\
    );
\addMaxVal1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[28]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[28]\,
      O => \addMaxVal1[28]_i_1_n_0\
    );
\addMaxVal1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[29]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[29]\,
      O => \addMaxVal1[29]_i_1_n_0\
    );
\addMaxVal1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40044444"
    )
        port map (
      I0 => \^addearlyoutbypassenable0__0\,
      I1 => \addMaxVal1_reg[23]_0\,
      I2 => \^p_1_in\,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \^addsamenumberdifferentsigns0\,
      O => addMaxVal1(0)
    );
\addMaxVal1[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[30]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[30]\,
      O => \addMaxVal1[30]_i_2_n_0\
    );
\addMaxVal1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[23]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[23]\,
      R => '0'
    );
\addMaxVal1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[24]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[24]\,
      R => '0'
    );
\addMaxVal1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[25]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[25]\,
      R => '0'
    );
\addMaxVal1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[26]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[26]\,
      R => '0'
    );
\addMaxVal1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[27]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[27]\,
      R => '0'
    );
\addMaxVal1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[28]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[28]\,
      R => '0'
    );
\addMaxVal1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[29]_i_1_n_0\,
      Q => \addMaxVal1_reg_n_0_[29]\,
      R => '0'
    );
\addMaxVal1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[30]_i_2_n_0\,
      Q => \addMaxVal1_reg_n_0_[30]\,
      R => '0'
    );
\addPostAddMantissa1[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_2_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[15]_i_18_n_0\,
      I4 => \addPostAddMantissa1[23]_i_28_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[15]_i_10_n_0\
    );
\addPostAddMantissa1[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_3_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_18_n_0\,
      I4 => \addPostAddMantissa1[15]_i_19_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[15]_i_11_n_0\
    );
\addPostAddMantissa1[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_4_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_19_n_0\,
      I4 => \addPostAddMantissa1[15]_i_20_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[15]_i_12_n_0\
    );
\addPostAddMantissa1[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_5_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[15]_i_21_n_0\,
      I4 => \addPostAddMantissa1[15]_i_20_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[15]_i_13_n_0\
    );
\addPostAddMantissa1[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_6_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_21_n_0\,
      I4 => \addPostAddMantissa1[15]_i_22_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[15]_i_14_n_0\
    );
\addPostAddMantissa1[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_7_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_22_n_0\,
      I4 => \addPostAddMantissa1[15]_i_23_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[15]_i_15_n_0\
    );
\addPostAddMantissa1[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_8_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[15]_i_24_n_0\,
      I4 => \addPostAddMantissa1[15]_i_23_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[15]_i_16_n_0\
    );
\addPostAddMantissa1[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_9_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[15]_i_25_n_0\,
      I4 => \addPostAddMantissa1[15]_i_24_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[15]_i_17_n_0\
    );
\addPostAddMantissa1[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_42_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_26_n_0\,
      O => \addPostAddMantissa1[15]_i_18_n_0\
    );
\addPostAddMantissa1[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_43_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_27_n_0\,
      O => \addPostAddMantissa1[15]_i_19_n_0\
    );
\addPostAddMantissa1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[15]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[15]_i_2_n_0\
    );
\addPostAddMantissa1[15]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_26_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_28_n_0\,
      O => \addPostAddMantissa1[15]_i_20_n_0\
    );
\addPostAddMantissa1[15]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_27_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_29_n_0\,
      O => \addPostAddMantissa1[15]_i_21_n_0\
    );
\addPostAddMantissa1[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_28_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_30_n_0\,
      O => \addPostAddMantissa1[15]_i_22_n_0\
    );
\addPostAddMantissa1[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_29_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_31_n_0\,
      O => \addPostAddMantissa1[15]_i_23_n_0\
    );
\addPostAddMantissa1[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_30_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_32_n_0\,
      O => \addPostAddMantissa1[15]_i_24_n_0\
    );
\addPostAddMantissa1[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_31_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_33_n_0\,
      O => \addPostAddMantissa1[15]_i_25_n_0\
    );
\addPostAddMantissa1[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[15]_i_34_n_0\,
      I3 => \addPostAddMantissa1[23]_i_30_n_0\,
      I4 => \addPostAddMantissa1[15]_i_35_n_0\,
      O => \addPostAddMantissa1[15]_i_26_n_0\
    );
\addPostAddMantissa1[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34_n_0\,
      I1 => \addPostAddMantissa1[15]_i_36_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_36_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_37_n_0\,
      O => \addPostAddMantissa1[15]_i_27_n_0\
    );
\addPostAddMantissa1[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34_n_0\,
      I1 => \addPostAddMantissa1[15]_i_38_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_38_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_39_n_0\,
      O => \addPostAddMantissa1[15]_i_28_n_0\
    );
\addPostAddMantissa1[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34_n_0\,
      I1 => \addPostAddMantissa1[15]_i_40_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_39_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_41_n_0\,
      O => \addPostAddMantissa1[15]_i_29_n_0\
    );
\addPostAddMantissa1[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[14]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[14]\,
      O => \addPostAddMantissa1[15]_i_3_n_0\
    );
\addPostAddMantissa1[15]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_35_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[15]_i_34_n_0\,
      I3 => \addPostAddMantissa1[23]_i_31_n_0\,
      I4 => \addPostAddMantissa1[15]_i_42_n_0\,
      O => \addPostAddMantissa1[15]_i_30_n_0\
    );
\addPostAddMantissa1[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_36_n_0\,
      I1 => \addPostAddMantissa1[15]_i_37_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_36_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_43_n_0\,
      O => \addPostAddMantissa1[15]_i_31_n_0\
    );
\addPostAddMantissa1[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_38_n_0\,
      I1 => \addPostAddMantissa1[15]_i_39_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_38_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_44_n_0\,
      O => \addPostAddMantissa1[15]_i_32_n_0\
    );
\addPostAddMantissa1[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_39_n_0\,
      I1 => \addPostAddMantissa1[15]_i_41_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_40_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[15]_i_45_n_0\,
      O => \addPostAddMantissa1[15]_i_33_n_0\
    );
\addPostAddMantissa1[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(19),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[19]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[15]_i_34_n_0\
    );
\addPostAddMantissa1[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80F0FFBF80C0C"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(15),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[15]_i_46_n_0\,
      O => \addPostAddMantissa1[15]_i_35_n_0\
    );
\addPostAddMantissa1[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(18),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[18]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[15]_i_36_n_0\
    );
\addPostAddMantissa1[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(14),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[14]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[14]\,
      O => \addPostAddMantissa1[15]_i_37_n_0\
    );
\addPostAddMantissa1[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(17),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[17]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[15]_i_38_n_0\
    );
\addPostAddMantissa1[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(13),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[13]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[13]\,
      O => \addPostAddMantissa1[15]_i_39_n_0\
    );
\addPostAddMantissa1[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[13]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[13]\,
      O => \addPostAddMantissa1[15]_i_4_n_0\
    );
\addPostAddMantissa1[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(16),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[16]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[15]_i_40_n_0\
    );
\addPostAddMantissa1[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(12),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[12]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[12]\,
      O => \addPostAddMantissa1[15]_i_41_n_0\
    );
\addPostAddMantissa1[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(11),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[11]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[11]\,
      O => \addPostAddMantissa1[15]_i_42_n_0\
    );
\addPostAddMantissa1[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(10),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[10]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[10]\,
      O => \addPostAddMantissa1[15]_i_43_n_0\
    );
\addPostAddMantissa1[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(9),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[9]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[9]\,
      O => \addPostAddMantissa1[15]_i_44_n_0\
    );
\addPostAddMantissa1[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(8),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[8]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[8]\,
      O => \addPostAddMantissa1[15]_i_45_n_0\
    );
\addPostAddMantissa1[15]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[15]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[15]_i_46_n_0\
    );
\addPostAddMantissa1[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[12]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[12]\,
      O => \addPostAddMantissa1[15]_i_5_n_0\
    );
\addPostAddMantissa1[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[11]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[11]\,
      O => \addPostAddMantissa1[15]_i_6_n_0\
    );
\addPostAddMantissa1[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[10]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[10]\,
      O => \addPostAddMantissa1[15]_i_7_n_0\
    );
\addPostAddMantissa1[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[9]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[9]\,
      O => \addPostAddMantissa1[15]_i_8_n_0\
    );
\addPostAddMantissa1[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[8]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[8]\,
      O => \addPostAddMantissa1[15]_i_9_n_0\
    );
\addPostAddMantissa1[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E22D1D"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_18_n_0\,
      I1 => \addPostAddMantissa1[23]_i_19_n_0\,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      I3 => addALessThanB,
      I4 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_10_n_0\
    );
\addPostAddMantissa1[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_3_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[23]_i_18_n_0\,
      I4 => \addPostAddMantissa1[23]_i_22_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[23]_i_11_n_0\
    );
\addPostAddMantissa1[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_4_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_23_n_0\,
      I4 => \addPostAddMantissa1[23]_i_22_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_12_n_0\
    );
\addPostAddMantissa1[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_5_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[23]_i_23_n_0\,
      I4 => \addPostAddMantissa1[23]_i_24_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[23]_i_13_n_0\
    );
\addPostAddMantissa1[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_6_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_25_n_0\,
      I4 => \addPostAddMantissa1[23]_i_24_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_14_n_0\
    );
\addPostAddMantissa1[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_7_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_26_n_0\,
      I4 => \addPostAddMantissa1[23]_i_25_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_15_n_0\
    );
\addPostAddMantissa1[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_8_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_27_n_0\,
      I4 => \addPostAddMantissa1[23]_i_26_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_16_n_0\
    );
\addPostAddMantissa1[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_9_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[23]_i_28_n_0\,
      I4 => \addPostAddMantissa1[23]_i_27_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[23]_i_17_n_0\
    );
\addPostAddMantissa1[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00010001"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_29_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \ADDStage1.mantissaMin0\(23),
      I5 => \addPostAddMantissa1[23]_i_34_n_0\,
      O => \addPostAddMantissa1[23]_i_18_n_0\
    );
\addPostAddMantissa1[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => addExponentDeltaAMinusB(0),
      I1 => \addPostAddMantissa1[23]_i_35_n_0\,
      O => \addPostAddMantissa1[23]_i_19_n_0\
    );
\addPostAddMantissa1[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^adddenormflushedvalb_reg[31]_0\(0),
      I1 => addALessThanB,
      I2 => \^p_1_in\,
      O => \in\
    );
\addPostAddMantissa1[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_35_n_0\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => addALessThanB,
      I3 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_20_n_0\
    );
\addPostAddMantissa1[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_35_n_0\,
      I1 => addExponentDeltaAMinusB(0),
      O => \addPostAddMantissa1[23]_i_21_n_0\
    );
\addPostAddMantissa1[23]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_29_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addPostAddMantissa1[23]_i_31_n_0\,
      I4 => \addPostAddMantissa1[23]_i_36_n_0\,
      O => \addPostAddMantissa1[23]_i_22_n_0\
    );
\addPostAddMantissa1[23]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_37_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[23]_i_38_n_0\,
      O => \addPostAddMantissa1[23]_i_23_n_0\
    );
\addPostAddMantissa1[23]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_36_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[23]_i_39_n_0\,
      O => \addPostAddMantissa1[23]_i_24_n_0\
    );
\addPostAddMantissa1[23]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_30_n_0\,
      I1 => \addPostAddMantissa1[23]_i_34_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_38_n_0\,
      I4 => \addPostAddMantissa1[23]_i_29_n_0\,
      I5 => \addPostAddMantissa1[23]_i_40_n_0\,
      O => \addPostAddMantissa1[23]_i_25_n_0\
    );
\addPostAddMantissa1[23]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_30_n_0\,
      I1 => \addPostAddMantissa1[23]_i_34_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_39_n_0\,
      I4 => \addPostAddMantissa1[23]_i_29_n_0\,
      I5 => \addPostAddMantissa1[23]_i_41_n_0\,
      O => \addPostAddMantissa1[23]_i_26_n_0\
    );
\addPostAddMantissa1[23]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_40_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[23]_i_42_n_0\,
      O => \addPostAddMantissa1[23]_i_27_n_0\
    );
\addPostAddMantissa1[23]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_41_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[23]_i_43_n_0\,
      O => \addPostAddMantissa1[23]_i_28_n_0\
    );
\addPostAddMantissa1[23]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(1),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(1),
      O => \addPostAddMantissa1[23]_i_29_n_0\
    );
\addPostAddMantissa1[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[22]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_3_n_0\
    );
\addPostAddMantissa1[23]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(2),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(2),
      O => \addPostAddMantissa1[23]_i_30_n_0\
    );
\addPostAddMantissa1[23]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(3),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(3),
      O => \addPostAddMantissa1[23]_i_31_n_0\
    );
\addPostAddMantissa1[23]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(4),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(4),
      O => \addPostAddMantissa1[23]_i_32_n_0\
    );
\addPostAddMantissa1[23]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[23]_i_34_n_0\
    );
\addPostAddMantissa1[23]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => addExponentDeltaAMinusB(6),
      I1 => addExponentDeltaAMinusB(7),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(5),
      I4 => \addPostAddMantissa1[23]_i_51_n_0\,
      O => \addPostAddMantissa1[23]_i_35_n_0\
    );
\addPostAddMantissa1[23]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(22),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[22]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_36_n_0\
    );
\addPostAddMantissa1[23]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8CF8B77744747"
    )
        port map (
      I0 => addExponentDeltaBMinusA(4),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(4),
      I3 => \ADDStage1.mantissaMin0\(23),
      I4 => \^adddenormflushedvalb_reg[31]_0\(0),
      I5 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_37_n_0\
    );
\addPostAddMantissa1[23]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(21),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[21]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_38_n_0\
    );
\addPostAddMantissa1[23]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(20),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[20]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_39_n_0\
    );
\addPostAddMantissa1[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[21]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_4_n_0\
    );
\addPostAddMantissa1[23]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0FFF00F80C"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_52_n_0\,
      O => \addPostAddMantissa1[23]_i_40_n_0\
    );
\addPostAddMantissa1[23]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_53_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_54_n_0\,
      O => \addPostAddMantissa1[23]_i_41_n_0\
    );
\addPostAddMantissa1[23]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_55_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_56_n_0\,
      O => \addPostAddMantissa1[23]_i_42_n_0\
    );
\addPostAddMantissa1[23]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_57_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_58_n_0\,
      O => \addPostAddMantissa1[23]_i_43_n_0\
    );
\addPostAddMantissa1[23]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[22]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_45_n_0\
    );
\addPostAddMantissa1[23]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[21]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_46_n_0\
    );
\addPostAddMantissa1[23]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[20]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_47_n_0\
    );
\addPostAddMantissa1[23]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[19]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_48_n_0\
    );
\addPostAddMantissa1[23]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[18]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_49_n_0\
    );
\addPostAddMantissa1[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[20]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_5_n_0\
    );
\addPostAddMantissa1[23]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[17]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_50_n_0\
    );
\addPostAddMantissa1[23]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => addExponentDeltaBMinusA(6),
      I1 => addExponentDeltaBMinusA(5),
      I2 => addALessThanB,
      I3 => addExponentDeltaBMinusA(7),
      O => \addPostAddMantissa1[23]_i_51_n_0\
    );
\addPostAddMantissa1[23]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(19),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[19]\,
      I5 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_52_n_0\
    );
\addPostAddMantissa1[23]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(22),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[22]\,
      I5 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_53_n_0\
    );
\addPostAddMantissa1[23]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(18),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[18]\,
      I5 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_54_n_0\
    );
\addPostAddMantissa1[23]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(21),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[21]\,
      I5 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_55_n_0\
    );
\addPostAddMantissa1[23]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(17),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[17]\,
      I5 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_56_n_0\
    );
\addPostAddMantissa1[23]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(20),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[20]\,
      I5 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_57_n_0\
    );
\addPostAddMantissa1[23]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(16),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[16]\,
      I5 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_58_n_0\
    );
\addPostAddMantissa1[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[19]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_6_n_0\
    );
\addPostAddMantissa1[23]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[16]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_60_n_0\
    );
\addPostAddMantissa1[23]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[15]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[15]\,
      O => \addPostAddMantissa1[23]_i_61_n_0\
    );
\addPostAddMantissa1[23]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[14]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[14]\,
      O => \addPostAddMantissa1[23]_i_62_n_0\
    );
\addPostAddMantissa1[23]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[13]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[13]\,
      O => \addPostAddMantissa1[23]_i_63_n_0\
    );
\addPostAddMantissa1[23]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[12]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[12]\,
      O => \addPostAddMantissa1[23]_i_64_n_0\
    );
\addPostAddMantissa1[23]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[11]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[11]\,
      O => \addPostAddMantissa1[23]_i_65_n_0\
    );
\addPostAddMantissa1[23]_i_66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[10]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[10]\,
      O => \addPostAddMantissa1[23]_i_66_n_0\
    );
\addPostAddMantissa1[23]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[9]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[9]\,
      O => \addPostAddMantissa1[23]_i_67_n_0\
    );
\addPostAddMantissa1[23]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[0]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[0]\,
      O => \addPostAddMantissa1[23]_i_68_n_0\
    );
\addPostAddMantissa1[23]_i_69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[8]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[8]\,
      O => \addPostAddMantissa1[23]_i_69_n_0\
    );
\addPostAddMantissa1[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[18]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_7_n_0\
    );
\addPostAddMantissa1[23]_i_70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[7]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[7]\,
      O => \addPostAddMantissa1[23]_i_70_n_0\
    );
\addPostAddMantissa1[23]_i_71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[6]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[6]\,
      O => \addPostAddMantissa1[23]_i_71_n_0\
    );
\addPostAddMantissa1[23]_i_72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[5]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[5]\,
      O => \addPostAddMantissa1[23]_i_72_n_0\
    );
\addPostAddMantissa1[23]_i_73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[4]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[4]\,
      O => \addPostAddMantissa1[23]_i_73_n_0\
    );
\addPostAddMantissa1[23]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[3]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[3]\,
      O => \addPostAddMantissa1[23]_i_74_n_0\
    );
\addPostAddMantissa1[23]_i_75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[2]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[2]\,
      O => \addPostAddMantissa1[23]_i_75_n_0\
    );
\addPostAddMantissa1[23]_i_76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[1]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[1]\,
      O => \addPostAddMantissa1[23]_i_76_n_0\
    );
\addPostAddMantissa1[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[17]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_8_n_0\
    );
\addPostAddMantissa1[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[16]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_9_n_0\
    );
\addPostAddMantissa1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => addMaxVal1(0),
      I1 => addExponentDeltaAMinusBShiftTooFar,
      I2 => addALessThanB,
      I3 => addExponentDeltaBMinusAShiftTooFar,
      O => addPostAddMantissa1(0)
    );
\addPostAddMantissa1[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^adddenormflushedvalb_reg[31]_0\(0),
      I1 => addALessThanB,
      I2 => \^p_1_in\,
      O => \addPostAddMantissa1[25]_i_3_n_0\
    );
\addPostAddMantissa1[25]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[25]_i_4__0_n_0\
    );
\addPostAddMantissa1[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[0]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[0]\,
      O => \addPostAddMantissa1[7]_i_10_n_0\
    );
\addPostAddMantissa1[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_3_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[15]_i_25_n_0\,
      I4 => \addPostAddMantissa1[7]_i_19_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_11_n_0\
    );
\addPostAddMantissa1[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_4_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[7]_i_19_n_0\,
      I4 => \addPostAddMantissa1[7]_i_20_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_12_n_0\
    );
\addPostAddMantissa1[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_5_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[7]_i_20_n_0\,
      I4 => \addPostAddMantissa1[7]_i_21_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_13_n_0\
    );
\addPostAddMantissa1[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_6_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[7]_i_22_n_0\,
      I4 => \addPostAddMantissa1[7]_i_21_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[7]_i_14_n_0\
    );
\addPostAddMantissa1[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_7_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[7]_i_22_n_0\,
      I4 => \addPostAddMantissa1[7]_i_23_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_15_n_0\
    );
\addPostAddMantissa1[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_8_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19_n_0\,
      I3 => \addPostAddMantissa1[7]_i_24_n_0\,
      I4 => \addPostAddMantissa1[7]_i_23_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[7]_i_16_n_0\
    );
\addPostAddMantissa1[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_9_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21_n_0\,
      I3 => \addPostAddMantissa1[7]_i_24_n_0\,
      I4 => \addPostAddMantissa1[7]_i_25_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_17_n_0\
    );
\addPostAddMantissa1[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56565556"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_10_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20_n_0\,
      I2 => \addPostAddMantissa1[7]_i_26_n_0\,
      I3 => \addPostAddMantissa1[7]_i_25_n_0\,
      I4 => \addPostAddMantissa1[23]_i_21_n_0\,
      O => \addPostAddMantissa1[7]_i_18_n_0\
    );
\addPostAddMantissa1[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_32_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_27_n_0\,
      O => \addPostAddMantissa1[7]_i_19_n_0\
    );
\addPostAddMantissa1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[7]_i_2_n_0\
    );
\addPostAddMantissa1[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_33_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_28_n_0\,
      O => \addPostAddMantissa1[7]_i_20_n_0\
    );
\addPostAddMantissa1[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_27_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_29_n_0\,
      O => \addPostAddMantissa1[7]_i_21_n_0\
    );
\addPostAddMantissa1[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_28_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_30_n_0\,
      O => \addPostAddMantissa1[7]_i_22_n_0\
    );
\addPostAddMantissa1[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_29_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_31_n_0\,
      O => \addPostAddMantissa1[7]_i_23_n_0\
    );
\addPostAddMantissa1[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_30_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_32_n_0\,
      O => \addPostAddMantissa1[7]_i_24_n_0\
    );
\addPostAddMantissa1[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_31_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29_n_0\,
      I2 => \addPostAddMantissa1[7]_i_33_n_0\,
      I3 => \addPostAddMantissa1[23]_i_30_n_0\,
      I4 => \addPostAddMantissa1[7]_i_34_n_0\,
      O => \addPostAddMantissa1[7]_i_25_n_0\
    );
\addPostAddMantissa1[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_35_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30_n_0\,
      I2 => \addPostAddMantissa1[7]_i_36_n_0\,
      I3 => \addPostAddMantissa1[23]_i_29_n_0\,
      I4 => \addPostAddMantissa1[7]_i_32_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19_n_0\,
      O => \addPostAddMantissa1[7]_i_26_n_0\
    );
\addPostAddMantissa1[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_34_n_0\,
      I1 => \addPostAddMantissa1[15]_i_42_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[7]_i_37_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_38_n_0\,
      O => \addPostAddMantissa1[7]_i_27_n_0\
    );
\addPostAddMantissa1[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_36_n_0\,
      I1 => \addPostAddMantissa1[15]_i_43_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_37_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_39_n_0\,
      O => \addPostAddMantissa1[7]_i_28_n_0\
    );
\addPostAddMantissa1[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_38_n_0\,
      I1 => \addPostAddMantissa1[15]_i_44_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_39_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_40_n_0\,
      O => \addPostAddMantissa1[7]_i_29_n_0\
    );
\addPostAddMantissa1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[7]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[7]\,
      O => \addPostAddMantissa1[7]_i_3_n_0\
    );
\addPostAddMantissa1[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_40_n_0\,
      I1 => \addPostAddMantissa1[15]_i_45_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_41_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_41_n_0\,
      O => \addPostAddMantissa1[7]_i_30_n_0\
    );
\addPostAddMantissa1[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_37_n_0\,
      I1 => \addPostAddMantissa1[7]_i_38_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_42_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_42_n_0\,
      O => \addPostAddMantissa1[7]_i_31_n_0\
    );
\addPostAddMantissa1[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_37_n_0\,
      I1 => \addPostAddMantissa1[7]_i_39_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30_n_0\,
      I3 => \addPostAddMantissa1[15]_i_43_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31_n_0\,
      I5 => \addPostAddMantissa1[7]_i_43_n_0\,
      O => \addPostAddMantissa1[7]_i_32_n_0\
    );
\addPostAddMantissa1[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_39_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_55_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \addPostAddMantissa1[7]_i_44_n_0\,
      O => \addPostAddMantissa1[7]_i_33_n_0\
    );
\addPostAddMantissa1[7]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_44_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_56_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \addPostAddMantissa1[7]_i_45_n_0\,
      O => \addPostAddMantissa1[7]_i_34_n_0\
    );
\addPostAddMantissa1[7]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_45_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_58_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \addPostAddMantissa1[7]_i_46_n_0\,
      O => \addPostAddMantissa1[7]_i_35_n_0\
    );
\addPostAddMantissa1[7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_41_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31_n_0\,
      I2 => \addPostAddMantissa1[23]_i_57_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32_n_0\,
      I4 => \addPostAddMantissa1[7]_i_47_n_0\,
      O => \addPostAddMantissa1[7]_i_36_n_0\
    );
\addPostAddMantissa1[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32_n_0\,
      I1 => \ADDStage1.mantissaMin0\(15),
      I2 => \addPostAddMantissa1[23]_i_34_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[15]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[7]_i_37_n_0\
    );
\addPostAddMantissa1[7]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_32_n_0\,
      I2 => \ADDStage1.mantissaMin0\(7),
      I3 => \addPostAddMantissa1[23]_i_34_n_0\,
      I4 => \addPostAddMantissa1[7]_i_48_n_0\,
      O => \addPostAddMantissa1[7]_i_38_n_0\
    );
\addPostAddMantissa1[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(22),
      I1 => \addPostAddMantissa1[7]_i_49_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(6),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_50_n_0\,
      O => \addPostAddMantissa1[7]_i_39_n_0\
    );
\addPostAddMantissa1[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[6]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[6]\,
      O => \addPostAddMantissa1[7]_i_4_n_0\
    );
\addPostAddMantissa1[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(21),
      I1 => \addPostAddMantissa1[7]_i_51_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(5),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_52_n_0\,
      O => \addPostAddMantissa1[7]_i_40_n_0\
    );
\addPostAddMantissa1[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(20),
      I1 => \addPostAddMantissa1[7]_i_53_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(4),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_54_n_0\,
      O => \addPostAddMantissa1[7]_i_41_n_0\
    );
\addPostAddMantissa1[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(19),
      I1 => \addPostAddMantissa1[7]_i_55_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(3),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_56_n_0\,
      O => \addPostAddMantissa1[7]_i_42_n_0\
    );
\addPostAddMantissa1[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(18),
      I1 => \addPostAddMantissa1[7]_i_57_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32_n_0\,
      I3 => \ADDStage1.mantissaMin0\(2),
      I4 => \addPostAddMantissa1[23]_i_34_n_0\,
      I5 => \addPostAddMantissa1[7]_i_58_n_0\,
      O => \addPostAddMantissa1[7]_i_43_n_0\
    );
\addPostAddMantissa1[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(5),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[5]\,
      I5 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_44_n_0\
    );
\addPostAddMantissa1[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(1),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[1]\,
      I5 => \addDenormFlushedValB_reg_n_0_[1]\,
      O => \addPostAddMantissa1[7]_i_45_n_0\
    );
\addPostAddMantissa1[7]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[0]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[0]\,
      O => \addPostAddMantissa1[7]_i_46_n_0\
    );
\addPostAddMantissa1[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(4),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[4]\,
      I5 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_47_n_0\
    );
\addPostAddMantissa1[7]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[7]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[7]\,
      O => \addPostAddMantissa1[7]_i_48_n_0\
    );
\addPostAddMantissa1[7]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[22]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[7]_i_49_n_0\
    );
\addPostAddMantissa1[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[5]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_5_n_0\
    );
\addPostAddMantissa1[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[6]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[6]\,
      O => \addPostAddMantissa1[7]_i_50_n_0\
    );
\addPostAddMantissa1[7]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[21]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[7]_i_51_n_0\
    );
\addPostAddMantissa1[7]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[5]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_52_n_0\
    );
\addPostAddMantissa1[7]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[20]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[7]_i_53_n_0\
    );
\addPostAddMantissa1[7]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[4]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_54_n_0\
    );
\addPostAddMantissa1[7]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[19]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[7]_i_55_n_0\
    );
\addPostAddMantissa1[7]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[3]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[3]\,
      O => \addPostAddMantissa1[7]_i_56_n_0\
    );
\addPostAddMantissa1[7]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[18]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[7]_i_57_n_0\
    );
\addPostAddMantissa1[7]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[2]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[2]\,
      O => \addPostAddMantissa1[7]_i_58_n_0\
    );
\addPostAddMantissa1[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[4]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_6_n_0\
    );
\addPostAddMantissa1[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[3]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[3]\,
      O => \addPostAddMantissa1[7]_i_7_n_0\
    );
\addPostAddMantissa1[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[2]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[2]\,
      O => \addPostAddMantissa1[7]_i_8_n_0\
    );
\addPostAddMantissa1[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[1]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[1]\,
      O => \addPostAddMantissa1[7]_i_9_n_0\
    );
\addPostAddMantissa1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[0]\,
      R => '0'
    );
\addPostAddMantissa1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[10]\,
      R => '0'
    );
\addPostAddMantissa1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[11]\,
      R => '0'
    );
\addPostAddMantissa1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[12]\,
      R => '0'
    );
\addPostAddMantissa1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[13]\,
      R => '0'
    );
\addPostAddMantissa1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[14]\,
      R => '0'
    );
\addPostAddMantissa1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[15]\,
      R => '0'
    );
\addPostAddMantissa1_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[15]_i_1_n_0\,
      CO(6) => \addPostAddMantissa1_reg[15]_i_1_n_1\,
      CO(5) => \addPostAddMantissa1_reg[15]_i_1_n_2\,
      CO(4) => \addPostAddMantissa1_reg[15]_i_1_n_3\,
      CO(3) => \addPostAddMantissa1_reg[15]_i_1_n_4\,
      CO(2) => \addPostAddMantissa1_reg[15]_i_1_n_5\,
      CO(1) => \addPostAddMantissa1_reg[15]_i_1_n_6\,
      CO(0) => \addPostAddMantissa1_reg[15]_i_1_n_7\,
      DI(7) => \addPostAddMantissa1[15]_i_2_n_0\,
      DI(6) => \addPostAddMantissa1[15]_i_3_n_0\,
      DI(5) => \addPostAddMantissa1[15]_i_4_n_0\,
      DI(4) => \addPostAddMantissa1[15]_i_5_n_0\,
      DI(3) => \addPostAddMantissa1[15]_i_6_n_0\,
      DI(2) => \addPostAddMantissa1[15]_i_7_n_0\,
      DI(1) => \addPostAddMantissa1[15]_i_8_n_0\,
      DI(0) => \addPostAddMantissa1[15]_i_9_n_0\,
      O(7) => \addPostAddMantissa1_reg[15]_i_1_n_8\,
      O(6) => \addPostAddMantissa1_reg[15]_i_1_n_9\,
      O(5) => \addPostAddMantissa1_reg[15]_i_1_n_10\,
      O(4) => \addPostAddMantissa1_reg[15]_i_1_n_11\,
      O(3) => \addPostAddMantissa1_reg[15]_i_1_n_12\,
      O(2) => \addPostAddMantissa1_reg[15]_i_1_n_13\,
      O(1) => \addPostAddMantissa1_reg[15]_i_1_n_14\,
      O(0) => \addPostAddMantissa1_reg[15]_i_1_n_15\,
      S(7) => \addPostAddMantissa1[15]_i_10_n_0\,
      S(6) => \addPostAddMantissa1[15]_i_11_n_0\,
      S(5) => \addPostAddMantissa1[15]_i_12_n_0\,
      S(4) => \addPostAddMantissa1[15]_i_13_n_0\,
      S(3) => \addPostAddMantissa1[15]_i_14_n_0\,
      S(2) => \addPostAddMantissa1[15]_i_15_n_0\,
      S(1) => \addPostAddMantissa1[15]_i_16_n_0\,
      S(0) => \addPostAddMantissa1[15]_i_17_n_0\
    );
\addPostAddMantissa1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[16]\,
      R => '0'
    );
\addPostAddMantissa1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[17]\,
      R => '0'
    );
\addPostAddMantissa1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[18]\,
      R => '0'
    );
\addPostAddMantissa1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[19]\,
      R => '0'
    );
\addPostAddMantissa1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[1]\,
      R => '0'
    );
\addPostAddMantissa1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[20]\,
      R => '0'
    );
\addPostAddMantissa1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[21]\,
      R => '0'
    );
\addPostAddMantissa1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[22]\,
      R => '0'
    );
\addPostAddMantissa1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[23]\,
      R => '0'
    );
\addPostAddMantissa1_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_1_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_1_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_1_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_1_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_1_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_1_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_1_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_1_n_7\,
      DI(7) => \in\,
      DI(6) => \addPostAddMantissa1[23]_i_3_n_0\,
      DI(5) => \addPostAddMantissa1[23]_i_4_n_0\,
      DI(4) => \addPostAddMantissa1[23]_i_5_n_0\,
      DI(3) => \addPostAddMantissa1[23]_i_6_n_0\,
      DI(2) => \addPostAddMantissa1[23]_i_7_n_0\,
      DI(1) => \addPostAddMantissa1[23]_i_8_n_0\,
      DI(0) => \addPostAddMantissa1[23]_i_9_n_0\,
      O(7) => \addPostAddMantissa1_reg[23]_i_1_n_8\,
      O(6) => \addPostAddMantissa1_reg[23]_i_1_n_9\,
      O(5) => \addPostAddMantissa1_reg[23]_i_1_n_10\,
      O(4) => \addPostAddMantissa1_reg[23]_i_1_n_11\,
      O(3) => \addPostAddMantissa1_reg[23]_i_1_n_12\,
      O(2) => \addPostAddMantissa1_reg[23]_i_1_n_13\,
      O(1) => \addPostAddMantissa1_reg[23]_i_1_n_14\,
      O(0) => \addPostAddMantissa1_reg[23]_i_1_n_15\,
      S(7) => \addPostAddMantissa1[23]_i_10_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_11_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_12_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_13_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_14_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_15_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_16_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_17_n_0\
    );
\addPostAddMantissa1_reg[23]_i_33\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_44_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addPostAddMantissa1_reg[23]_i_33_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ADDStage1.mantissaMin0\(23),
      CO(4) => \addPostAddMantissa1_reg[23]_i_33_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_33_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_33_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_33_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_33_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_addPostAddMantissa1_reg[23]_i_33_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \ADDStage1.mantissaMin0\(22 downto 17),
      S(7 downto 6) => B"00",
      S(5) => \addPostAddMantissa1[23]_i_45_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_46_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_47_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_48_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_49_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_50_n_0\
    );
\addPostAddMantissa1_reg[23]_i_44\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_59_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_44_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_44_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_44_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_44_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_44_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_44_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_44_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_44_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage1.mantissaMin0\(16 downto 9),
      S(7) => \addPostAddMantissa1[23]_i_60_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_61_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_62_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_63_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_64_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_65_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_66_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_67_n_0\
    );
\addPostAddMantissa1_reg[23]_i_59\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1[23]_i_68_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_59_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_59_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_59_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_59_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_59_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_59_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_59_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_59_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage1.mantissaMin0\(8 downto 1),
      S(7) => \addPostAddMantissa1[23]_i_69_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_70_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_71_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_72_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_73_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_74_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_75_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_76_n_0\
    );
\addPostAddMantissa1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[25]_i_2_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[24]\,
      R => '0'
    );
\addPostAddMantissa1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[25]_i_2_n_14\,
      Q => \^addpostaddmantissa1_reg[25]_0\(0),
      R => '0'
    );
\addPostAddMantissa1_reg[25]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_addPostAddMantissa1_reg[25]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \addPostAddMantissa1_reg[25]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \addPostAddMantissa1[25]_i_3_n_0\,
      O(7 downto 2) => \NLW_addPostAddMantissa1_reg[25]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1) => \addPostAddMantissa1_reg[25]_i_2_n_14\,
      O(0) => \addPostAddMantissa1_reg[25]_i_2_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \addPostAddMantissa1[25]_i_4__0_n_0\
    );
\addPostAddMantissa1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[2]\,
      R => '0'
    );
\addPostAddMantissa1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[3]\,
      R => '0'
    );
\addPostAddMantissa1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[4]\,
      R => '0'
    );
\addPostAddMantissa1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[5]\,
      R => '0'
    );
\addPostAddMantissa1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[6]\,
      R => '0'
    );
\addPostAddMantissa1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[7]\,
      R => '0'
    );
\addPostAddMantissa1_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[7]_i_1_n_0\,
      CO(6) => \addPostAddMantissa1_reg[7]_i_1_n_1\,
      CO(5) => \addPostAddMantissa1_reg[7]_i_1_n_2\,
      CO(4) => \addPostAddMantissa1_reg[7]_i_1_n_3\,
      CO(3) => \addPostAddMantissa1_reg[7]_i_1_n_4\,
      CO(2) => \addPostAddMantissa1_reg[7]_i_1_n_5\,
      CO(1) => \addPostAddMantissa1_reg[7]_i_1_n_6\,
      CO(0) => \addPostAddMantissa1_reg[7]_i_1_n_7\,
      DI(7) => \addPostAddMantissa1[7]_i_3_n_0\,
      DI(6) => \addPostAddMantissa1[7]_i_4_n_0\,
      DI(5) => \addPostAddMantissa1[7]_i_5_n_0\,
      DI(4) => \addPostAddMantissa1[7]_i_6_n_0\,
      DI(3) => \addPostAddMantissa1[7]_i_7_n_0\,
      DI(2) => \addPostAddMantissa1[7]_i_8_n_0\,
      DI(1) => \addPostAddMantissa1[7]_i_9_n_0\,
      DI(0) => \addPostAddMantissa1[7]_i_10_n_0\,
      O(7) => \addPostAddMantissa1_reg[7]_i_1_n_8\,
      O(6) => \addPostAddMantissa1_reg[7]_i_1_n_9\,
      O(5) => \addPostAddMantissa1_reg[7]_i_1_n_10\,
      O(4) => \addPostAddMantissa1_reg[7]_i_1_n_11\,
      O(3) => \addPostAddMantissa1_reg[7]_i_1_n_12\,
      O(2) => \addPostAddMantissa1_reg[7]_i_1_n_13\,
      O(1) => \addPostAddMantissa1_reg[7]_i_1_n_14\,
      O(0) => \addPostAddMantissa1_reg[7]_i_1_n_15\,
      S(7) => \addPostAddMantissa1[7]_i_11_n_0\,
      S(6) => \addPostAddMantissa1[7]_i_12_n_0\,
      S(5) => \addPostAddMantissa1[7]_i_13_n_0\,
      S(4) => \addPostAddMantissa1[7]_i_14_n_0\,
      S(3) => \addPostAddMantissa1[7]_i_15_n_0\,
      S(2) => \addPostAddMantissa1[7]_i_16_n_0\,
      S(1) => \addPostAddMantissa1[7]_i_17_n_0\,
      S(0) => \addPostAddMantissa1[7]_i_18_n_0\
    );
\addPostAddMantissa1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[8]\,
      R => '0'
    );
\addPostAddMantissa1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[9]\,
      R => '0'
    );
\addPostAddMantissa[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAE2E2E2E2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[0]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \addPostAddMantissa1_reg_n_0_[1]\,
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \ADDStage2.postAddMantissa0\(24),
      I5 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[0]_i_1_n_0\
    );
\addPostAddMantissa[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(11),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(10),
      I4 => \addPostAddMantissa[10]_i_2_n_0\,
      O => \addPostAddMantissa[10]_i_1_n_0\
    );
\addPostAddMantissa[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      I1 => \addPostAddMantissa1_reg_n_0_[10]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[10]_i_2_n_0\
    );
\addPostAddMantissa[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(12),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(11),
      I4 => \addPostAddMantissa[11]_i_2_n_0\,
      O => \addPostAddMantissa[11]_i_1_n_0\
    );
\addPostAddMantissa[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[12]\,
      I1 => \addPostAddMantissa1_reg_n_0_[11]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[11]_i_2_n_0\
    );
\addPostAddMantissa[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(12),
      I4 => \addPostAddMantissa[12]_i_2_n_0\,
      O => \addPostAddMantissa[12]_i_1_n_0\
    );
\addPostAddMantissa[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[12]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[12]_i_2_n_0\
    );
\addPostAddMantissa[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(14),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(13),
      I4 => \addPostAddMantissa[13]_i_2_n_0\,
      O => \addPostAddMantissa[13]_i_1_n_0\
    );
\addPostAddMantissa[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      I1 => \addPostAddMantissa1_reg_n_0_[13]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[13]_i_2_n_0\
    );
\addPostAddMantissa[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(15),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(14),
      I4 => \addPostAddMantissa[14]_i_2_n_0\,
      O => \addPostAddMantissa[14]_i_1_n_0\
    );
\addPostAddMantissa[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[15]\,
      I1 => \addPostAddMantissa1_reg_n_0_[14]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[14]_i_2_n_0\
    );
\addPostAddMantissa[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(16),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(15),
      I4 => \addPostAddMantissa[15]_i_2_n_0\,
      O => \addPostAddMantissa[15]_i_1_n_0\
    );
\addPostAddMantissa[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[16]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[15]_i_2_n_0\
    );
\addPostAddMantissa[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(17),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(16),
      I4 => \addPostAddMantissa[16]_i_3_n_0\,
      O => \addPostAddMantissa[16]_i_1_n_0\
    );
\addPostAddMantissa[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      O => \addPostAddMantissa[16]_i_10_n_0\
    );
\addPostAddMantissa[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[9]\,
      O => \addPostAddMantissa[16]_i_11_n_0\
    );
\addPostAddMantissa[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[16]_i_3_n_0\
    );
\addPostAddMantissa[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[16]\,
      O => \addPostAddMantissa[16]_i_4_n_0\
    );
\addPostAddMantissa[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[15]\,
      O => \addPostAddMantissa[16]_i_5_n_0\
    );
\addPostAddMantissa[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      O => \addPostAddMantissa[16]_i_6_n_0\
    );
\addPostAddMantissa[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      O => \addPostAddMantissa[16]_i_7_n_0\
    );
\addPostAddMantissa[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[12]\,
      O => \addPostAddMantissa[16]_i_8_n_0\
    );
\addPostAddMantissa[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addPostAddMantissa[16]_i_9_n_0\
    );
\addPostAddMantissa[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(18),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(17),
      I4 => \addPostAddMantissa[17]_i_2_n_0\,
      O => \addPostAddMantissa[17]_i_1_n_0\
    );
\addPostAddMantissa[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[18]\,
      I1 => \addPostAddMantissa1_reg_n_0_[17]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[17]_i_2_n_0\
    );
\addPostAddMantissa[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(19),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(18),
      I4 => \addPostAddMantissa[18]_i_2_n_0\,
      O => \addPostAddMantissa[18]_i_1_n_0\
    );
\addPostAddMantissa[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[18]_i_2_n_0\
    );
\addPostAddMantissa[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(20),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(19),
      I4 => \addPostAddMantissa[19]_i_2_n_0\,
      O => \addPostAddMantissa[19]_i_1_n_0\
    );
\addPostAddMantissa[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[19]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[19]_i_2_n_0\
    );
\addPostAddMantissa[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(2),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \addPostAddMantissa[1]_i_2_n_0\,
      O => \addPostAddMantissa[1]_i_1_n_0\
    );
\addPostAddMantissa[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[2]\,
      I1 => \addPostAddMantissa1_reg_n_0_[1]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[1]_i_2_n_0\
    );
\addPostAddMantissa[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(21),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(20),
      I4 => \addPostAddMantissa[20]_i_2_n_0\,
      O => \addPostAddMantissa[20]_i_1_n_0\
    );
\addPostAddMantissa[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      I1 => \addPostAddMantissa1_reg_n_0_[20]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[20]_i_2_n_0\
    );
\addPostAddMantissa[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(22),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(21),
      I4 => \addPostAddMantissa[21]_i_2_n_0\,
      O => \addPostAddMantissa[21]_i_1_n_0\
    );
\addPostAddMantissa[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      I1 => \addPostAddMantissa1_reg_n_0_[21]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[21]_i_2_n_0\
    );
\addPostAddMantissa[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(23),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(22),
      I4 => \addPostAddMantissa[22]_i_2_n_0\,
      O => \addPostAddMantissa[22]_i_1_n_0\
    );
\addPostAddMantissa[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      I1 => \addPostAddMantissa1_reg_n_0_[22]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[22]_i_2_n_0\
    );
\addPostAddMantissa[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(3),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(2),
      I4 => \addPostAddMantissa[2]_i_2_n_0\,
      O => \addPostAddMantissa[2]_i_1_n_0\
    );
\addPostAddMantissa[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[3]\,
      I1 => \addPostAddMantissa1_reg_n_0_[2]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[2]_i_2_n_0\
    );
\addPostAddMantissa[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(4),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(3),
      I4 => \addPostAddMantissa[3]_i_2_n_0\,
      O => \addPostAddMantissa[3]_i_1_n_0\
    );
\addPostAddMantissa[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[4]\,
      I1 => \addPostAddMantissa1_reg_n_0_[3]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[3]_i_2_n_0\
    );
\addPostAddMantissa[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(5),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(4),
      I4 => \addPostAddMantissa[4]_i_2_n_0\,
      O => \addPostAddMantissa[4]_i_1_n_0\
    );
\addPostAddMantissa[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      I1 => \addPostAddMantissa1_reg_n_0_[4]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[4]_i_2_n_0\
    );
\addPostAddMantissa[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(6),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \addPostAddMantissa[5]_i_2_n_0\,
      O => \addPostAddMantissa[5]_i_1_n_0\
    );
\addPostAddMantissa[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[6]\,
      I1 => \addPostAddMantissa1_reg_n_0_[5]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[5]_i_2_n_0\
    );
\addPostAddMantissa[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(7),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(6),
      I4 => \addPostAddMantissa[6]_i_2_n_0\,
      O => \addPostAddMantissa[6]_i_1_n_0\
    );
\addPostAddMantissa[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      I1 => \addPostAddMantissa1_reg_n_0_[6]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[6]_i_2_n_0\
    );
\addPostAddMantissa[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(8),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(7),
      I4 => \addPostAddMantissa[7]_i_2_n_0\,
      O => \addPostAddMantissa[7]_i_1_n_0\
    );
\addPostAddMantissa[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[8]\,
      I1 => \addPostAddMantissa1_reg_n_0_[7]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[7]_i_2_n_0\
    );
\addPostAddMantissa[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(9),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(8),
      I4 => \addPostAddMantissa[8]_i_3_n_0\,
      O => \addPostAddMantissa[8]_i_1_n_0\
    );
\addPostAddMantissa[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[3]\,
      O => \addPostAddMantissa[8]_i_10_n_0\
    );
\addPostAddMantissa[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[2]\,
      O => \addPostAddMantissa[8]_i_11_n_0\
    );
\addPostAddMantissa[8]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[1]\,
      O => \addPostAddMantissa[8]_i_12_n_0\
    );
\addPostAddMantissa[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[9]\,
      I1 => \addPostAddMantissa1_reg_n_0_[8]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[8]_i_3_n_0\
    );
\addPostAddMantissa[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[0]\,
      O => \addPostAddMantissa[8]_i_4_n_0\
    );
\addPostAddMantissa[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[8]\,
      O => \addPostAddMantissa[8]_i_5_n_0\
    );
\addPostAddMantissa[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      O => \addPostAddMantissa[8]_i_6_n_0\
    );
\addPostAddMantissa[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[6]\,
      O => \addPostAddMantissa[8]_i_7_n_0\
    );
\addPostAddMantissa[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      O => \addPostAddMantissa[8]_i_8_n_0\
    );
\addPostAddMantissa[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[4]\,
      O => \addPostAddMantissa[8]_i_9_n_0\
    );
\addPostAddMantissa[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(9),
      I4 => \addPostAddMantissa[9]_i_2_n_0\,
      O => \addPostAddMantissa[9]_i_1_n_0\
    );
\addPostAddMantissa[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[9]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[9]_i_2_n_0\
    );
\addPostAddMantissa_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[0]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[0]\,
      R => '0'
    );
\addPostAddMantissa_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[10]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[10]\,
      R => '0'
    );
\addPostAddMantissa_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[11]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[11]\,
      R => '0'
    );
\addPostAddMantissa_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[12]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[12]\,
      R => '0'
    );
\addPostAddMantissa_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[13]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[13]\,
      R => '0'
    );
\addPostAddMantissa_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[14]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[14]\,
      R => '0'
    );
\addPostAddMantissa_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[15]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[15]\,
      R => '0'
    );
\addPostAddMantissa_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[16]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[16]\,
      R => '0'
    );
\addPostAddMantissa_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa_reg[16]_i_2_n_0\,
      CO(6) => \addPostAddMantissa_reg[16]_i_2_n_1\,
      CO(5) => \addPostAddMantissa_reg[16]_i_2_n_2\,
      CO(4) => \addPostAddMantissa_reg[16]_i_2_n_3\,
      CO(3) => \addPostAddMantissa_reg[16]_i_2_n_4\,
      CO(2) => \addPostAddMantissa_reg[16]_i_2_n_5\,
      CO(1) => \addPostAddMantissa_reg[16]_i_2_n_6\,
      CO(0) => \addPostAddMantissa_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(16 downto 9),
      S(7) => \addPostAddMantissa[16]_i_4_n_0\,
      S(6) => \addPostAddMantissa[16]_i_5_n_0\,
      S(5) => \addPostAddMantissa[16]_i_6_n_0\,
      S(4) => \addPostAddMantissa[16]_i_7_n_0\,
      S(3) => \addPostAddMantissa[16]_i_8_n_0\,
      S(2) => \addPostAddMantissa[16]_i_9_n_0\,
      S(1) => \addPostAddMantissa[16]_i_10_n_0\,
      S(0) => \addPostAddMantissa[16]_i_11_n_0\
    );
\addPostAddMantissa_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[17]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[17]\,
      R => '0'
    );
\addPostAddMantissa_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[18]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[18]\,
      R => '0'
    );
\addPostAddMantissa_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[19]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[19]\,
      R => '0'
    );
\addPostAddMantissa_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[1]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[1]\,
      R => '0'
    );
\addPostAddMantissa_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[20]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[20]\,
      R => '0'
    );
\addPostAddMantissa_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[21]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[21]\,
      R => '0'
    );
\addPostAddMantissa_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[22]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[22]\,
      R => '0'
    );
\addPostAddMantissa_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[2]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[2]\,
      R => '0'
    );
\addPostAddMantissa_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[3]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[3]\,
      R => '0'
    );
\addPostAddMantissa_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[4]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[4]\,
      R => '0'
    );
\addPostAddMantissa_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[5]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[5]\,
      R => '0'
    );
\addPostAddMantissa_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[6]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[6]\,
      R => '0'
    );
\addPostAddMantissa_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[7]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[7]\,
      R => '0'
    );
\addPostAddMantissa_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[8]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[8]\,
      R => '0'
    );
\addPostAddMantissa_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa[8]_i_4_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa_reg[8]_i_2_n_0\,
      CO(6) => \addPostAddMantissa_reg[8]_i_2_n_1\,
      CO(5) => \addPostAddMantissa_reg[8]_i_2_n_2\,
      CO(4) => \addPostAddMantissa_reg[8]_i_2_n_3\,
      CO(3) => \addPostAddMantissa_reg[8]_i_2_n_4\,
      CO(2) => \addPostAddMantissa_reg[8]_i_2_n_5\,
      CO(1) => \addPostAddMantissa_reg[8]_i_2_n_6\,
      CO(0) => \addPostAddMantissa_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(8 downto 1),
      S(7) => \addPostAddMantissa[8]_i_5_n_0\,
      S(6) => \addPostAddMantissa[8]_i_6_n_0\,
      S(5) => \addPostAddMantissa[8]_i_7_n_0\,
      S(4) => \addPostAddMantissa[8]_i_8_n_0\,
      S(3) => \addPostAddMantissa[8]_i_9_n_0\,
      S(2) => \addPostAddMantissa[8]_i_10_n_0\,
      S(1) => \addPostAddMantissa[8]_i_11_n_0\,
      S(0) => \addPostAddMantissa[8]_i_12_n_0\
    );
\addPostAddMantissa_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[9]_i_1_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[9]\,
      R => '0'
    );
\addRenormalizeShiftAmount[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[0]_i_2_n_0\,
      I1 => \addRenormalizeShiftAmount[0]_i_3_n_0\,
      I2 => \addRenormalizeShiftAmount[0]_i_4_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[16]\,
      I4 => \addRenormalizeShiftAmount[4]_i_7_n_0\,
      I5 => \addRenormalizeShiftAmount[0]_i_5_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_1_n_0\
    );
\addRenormalizeShiftAmount[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[8]\,
      I2 => \addRenormalizeShiftAmount[0]_i_12_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[7]\,
      I4 => \addPostAddMantissa1_reg_n_0_[9]\,
      I5 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addRenormalizeShiftAmount[0]_i_10_n_0\
    );
\addRenormalizeShiftAmount[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF000400"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      I1 => \addPostAddMantissa1_reg_n_0_[14]\,
      I2 => \addPostAddMantissa1_reg_n_0_[15]\,
      I3 => \addRenormalizeShiftAmount[0]_i_13_n_0\,
      I4 => \addPostAddMantissa1_reg_n_0_[18]\,
      I5 => \addPostAddMantissa1_reg_n_0_[19]\,
      O => \addRenormalizeShiftAmount[0]_i_11_n_0\
    );
\addRenormalizeShiftAmount[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      I1 => \addPostAddMantissa1_reg_n_0_[3]\,
      I2 => \addPostAddMantissa1_reg_n_0_[2]\,
      I3 => \addPostAddMantissa1_reg_n_0_[1]\,
      I4 => \addPostAddMantissa1_reg_n_0_[4]\,
      I5 => \addPostAddMantissa1_reg_n_0_[6]\,
      O => \addRenormalizeShiftAmount[0]_i_12_n_0\
    );
\addRenormalizeShiftAmount[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[21]\,
      O => \addRenormalizeShiftAmount[0]_i_13_n_0\
    );
\addRenormalizeShiftAmount[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(16),
      I1 => \addRenormalizeShiftAmount[4]_i_4_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(14),
      I3 => \ADDStage2.postAddMantissa0\(15),
      O => \addRenormalizeShiftAmount[0]_i_2_n_0\
    );
\addRenormalizeShiftAmount[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(15),
      I2 => \addRenormalizeShiftAmount[4]_i_4_n_0\,
      I3 => \ADDStage2.postAddMantissa0\(12),
      I4 => \addRenormalizeShiftAmount[0]_i_6_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_3_n_0\
    );
\addRenormalizeShiftAmount[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[21]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[0]_i_4_n_0\
    );
\addRenormalizeShiftAmount[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFF08"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_5_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(18),
      I2 => \ADDStage2.postAddMantissa0\(19),
      I3 => \addRenormalizeShiftAmount[0]_i_7_n_0\,
      I4 => \ADDStage2.postAddMantissa0\(20),
      I5 => \addRenormalizeShiftAmount[0]_i_8_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_5_n_0\
    );
\addRenormalizeShiftAmount[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(8),
      I2 => \addRenormalizeShiftAmount[0]_i_9_n_0\,
      I3 => \ADDStage2.postAddMantissa0\(7),
      I4 => \ADDStage2.postAddMantissa0\(9),
      I5 => \ADDStage2.postAddMantissa0\(11),
      O => \addRenormalizeShiftAmount[0]_i_6_n_0\
    );
\addRenormalizeShiftAmount[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addRenormalizeShiftAmount[4]_i_7_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[12]\,
      I4 => \addRenormalizeShiftAmount[0]_i_10_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_7_n_0\
    );
\addRenormalizeShiftAmount[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(22),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \addRenormalizeShiftAmount[0]_i_11_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_8_n_0\
    );
\addRenormalizeShiftAmount[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(5),
      I1 => \ADDStage2.postAddMantissa0\(3),
      I2 => \ADDStage2.postAddMantissa0\(2),
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \ADDStage2.postAddMantissa0\(4),
      I5 => \ADDStage2.postAddMantissa0\(6),
      O => \addRenormalizeShiftAmount[0]_i_9_n_0\
    );
\addRenormalizeShiftAmount[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBAAAAA"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_2_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(22),
      I2 => \ADDStage2.postAddMantissa0\(20),
      I3 => \ADDStage2.postAddMantissa0\(21),
      I4 => \addRenormalizeShiftAmount[1]_i_3_n_0\,
      I5 => \addRenormalizeShiftAmount[1]_i_4_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_1_n_0\
    );
\addRenormalizeShiftAmount[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(7),
      I1 => \ADDStage2.postAddMantissa0\(6),
      I2 => \ADDStage2.postAddMantissa0\(4),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \ADDStage2.postAddMantissa0\(2),
      I5 => \ADDStage2.postAddMantissa0\(3),
      O => \addRenormalizeShiftAmount[1]_i_10_n_0\
    );
\addRenormalizeShiftAmount[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \addPostAddMantissa1_reg_n_0_[23]\,
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addRenormalizeShiftAmount[1]_i_11_n_0\
    );
\addRenormalizeShiftAmount[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_13_n_0\,
      I1 => \addRenormalizeShiftAmount[1]_i_14_n_0\,
      I2 => \addPostAddMantissa1_reg_n_0_[9]\,
      I3 => \addPostAddMantissa1_reg_n_0_[8]\,
      I4 => \addPostAddMantissa1_reg_n_0_[13]\,
      I5 => \addPostAddMantissa1_reg_n_0_[12]\,
      O => \addRenormalizeShiftAmount[1]_i_12_n_0\
    );
\addRenormalizeShiftAmount[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addRenormalizeShiftAmount[1]_i_13_n_0\
    );
\addRenormalizeShiftAmount[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      I1 => \addPostAddMantissa1_reg_n_0_[6]\,
      I2 => \addPostAddMantissa1_reg_n_0_[4]\,
      I3 => \addPostAddMantissa1_reg_n_0_[5]\,
      I4 => \addPostAddMantissa1_reg_n_0_[2]\,
      I5 => \addPostAddMantissa1_reg_n_0_[3]\,
      O => \addRenormalizeShiftAmount[1]_i_14_n_0\
    );
\addRenormalizeShiftAmount[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAA8A8A8A8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_5_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(17),
      I3 => \ADDStage2.postAddMantissa0\(15),
      I4 => \ADDStage2.postAddMantissa0\(14),
      I5 => \addRenormalizeShiftAmount[1]_i_6_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_2_n_0\
    );
\addRenormalizeShiftAmount[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(24),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(23),
      O => \addRenormalizeShiftAmount[1]_i_3_n_0\
    );
\addRenormalizeShiftAmount[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002220"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_7_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[23]\,
      I2 => \addPostAddMantissa1_reg_n_0_[21]\,
      I3 => \addPostAddMantissa1_reg_n_0_[20]\,
      I4 => \addPostAddMantissa1_reg_n_0_[22]\,
      I5 => \addRenormalizeShiftAmount[1]_i_8_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_4_n_0\
    );
\addRenormalizeShiftAmount[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(19),
      I1 => \ADDStage2.postAddMantissa0\(18),
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \^addpostaddmantissa1_reg[25]_0\(0),
      I5 => \ADDStage2.postAddMantissa0\(24),
      O => \addRenormalizeShiftAmount[1]_i_5_n_0\
    );
\addRenormalizeShiftAmount[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_9_n_0\,
      I1 => \addRenormalizeShiftAmount[1]_i_10_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(9),
      I3 => \ADDStage2.postAddMantissa0\(8),
      I4 => \ADDStage2.postAddMantissa0\(13),
      I5 => \ADDStage2.postAddMantissa0\(12),
      O => \addRenormalizeShiftAmount[1]_i_6_n_0\
    );
\addRenormalizeShiftAmount[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addRenormalizeShiftAmount[1]_i_7_n_0\
    );
\addRenormalizeShiftAmount[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAA8A8A8A8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_11_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[17]\,
      I3 => \addPostAddMantissa1_reg_n_0_[15]\,
      I4 => \addPostAddMantissa1_reg_n_0_[14]\,
      I5 => \addRenormalizeShiftAmount[1]_i_12_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_8_n_0\
    );
\addRenormalizeShiftAmount[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(11),
      O => \addRenormalizeShiftAmount[1]_i_9_n_0\
    );
\addRenormalizeShiftAmount[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_2_n_0\,
      I1 => \addRenormalizeShiftAmount[2]_i_3_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(20),
      I4 => \addRenormalizeShiftAmount[2]_i_5_n_0\,
      I5 => \addRenormalizeShiftAmount[2]_i_6_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_1_n_0\
    );
\addRenormalizeShiftAmount[2]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      O => \addRenormalizeShiftAmount[2]_i_10_n_0\
    );
\addRenormalizeShiftAmount[2]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      O => \addRenormalizeShiftAmount[2]_i_11_n_0\
    );
\addRenormalizeShiftAmount[2]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      O => \addRenormalizeShiftAmount[2]_i_12_n_0\
    );
\addRenormalizeShiftAmount[2]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      O => \addRenormalizeShiftAmount[2]_i_13_n_0\
    );
\addRenormalizeShiftAmount[2]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[18]\,
      O => \addRenormalizeShiftAmount[2]_i_14_n_0\
    );
\addRenormalizeShiftAmount[2]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      O => \addRenormalizeShiftAmount[2]_i_15_n_0\
    );
\addRenormalizeShiftAmount[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      I1 => \addPostAddMantissa1_reg_n_0_[20]\,
      I2 => \addPostAddMantissa1_reg_n_0_[21]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[2]_i_16_n_0\
    );
\addRenormalizeShiftAmount[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_11_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[7]\,
      I2 => \addPostAddMantissa1_reg_n_0_[6]\,
      I3 => \addPostAddMantissa1_reg_n_0_[5]\,
      I4 => \addPostAddMantissa1_reg_n_0_[4]\,
      I5 => \addRenormalizeShiftAmount[2]_i_18_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_17_n_0\
    );
\addRenormalizeShiftAmount[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      I1 => \addPostAddMantissa1_reg_n_0_[12]\,
      I2 => \addPostAddMantissa1_reg_n_0_[15]\,
      I3 => \addPostAddMantissa1_reg_n_0_[13]\,
      O => \addRenormalizeShiftAmount[2]_i_18_n_0\
    );
\addRenormalizeShiftAmount[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_10_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(7),
      I2 => \ADDStage2.postAddMantissa0\(6),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \ADDStage2.postAddMantissa0\(4),
      I5 => \addRenormalizeShiftAmount[2]_i_7_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_2_n_0\
    );
\addRenormalizeShiftAmount[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(18),
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(19),
      I3 => \ADDStage2.postAddMantissa0\(17),
      O => \addRenormalizeShiftAmount[2]_i_3_n_0\
    );
\addRenormalizeShiftAmount[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(23),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \ADDStage2.postAddMantissa0\(21),
      O => \addRenormalizeShiftAmount[2]_i_5_n_0\
    );
\addRenormalizeShiftAmount[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_16_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[16]\,
      I3 => \addPostAddMantissa1_reg_n_0_[19]\,
      I4 => \addPostAddMantissa1_reg_n_0_[17]\,
      I5 => \addRenormalizeShiftAmount[2]_i_17_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_6_n_0\
    );
\addRenormalizeShiftAmount[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(14),
      I1 => \ADDStage2.postAddMantissa0\(12),
      I2 => \ADDStage2.postAddMantissa0\(15),
      I3 => \ADDStage2.postAddMantissa0\(13),
      O => \addRenormalizeShiftAmount[2]_i_7_n_0\
    );
\addRenormalizeShiftAmount[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      O => \addRenormalizeShiftAmount[2]_i_8_n_0\
    );
\addRenormalizeShiftAmount[2]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[2]_i_9_n_0\
    );
\addRenormalizeShiftAmount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_4_n_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_5_n_0\,
      I2 => \addRenormalizeShiftAmount[4]_i_6_n_0\,
      I3 => \addRenormalizeShiftAmount[4]_i_7_n_0\,
      I4 => \addRenormalizeShiftAmount[4]_i_8_n_0\,
      I5 => \addRenormalizeShiftAmount[4]_i_9_n_0\,
      O => \addRenormalizeShiftAmount[3]_i_1_n_0\
    );
\addRenormalizeShiftAmount[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addEarlyOutBypassEnable2_reg_0,
      I1 => \addRenormalizeShiftAmount[4]_i_3_n_0\,
      I2 => \^addearlyoutbypassenable1_reg_0\,
      I3 => \^addsamenumberdifferentsigns1_reg_0\,
      O => addPostAddMantissa(0)
    );
\addRenormalizeShiftAmount[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(11),
      I1 => \ADDStage2.postAddMantissa0\(10),
      I2 => \ADDStage2.postAddMantissa0\(9),
      I3 => \ADDStage2.postAddMantissa0\(8),
      O => \addRenormalizeShiftAmount[4]_i_10_n_0\
    );
\addRenormalizeShiftAmount[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      I1 => \addPostAddMantissa1_reg_n_0_[10]\,
      I2 => \addPostAddMantissa1_reg_n_0_[9]\,
      I3 => \addPostAddMantissa1_reg_n_0_[8]\,
      O => \addRenormalizeShiftAmount[4]_i_11_n_0\
    );
\addRenormalizeShiftAmount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_4_n_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_5_n_0\,
      I2 => \addRenormalizeShiftAmount[4]_i_6_n_0\,
      I3 => \addRenormalizeShiftAmount[4]_i_7_n_0\,
      I4 => \addRenormalizeShiftAmount[4]_i_8_n_0\,
      I5 => \addRenormalizeShiftAmount[4]_i_9_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_2_n_0\
    );
\addRenormalizeShiftAmount[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF47FFFF"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(24),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[23]\,
      I4 => \addMaxVal1_reg_n_0_[30]\,
      I5 => \addFinalExp[7]_i_2_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_3_n_0\
    );
\addRenormalizeShiftAmount[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(21),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \ADDStage2.postAddMantissa0\(19),
      I5 => \ADDStage2.postAddMantissa0\(17),
      O => \addRenormalizeShiftAmount[4]_i_4_n_0\
    );
\addRenormalizeShiftAmount[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(20),
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(18),
      O => \addRenormalizeShiftAmount[4]_i_5_n_0\
    );
\addRenormalizeShiftAmount[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(15),
      I2 => \ADDStage2.postAddMantissa0\(12),
      I3 => \ADDStage2.postAddMantissa0\(14),
      I4 => \addRenormalizeShiftAmount[4]_i_10_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_6_n_0\
    );
\addRenormalizeShiftAmount[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \addPostAddMantissa1_reg_n_0_[23]\,
      I4 => \addPostAddMantissa1_reg_n_0_[19]\,
      I5 => \addPostAddMantissa1_reg_n_0_[17]\,
      O => \addRenormalizeShiftAmount[4]_i_7_n_0\
    );
\addRenormalizeShiftAmount[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \addPostAddMantissa1_reg_n_0_[18]\,
      O => \addRenormalizeShiftAmount[4]_i_8_n_0\
    );
\addRenormalizeShiftAmount[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addPostAddMantissa1_reg_n_0_[12]\,
      I3 => \addPostAddMantissa1_reg_n_0_[14]\,
      I4 => \addRenormalizeShiftAmount[4]_i_11_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_9_n_0\
    );
\addRenormalizeShiftAmount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[0]_i_1_n_0\,
      Q => R(0),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[1]_i_1_n_0\,
      Q => R(1),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[2]_i_1_n_0\,
      Q => R(2),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[2]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_addRenormalizeShiftAmount_reg[2]_i_4_CO_UNCONNECTED\(7),
      CO(6) => \addRenormalizeShiftAmount_reg[2]_i_4_n_1\,
      CO(5) => \addRenormalizeShiftAmount_reg[2]_i_4_n_2\,
      CO(4) => \addRenormalizeShiftAmount_reg[2]_i_4_n_3\,
      CO(3) => \addRenormalizeShiftAmount_reg[2]_i_4_n_4\,
      CO(2) => \addRenormalizeShiftAmount_reg[2]_i_4_n_5\,
      CO(1) => \addRenormalizeShiftAmount_reg[2]_i_4_n_6\,
      CO(0) => \addRenormalizeShiftAmount_reg[2]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(24 downto 17),
      S(7) => \addRenormalizeShiftAmount[2]_i_8_n_0\,
      S(6) => \addRenormalizeShiftAmount[2]_i_9_n_0\,
      S(5) => \addRenormalizeShiftAmount[2]_i_10_n_0\,
      S(4) => \addRenormalizeShiftAmount[2]_i_11_n_0\,
      S(3) => \addRenormalizeShiftAmount[2]_i_12_n_0\,
      S(2) => \addRenormalizeShiftAmount[2]_i_13_n_0\,
      S(1) => \addRenormalizeShiftAmount[2]_i_14_n_0\,
      S(0) => \addRenormalizeShiftAmount[2]_i_15_n_0\
    );
\addRenormalizeShiftAmount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[3]_i_1_n_0\,
      Q => R(3),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[4]_i_2_n_0\,
      Q => R(4),
      R => '0'
    );
\addSameNumberDifferentSigns0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[11]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_20__0_n_0\,
      I3 => \^oadd_reg[31]_0\(11),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_10__0_n_0\
    );
\addSameNumberDifferentSigns0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[8]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_21__0_n_0\,
      I3 => \^oadd_reg[31]_0\(8),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_11__0_n_0\
    );
\addSameNumberDifferentSigns0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[5]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_22__0_n_0\,
      I3 => \^oadd_reg[31]_0\(5),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_12__0_n_0\
    );
\addSameNumberDifferentSigns0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[2]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_23__0_n_0\,
      I3 => \^oadd_reg[31]_0\(2),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_13__0_n_0\
    );
\addSameNumberDifferentSigns0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(27),
      I1 => \addEarlyOutBypass0_reg[27]_0\,
      I2 => \^oadd_reg[31]_0\(28),
      I3 => \addEarlyOutBypass0_reg[28]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_14__0_n_0\
    );
\addSameNumberDifferentSigns0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(24),
      I1 => \addEarlyOutBypass0_reg[24]_0\,
      I2 => \^oadd_reg[31]_0\(25),
      I3 => \addEarlyOutBypass0_reg[25]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_15__0_n_0\
    );
\addSameNumberDifferentSigns0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(21),
      I1 => \addEarlyOutBypass0_reg[21]_0\,
      I2 => \^oadd_reg[31]_0\(22),
      I3 => \addEarlyOutBypass0_reg[22]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_16__0_n_0\
    );
\addSameNumberDifferentSigns0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(18),
      I1 => \addEarlyOutBypass0_reg[18]_0\,
      I2 => \^oadd_reg[31]_0\(19),
      I3 => \addEarlyOutBypass0_reg[19]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_17__0_n_0\
    );
\addSameNumberDifferentSigns0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(15),
      I1 => \addEarlyOutBypass0_reg[15]_0\,
      I2 => \^oadd_reg[31]_0\(16),
      I3 => \addEarlyOutBypass0_reg[16]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_18__0_n_0\
    );
\addSameNumberDifferentSigns0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(12),
      I1 => \addEarlyOutBypass0_reg[12]_0\,
      I2 => \^oadd_reg[31]_0\(13),
      I3 => \addEarlyOutBypass0_reg[13]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_19__0_n_0\
    );
\addSameNumberDifferentSigns0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(9),
      I1 => \addEarlyOutBypass0_reg[9]_0\,
      I2 => \^oadd_reg[31]_0\(10),
      I3 => \addEarlyOutBypass0_reg[10]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_20__0_n_0\
    );
\addSameNumberDifferentSigns0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(6),
      I1 => \addEarlyOutBypass0_reg[6]_0\,
      I2 => \^oadd_reg[31]_0\(7),
      I3 => \addEarlyOutBypass0_reg[7]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_21__0_n_0\
    );
\addSameNumberDifferentSigns0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(3),
      I1 => \addEarlyOutBypass0_reg[3]_0\,
      I2 => \^oadd_reg[31]_0\(4),
      I3 => \addEarlyOutBypass0_reg[4]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_22__0_n_0\
    );
\addSameNumberDifferentSigns0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^oadd_reg[31]_0\(0),
      I1 => \addEarlyOutBypass0_reg[0]_0\,
      I2 => \^oadd_reg[31]_0\(1),
      I3 => \addEarlyOutBypass0_reg[1]_0\,
      I4 => comBIsDenormal,
      I5 => \Adder1/comAIsDenormal\,
      O => \addSameNumberDifferentSigns0_i_23__0_n_0\
    );
\addSameNumberDifferentSigns0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2DD"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[30]_0\,
      I1 => comBIsDenormal,
      I2 => \Adder1/comAIsDenormal\,
      I3 => \^oadd_reg[31]_0\(30),
      O => \addSameNumberDifferentSigns0_i_3__0_n_0\
    );
\addSameNumberDifferentSigns0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[29]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_14__0_n_0\,
      I3 => \^oadd_reg[31]_0\(29),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_4__0_n_0\
    );
\addSameNumberDifferentSigns0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[26]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_15__0_n_0\,
      I3 => \^oadd_reg[31]_0\(26),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_5__0_n_0\
    );
\addSameNumberDifferentSigns0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[23]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_16__0_n_0\,
      I3 => \^oadd_reg[31]_0\(23),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_6__0_n_0\
    );
\addSameNumberDifferentSigns0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[20]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_17__0_n_0\,
      I3 => \^oadd_reg[31]_0\(20),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_7__0_n_0\
    );
\addSameNumberDifferentSigns0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[17]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_18__0_n_0\,
      I3 => \^oadd_reg[31]_0\(17),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_8__0_n_0\
    );
\addSameNumberDifferentSigns0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[14]_0\,
      I1 => \Adder1/comAIsDenormal\,
      I2 => \addSameNumberDifferentSigns0_i_19__0_n_0\,
      I3 => \^oadd_reg[31]_0\(14),
      I4 => comBIsDenormal,
      O => \addSameNumberDifferentSigns0_i_9__0_n_0\
    );
addSameNumberDifferentSigns0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addSameNumberDifferentSigns00,
      Q => \^addsamenumberdifferentsigns0\,
      R => '0'
    );
\addSameNumberDifferentSigns0_reg_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addSameNumberDifferentSigns0_reg_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_addSameNumberDifferentSigns0_reg_i_1__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \^co\(0),
      CO(1) => \addSameNumberDifferentSigns0_reg_i_1__0_n_6\,
      CO(0) => \addSameNumberDifferentSigns0_reg_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_addSameNumberDifferentSigns0_reg_i_1__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \addSameNumberDifferentSigns0_i_3__0_n_0\,
      S(1) => \addSameNumberDifferentSigns0_i_4__0_n_0\,
      S(0) => \addSameNumberDifferentSigns0_i_5__0_n_0\
    );
\addSameNumberDifferentSigns0_reg_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \addSameNumberDifferentSigns0_reg_i_2__0_n_0\,
      CO(6) => \addSameNumberDifferentSigns0_reg_i_2__0_n_1\,
      CO(5) => \addSameNumberDifferentSigns0_reg_i_2__0_n_2\,
      CO(4) => \addSameNumberDifferentSigns0_reg_i_2__0_n_3\,
      CO(3) => \addSameNumberDifferentSigns0_reg_i_2__0_n_4\,
      CO(2) => \addSameNumberDifferentSigns0_reg_i_2__0_n_5\,
      CO(1) => \addSameNumberDifferentSigns0_reg_i_2__0_n_6\,
      CO(0) => \addSameNumberDifferentSigns0_reg_i_2__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_addSameNumberDifferentSigns0_reg_i_2__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \addSameNumberDifferentSigns0_i_6__0_n_0\,
      S(6) => \addSameNumberDifferentSigns0_i_7__0_n_0\,
      S(5) => \addSameNumberDifferentSigns0_i_8__0_n_0\,
      S(4) => \addSameNumberDifferentSigns0_i_9__0_n_0\,
      S(3) => \addSameNumberDifferentSigns0_i_10__0_n_0\,
      S(2) => \addSameNumberDifferentSigns0_i_11__0_n_0\,
      S(1) => \addSameNumberDifferentSigns0_i_12__0_n_0\,
      S(0) => \addSameNumberDifferentSigns0_i_13__0_n_0\
    );
addSameNumberDifferentSigns1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addSameNumberDifferentSigns1_reg_1,
      Q => \^addsamenumberdifferentsigns1_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD_1 is
  port (
    addPipelineValidStage0 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    addSameNumberDifferentSigns0 : out STD_LOGIC;
    addPipelineValidStage1 : out STD_LOGIC;
    \addEarlyOutBypassEnable0__0\ : out STD_LOGIC;
    addSameNumberDifferentSigns1_reg_0 : out STD_LOGIC;
    addFinalSignIsNeg_reg_0 : out STD_LOGIC;
    addEarlyOutBypassEnable1_reg_0 : out STD_LOGIC;
    \pipelinedAttr0_reg[8][26]__0\ : out STD_LOGIC;
    \addDenormFlushedValB_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    comBIsDenormal : out STD_LOGIC;
    \pipelinedAttr0_reg[8][23]__0\ : out STD_LOGIC;
    \pipelinedAttr0_reg[8][25]__0\ : out STD_LOGIC;
    \pipelinedAttr0_reg[8][30]__0\ : out STD_LOGIC;
    GetFloatIsINF013_in : out STD_LOGIC;
    \addPostAddMantissa1_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OADD_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addExponentDeltaAMinusBShiftTooFar_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \addDenormFlushedValA_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addDenormFlushedValA_reg[30]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    addALessThanB_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    addExponentDeltaAMinusBShiftTooFar_reg_1 : in STD_LOGIC;
    addExponentDeltaBMinusAShiftTooFar_reg_0 : in STD_LOGIC;
    addExponentDeltaAMinusB0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addEarlyOutBypassEnable0_reg_0 : in STD_LOGIC;
    addSameNumberDifferentSigns1_reg_1 : in STD_LOGIC;
    addFinalSignIsNeg_reg_1 : in STD_LOGIC;
    addEarlyOutBypassEnable1_reg_1 : in STD_LOGIC;
    \addDenormFlushedValB_reg[26]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[25]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[24]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[23]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[27]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[30]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[0]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[1]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[2]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[3]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[4]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[5]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[6]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[7]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[8]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[9]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[10]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[11]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[12]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[13]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[14]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[15]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[16]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[17]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[18]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[19]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[20]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[21]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[22]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[28]_0\ : in STD_LOGIC;
    \addDenormFlushedValB_reg[29]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addExponentDeltaBMinusA_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD_1 : entity is "StandaloneFloatALU_ADD";
end MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD_1;

architecture STRUCTURE of MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD_1 is
  signal \ADDStage1.mantissaMin0\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \ADDStage2.postAddMantissa0\ : STD_LOGIC_VECTOR ( 24 downto 1 );
  signal \OADD[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_10__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_11__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \OADD[22]_i_9__0_n_0\ : STD_LOGIC;
  signal \OADD[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \OADD[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \OADD[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \OADD[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD[9]_i_2__0_n_0\ : STD_LOGIC;
  signal OADD_Temp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OADD_Temp[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \OADD_Temp[31]_i_1__0_n_0\ : STD_LOGIC;
  signal R : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal addALessThanB : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[0]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[10]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[11]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[12]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[13]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[14]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[15]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[16]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[17]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[18]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[19]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[1]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[20]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[21]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[22]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[23]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[24]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[25]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[26]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[27]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[28]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[29]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[2]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[30]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[3]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[4]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[5]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[6]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[7]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[8]\ : STD_LOGIC;
  signal \addDenormFlushedValA_reg_n_0_[9]\ : STD_LOGIC;
  signal \addDenormFlushedValB[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \^adddenormflushedvalb_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addDenormFlushedValB_reg_n_0_[0]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[10]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[11]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[12]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[13]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[14]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[15]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[16]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[17]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[18]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[19]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[1]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[20]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[21]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[22]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[23]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[24]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[25]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[26]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[27]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[28]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[29]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[2]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[30]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[3]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[4]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[5]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[6]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[7]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[8]\ : STD_LOGIC;
  signal \addDenormFlushedValB_reg_n_0_[9]\ : STD_LOGIC;
  signal addEarlyOutBypass0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addEarlyOutBypass0[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_25__0_n_0\ : STD_LOGIC;
  signal addEarlyOutBypass1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \addEarlyOutBypass1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable0__0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable1_reg_0\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable2_i_1__0_n_0\ : STD_LOGIC;
  signal addEarlyOutBypassEnable2_reg_n_0 : STD_LOGIC;
  signal addExponentDeltaAMinusB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addExponentDeltaAMinusBShiftTooFar : STD_LOGIC;
  signal \^addexponentdeltaaminusbshifttoofar_reg_0\ : STD_LOGIC;
  signal addExponentDeltaBMinusA : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal addExponentDeltaBMinusAShiftTooFar : STD_LOGIC;
  signal addFinalExp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \addFinalExp[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addFinalExp[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \^addfinalsignisneg_reg_0\ : STD_LOGIC;
  signal addMaxVal1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addMaxVal1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[23]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[24]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[25]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[26]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[27]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[28]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[29]\ : STD_LOGIC;
  signal \addMaxVal1_reg_n_0_[30]\ : STD_LOGIC;
  signal \^addpipelinevalidstage0\ : STD_LOGIC;
  signal \^addpipelinevalidstage1\ : STD_LOGIC;
  signal addPipelineValidStage2 : STD_LOGIC;
  signal addPostAddMantissa : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addPostAddMantissa1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addPostAddMantissa1[15]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_15__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_16__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_19__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_20__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_21__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_22__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_23__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_24__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_25__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_26__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_27__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_28__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_29__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_30__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_31__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_32__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_33__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_34__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_35__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_36__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_37__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_38__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_39__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_40__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_41__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_42__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_43__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_44__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_45__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_46__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_12__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_13__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_14__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_15__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_16__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_17__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_18__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_19__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_20__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_21__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_22__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_23__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_24__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_25__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_26__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_27__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_28__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_29__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_30__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_31__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_32__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_34__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_35__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_36__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_37__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_38__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_39__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_40__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_41__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_42__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_43__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_45__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_46__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_47__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_48__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_49__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_50__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_51__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_52__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_53__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_54__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_55__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_56__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_57__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_58__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_60__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_61__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_62__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_63__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_64__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_65__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_66__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_67__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_68__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_69__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_70__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_71__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_72__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_73__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_74__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_75__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_76__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[25]_i_4_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_17__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_19__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_20__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_21__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_22__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_23__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_24__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_25__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_26__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_27__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_28__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_29__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_30__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_31__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_32__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_33__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_34__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_35__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_36__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_37__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_38__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_39__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_40__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_41__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_42__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_43__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_44__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_45__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_46__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_47__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_48__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_49__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_50__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_51__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_52__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_53__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_54__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_55__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_56__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_57__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_58__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[15]_i_1__0_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_1__0_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_33__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_44__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[23]_i_59__0_n_7\ : STD_LOGIC;
  signal \^addpostaddmantissa1_reg[25]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addPostAddMantissa1_reg[25]_i_2__0_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[25]_i_2__0_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[25]_i_2__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_10\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_11\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_12\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_13\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_14\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_15\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg[7]_i_1__0_n_9\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[0]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[10]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[11]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[12]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[13]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[14]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[15]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[16]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[17]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[18]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[19]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[1]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[20]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[21]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[22]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[23]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[24]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[2]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[3]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[4]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[5]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[6]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[7]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[8]\ : STD_LOGIC;
  signal \addPostAddMantissa1_reg_n_0_[9]\ : STD_LOGIC;
  signal \addPostAddMantissa[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_10__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_11__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_12__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[16]_i_2__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \addPostAddMantissa_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[0]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[10]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[11]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[12]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[13]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[14]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[15]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[16]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[17]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[18]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[19]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[1]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[20]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[21]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[22]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[2]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[3]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[4]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[5]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[6]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[7]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[8]\ : STD_LOGIC;
  signal \addPostAddMantissa_reg_n_0_[9]\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_11__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_12__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_13__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_14__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[1]_i_9__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_14__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_15__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_16__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_17__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_18__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_1\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_2\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_3\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_4\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_5\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_6\ : STD_LOGIC;
  signal \addRenormalizeShiftAmount_reg[2]_i_4__0_n_7\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns0\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns1_reg_0\ : STD_LOGIC;
  signal \^combisdenormal\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \NLW_addPostAddMantissa1_reg[23]_i_33__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addPostAddMantissa1_reg[23]_i_33__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_addPostAddMantissa1_reg[25]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_addPostAddMantissa1_reg[25]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_addRenormalizeShiftAmount_reg[2]_i_4__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OADD[0]_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \OADD[11]_i_2__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \OADD[12]_i_2__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \OADD[13]_i_2__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \OADD[14]_i_2__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \OADD[15]_i_2__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \OADD[15]_i_4__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \OADD[16]_i_2__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \OADD[16]_i_4__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \OADD[17]_i_2__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \OADD[17]_i_4__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \OADD[18]_i_2__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \OADD[19]_i_2__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \OADD[1]_i_2__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \OADD[20]_i_2__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \OADD[21]_i_2__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \OADD[22]_i_11__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \OADD[22]_i_4__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \OADD[22]_i_5__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \OADD[22]_i_6__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \OADD[22]_i_8__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \OADD[22]_i_9__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \OADD[25]_i_2__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \OADD[26]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \OADD[27]_i_2__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \OADD[28]_i_2__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \OADD[2]_i_2__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \OADD[2]_i_3__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \OADD[31]_i_8__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \OADD[31]_i_9__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \OADD_Temp[23]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \OADD_Temp[24]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \OADD_Temp[25]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \OADD_Temp[26]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \OADD_Temp[27]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \OADD_Temp[28]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \OADD_Temp[29]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \OADD_Temp[30]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[0]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[10]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[11]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[12]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[13]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[14]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[15]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[16]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[17]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[18]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[19]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[1]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[20]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[21]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[22]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[23]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[24]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[25]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[26]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[27]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[28]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[2]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[30]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[30]_i_3__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[3]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[4]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[5]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[6]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[7]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[8]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[9]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_12__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_20__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_24__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_25__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[0]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[15]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[18]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[19]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[20]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[21]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[22]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[3]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[4]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[5]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[6]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \addEarlyOutBypass1[7]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[4]_i_2__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[5]_i_2__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[7]_i_3__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \addFinalExp[0]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \addFinalExp[1]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \addFinalExp[3]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \addFinalExp[4]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \addFinalExp[5]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \addMaxVal1[23]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \addMaxVal1[24]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \addMaxVal1[25]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \addMaxVal1[26]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \addMaxVal1[27]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \addMaxVal1[28]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \addMaxVal1[29]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \addMaxVal1[30]_i_2__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[15]_i_46__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_20__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_21__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_29__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_30__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[23]_i_31__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_24__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_46__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_48__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_49__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_50__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_51__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_52__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_53__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_54__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_55__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_56__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_57__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \addPostAddMantissa1[7]_i_58__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \addPostAddMantissa[10]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \addPostAddMantissa[10]_i_2__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \addPostAddMantissa[11]_i_2__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \addPostAddMantissa[12]_i_2__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \addPostAddMantissa[13]_i_2__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \addPostAddMantissa[14]_i_2__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \addPostAddMantissa[15]_i_2__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \addPostAddMantissa[16]_i_3__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \addPostAddMantissa[17]_i_2__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \addPostAddMantissa[18]_i_2__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \addPostAddMantissa[19]_i_2__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \addPostAddMantissa[1]_i_2__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addPostAddMantissa[20]_i_2__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \addPostAddMantissa[22]_i_2__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \addPostAddMantissa[2]_i_2__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \addPostAddMantissa[3]_i_2__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \addPostAddMantissa[4]_i_2__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \addPostAddMantissa[5]_i_2__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \addPostAddMantissa[6]_i_2__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \addPostAddMantissa[7]_i_2__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \addPostAddMantissa[8]_i_3__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \addPostAddMantissa[9]_i_2__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[0]_i_13__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[0]_i_8__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_13__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_3__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_7__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[1]_i_9__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[2]_i_18__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[2]_i_7__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_11__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_6__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \addRenormalizeShiftAmount[4]_i_9__0\ : label is "soft_lutpair101";
begin
  \addDenormFlushedValB_reg[31]_0\(0) <= \^adddenormflushedvalb_reg[31]_0\(0);
  \addEarlyOutBypassEnable0__0\ <= \^addearlyoutbypassenable0__0\;
  addEarlyOutBypassEnable1_reg_0 <= \^addearlyoutbypassenable1_reg_0\;
  addExponentDeltaAMinusBShiftTooFar_reg_0 <= \^addexponentdeltaaminusbshifttoofar_reg_0\;
  addFinalSignIsNeg_reg_0 <= \^addfinalsignisneg_reg_0\;
  addPipelineValidStage0 <= \^addpipelinevalidstage0\;
  addPipelineValidStage1 <= \^addpipelinevalidstage1\;
  \addPostAddMantissa1_reg[25]_0\(0) <= \^addpostaddmantissa1_reg[25]_0\(0);
  addSameNumberDifferentSigns0 <= \^addsamenumberdifferentsigns0\;
  addSameNumberDifferentSigns1_reg_0 <= \^addsamenumberdifferentsigns1_reg_0\;
  comBIsDenormal <= \^combisdenormal\;
  p_1_in <= \^p_1_in\;
\OADD[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAAC000"
    )
        port map (
      I0 => OADD_Temp(0),
      I1 => \OADD[2]_i_3__0_n_0\,
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => \OADD[0]_i_2__0_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => R(0),
      O => \OADD[0]_i_1__0_n_0\
    );
\OADD[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(4),
      I1 => R(3),
      O => \OADD[0]_i_2__0_n_0\
    );
\OADD[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[11]_i_2__0_n_0\,
      I2 => \OADD[10]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(10),
      O => \OADD[10]_i_1__0_n_0\
    );
\OADD[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2__0_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[7]\,
      I4 => R(1),
      I5 => \OADD[12]_i_3__0_n_0\,
      O => \OADD[10]_i_2__0_n_0\
    );
\OADD[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[12]_i_2__0_n_0\,
      I2 => \OADD[11]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(11),
      O => \OADD[11]_i_1__0_n_0\
    );
\OADD[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[11]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[13]_i_3__0_n_0\,
      O => \OADD[11]_i_2__0_n_0\
    );
\OADD[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => \addPostAddMantissa_reg_n_0_[8]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[11]_i_3__0_n_0\
    );
\OADD[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[13]_i_2__0_n_0\,
      I2 => \OADD[12]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(12),
      O => \OADD[12]_i_1__0_n_0\
    );
\OADD[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[12]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[14]_i_3__0_n_0\,
      O => \OADD[12]_i_2__0_n_0\
    );
\OADD[12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => \addPostAddMantissa_reg_n_0_[9]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[12]_i_3__0_n_0\
    );
\OADD[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[14]_i_2__0_n_0\,
      I2 => \OADD[13]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(13),
      O => \OADD[13]_i_1__0_n_0\
    );
\OADD[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[13]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[15]_i_3__0_n_0\,
      O => \OADD[13]_i_2__0_n_0\
    );
\OADD[13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[2]\,
      I3 => \addPostAddMantissa_reg_n_0_[10]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[13]_i_3__0_n_0\
    );
\OADD[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[15]_i_2__0_n_0\,
      I2 => \OADD[14]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(14),
      O => \OADD[14]_i_1__0_n_0\
    );
\OADD[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[14]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[16]_i_3__0_n_0\,
      O => \OADD[14]_i_2__0_n_0\
    );
\OADD[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000030300000BB88"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => R(2),
      I2 => \addPostAddMantissa_reg_n_0_[3]\,
      I3 => \addPostAddMantissa_reg_n_0_[11]\,
      I4 => R(4),
      I5 => R(3),
      O => \OADD[14]_i_3__0_n_0\
    );
\OADD[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[16]_i_2__0_n_0\,
      I2 => \OADD[15]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(15),
      O => \OADD[15]_i_1__0_n_0\
    );
\OADD[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[15]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[17]_i_3__0_n_0\,
      O => \OADD[15]_i_2__0_n_0\
    );
\OADD[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => \addPostAddMantissa_reg_n_0_[8]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[15]_i_4__0_n_0\,
      O => \OADD[15]_i_3__0_n_0\
    );
\OADD[15]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[15]_i_4__0_n_0\
    );
\OADD[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[17]_i_2__0_n_0\,
      I2 => \OADD[16]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(16),
      O => \OADD[16]_i_1__0_n_0\
    );
\OADD[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[16]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[18]_i_3__0_n_0\,
      O => \OADD[16]_i_2__0_n_0\
    );
\OADD[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => \addPostAddMantissa_reg_n_0_[9]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[16]_i_4__0_n_0\,
      O => \OADD[16]_i_3__0_n_0\
    );
\OADD[16]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[16]_i_4__0_n_0\
    );
\OADD[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[18]_i_2__0_n_0\,
      I2 => \OADD[17]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(17),
      O => \OADD[17]_i_1__0_n_0\
    );
\OADD[17]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[17]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[19]_i_3__0_n_0\,
      O => \OADD[17]_i_2__0_n_0\
    );
\OADD[17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => \addPostAddMantissa_reg_n_0_[10]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[17]_i_4__0_n_0\,
      O => \OADD[17]_i_3__0_n_0\
    );
\OADD[17]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[17]_i_4__0_n_0\
    );
\OADD[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[19]_i_2__0_n_0\,
      I2 => \OADD[18]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(18),
      O => \OADD[18]_i_1__0_n_0\
    );
\OADD[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[18]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[20]_i_3__0_n_0\,
      O => \OADD[18]_i_2__0_n_0\
    );
\OADD[18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => \addPostAddMantissa_reg_n_0_[11]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[18]_i_4__0_n_0\,
      O => \OADD[18]_i_3__0_n_0\
    );
\OADD[18]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A0C"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => \addPostAddMantissa_reg_n_0_[15]\,
      I2 => R(4),
      I3 => R(3),
      O => \OADD[18]_i_4__0_n_0\
    );
\OADD[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[20]_i_2__0_n_0\,
      I2 => \OADD[19]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(19),
      O => \OADD[19]_i_1__0_n_0\
    );
\OADD[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[19]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[21]_i_3__0_n_0\,
      O => \OADD[19]_i_2__0_n_0\
    );
\OADD[19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[4]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_4__0_n_0\,
      O => \OADD[19]_i_3__0_n_0\
    );
\OADD[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0400000E040"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[2]_i_2__0_n_0\,
      I2 => \OADD[2]_i_3__0_n_0\,
      I3 => \OADD[1]_i_2__0_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(1),
      O => \OADD[1]_i_1__0_n_0\
    );
\OADD[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => R(3),
      I1 => R(4),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      O => \OADD[1]_i_2__0_n_0\
    );
\OADD[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[21]_i_2__0_n_0\,
      I2 => \OADD[20]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(20),
      O => \OADD[20]_i_1__0_n_0\
    );
\OADD[20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OADD[20]_i_3__0_n_0\,
      I1 => R(1),
      I2 => \OADD[22]_i_10__0_n_0\,
      O => \OADD[20]_i_2__0_n_0\
    );
\OADD[20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[5]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_9__0_n_0\,
      O => \OADD[20]_i_3__0_n_0\
    );
\OADD[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[22]_i_3__0_n_0\,
      I2 => \OADD[21]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(21),
      O => \OADD[21]_i_1__0_n_0\
    );
\OADD[21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \OADD[22]_i_4__0_n_0\,
      I1 => R(2),
      I2 => \OADD[22]_i_5__0_n_0\,
      I3 => \OADD[21]_i_3__0_n_0\,
      I4 => R(1),
      O => \OADD[21]_i_2__0_n_0\
    );
\OADD[21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[6]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_7__0_n_0\,
      O => \OADD[21]_i_3__0_n_0\
    );
\OADD[22]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0CFFFF0A0C0000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[7]\,
      I1 => \addPostAddMantissa_reg_n_0_[15]\,
      I2 => R(4),
      I3 => R(3),
      I4 => R(2),
      I5 => \OADD[22]_i_11__0_n_0\,
      O => \OADD[22]_i_10__0_n_0\
    );
\OADD[22]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[19]\,
      I1 => \addPostAddMantissa_reg_n_0_[11]\,
      I2 => \addPostAddMantissa_reg_n_0_[3]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_11__0_n_0\
    );
\OADD[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[22]_i_2__0_n_0\,
      I2 => \OADD[22]_i_3__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(22),
      O => \OADD[22]_i_1__0_n_0\
    );
\OADD[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FFCC3300"
    )
        port map (
      I0 => \OADD[22]_i_4__0_n_0\,
      I1 => R(2),
      I2 => \OADD[22]_i_5__0_n_0\,
      I3 => \OADD[22]_i_6__0_n_0\,
      I4 => \OADD[22]_i_7__0_n_0\,
      I5 => R(1),
      O => \OADD[22]_i_2__0_n_0\
    );
\OADD[22]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(2),
      I1 => \OADD[22]_i_8__0_n_0\,
      I2 => \OADD[22]_i_9__0_n_0\,
      I3 => R(1),
      I4 => \OADD[22]_i_10__0_n_0\,
      O => \OADD[22]_i_3__0_n_0\
    );
\OADD[22]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[16]\,
      I1 => \addPostAddMantissa_reg_n_0_[8]\,
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_4__0_n_0\
    );
\OADD[22]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[20]\,
      I1 => \addPostAddMantissa_reg_n_0_[12]\,
      I2 => \addPostAddMantissa_reg_n_0_[4]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_5__0_n_0\
    );
\OADD[22]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[22]\,
      I1 => \addPostAddMantissa_reg_n_0_[14]\,
      I2 => \addPostAddMantissa_reg_n_0_[6]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_6__0_n_0\
    );
\OADD[22]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[18]\,
      I1 => \addPostAddMantissa_reg_n_0_[10]\,
      I2 => \addPostAddMantissa_reg_n_0_[2]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_7__0_n_0\
    );
\OADD[22]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[21]\,
      I1 => \addPostAddMantissa_reg_n_0_[13]\,
      I2 => \addPostAddMantissa_reg_n_0_[5]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_8__0_n_0\
    );
\OADD[22]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[17]\,
      I1 => \addPostAddMantissa_reg_n_0_[9]\,
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => R(4),
      I4 => R(3),
      O => \OADD[22]_i_9__0_n_0\
    );
\OADD[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => R(0),
      I1 => addFinalExp(0),
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(23),
      O => \OADD[23]_i_1__0_n_0\
    );
\OADD[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF969900009699"
    )
        port map (
      I0 => addFinalExp(1),
      I1 => R(1),
      I2 => R(0),
      I3 => addFinalExp(0),
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(24),
      O => \OADD[24]_i_1__0_n_0\
    );
\OADD[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(2),
      I1 => R(2),
      I2 => \OADD[25]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(25),
      O => \OADD[25]_i_1__0_n_0\
    );
\OADD[25]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      O => \OADD[25]_i_2__0_n_0\
    );
\OADD[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(3),
      I1 => R(3),
      I2 => \OADD[26]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(26),
      O => \OADD[26]_i_1__0_n_0\
    );
\OADD[26]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02FFFF00002F02"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      I4 => R(2),
      I5 => addFinalExp(2),
      O => \OADD[26]_i_2__0_n_0\
    );
\OADD[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF690069"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => \OADD[27]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(27),
      O => \OADD[27]_i_1__0_n_0\
    );
\OADD[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \OADD[26]_i_2__0_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      O => \OADD[27]_i_2__0_n_0\
    );
\OADD[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => addFinalExp(5),
      I1 => \OADD[28]_i_2__0_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(28),
      O => \OADD[28]_i_1__0_n_0\
    );
\OADD[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2FF00B2"
    )
        port map (
      I0 => \OADD[26]_i_2__0_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      I3 => R(4),
      I4 => addFinalExp(4),
      O => \OADD[28]_i_2__0_n_0\
    );
\OADD[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => addFinalExp(6),
      I1 => \OADD[30]_i_2__0_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => OADD_Temp(29),
      O => \OADD[29]_i_1__0_n_0\
    );
\OADD[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE4440000E444"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[3]_i_2__0_n_0\,
      I2 => \OADD[2]_i_2__0_n_0\,
      I3 => \OADD[2]_i_3__0_n_0\,
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      I5 => OADD_Temp(2),
      O => \OADD[2]_i_1__0_n_0\
    );
\OADD[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => R(3),
      I1 => R(4),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      O => \OADD[2]_i_2__0_n_0\
    );
\OADD[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => R(2),
      I1 => R(1),
      O => \OADD[2]_i_3__0_n_0\
    );
\OADD[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF560056"
    )
        port map (
      I0 => addFinalExp(7),
      I1 => addFinalExp(6),
      I2 => \OADD[30]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(30),
      O => \OADD[30]_i_1__0_n_0\
    );
\OADD[30]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB2BB22B2"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => addFinalExp(3),
      I3 => R(3),
      I4 => \OADD[26]_i_2__0_n_0\,
      I5 => addFinalExp(5),
      O => \OADD[30]_i_2__0_n_0\
    );
\OADD[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080000000000"
    )
        port map (
      I0 => addFinalExp(7),
      I1 => addPipelineValidStage2,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => addFinalExp(6),
      I4 => \OADD[31]_i_3__0_n_0\,
      I5 => \OADD[31]_i_4__0_n_0\,
      O => \OADD[31]_i_1__0_n_0\
    );
\OADD[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => OADD_Temp(31),
      I1 => addEarlyOutBypassEnable2_reg_n_0,
      I2 => \^addfinalsignisneg_reg_0\,
      O => \OADD[31]_i_2__0_n_0\
    );
\OADD[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB2BB22B2"
    )
        port map (
      I0 => addFinalExp(4),
      I1 => R(4),
      I2 => addFinalExp(3),
      I3 => R(3),
      I4 => \OADD[31]_i_5__0_n_0\,
      I5 => addFinalExp(5),
      O => \OADD[31]_i_3__0_n_0\
    );
\OADD[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00208208"
    )
        port map (
      I0 => \OADD[31]_i_6__0_n_0\,
      I1 => \OADD[31]_i_7__0_n_0\,
      I2 => R(4),
      I3 => addFinalExp(4),
      I4 => addFinalExp(5),
      O => \OADD[31]_i_4__0_n_0\
    );
\OADD[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0BFFFF0000BF0B"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      I2 => R(1),
      I3 => addFinalExp(1),
      I4 => R(2),
      I5 => addFinalExp(2),
      O => \OADD[31]_i_5__0_n_0\
    );
\OADD[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9204009200000400"
    )
        port map (
      I0 => \OADD[31]_i_8__0_n_0\,
      I1 => R(1),
      I2 => addFinalExp(1),
      I3 => R(2),
      I4 => addFinalExp(2),
      I5 => \OADD[31]_i_9__0_n_0\,
      O => \OADD[31]_i_6__0_n_0\
    );
\OADD[31]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \OADD[31]_i_5__0_n_0\,
      I1 => R(3),
      I2 => addFinalExp(3),
      O => \OADD[31]_i_7__0_n_0\
    );
\OADD[31]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addFinalExp(0),
      I1 => R(0),
      O => \OADD[31]_i_8__0_n_0\
    );
\OADD[31]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => addFinalExp(3),
      I1 => R(3),
      O => \OADD[31]_i_9__0_n_0\
    );
\OADD[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[4]_i_2__0_n_0\,
      I2 => \OADD[3]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(3),
      O => \OADD[3]_i_1__0_n_0\
    );
\OADD[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => R(3),
      I2 => R(4),
      I3 => \addPostAddMantissa_reg_n_0_[2]\,
      I4 => R(2),
      I5 => R(1),
      O => \OADD[3]_i_2__0_n_0\
    );
\OADD[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[5]_i_2__0_n_0\,
      I2 => \OADD[4]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(4),
      O => \OADD[4]_i_1__0_n_0\
    );
\OADD[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200000300"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => R(3),
      I2 => R(4),
      I3 => \addPostAddMantissa_reg_n_0_[3]\,
      I4 => R(2),
      I5 => R(1),
      O => \OADD[4]_i_2__0_n_0\
    );
\OADD[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[6]_i_2__0_n_0\,
      I2 => \OADD[5]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(5),
      O => \OADD[5]_i_1__0_n_0\
    );
\OADD[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(1),
      I2 => \addPostAddMantissa_reg_n_0_[0]\,
      I3 => R(2),
      I4 => \OADD[0]_i_2__0_n_0\,
      I5 => \addPostAddMantissa_reg_n_0_[4]\,
      O => \OADD[5]_i_2__0_n_0\
    );
\OADD[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCF0AA"
    )
        port map (
      I0 => \OADD[7]_i_2__0_n_0\,
      I1 => OADD_Temp(6),
      I2 => \OADD[6]_i_2__0_n_0\,
      I3 => R(0),
      I4 => addEarlyOutBypassEnable2_reg_n_0,
      O => \OADD[6]_i_1__0_n_0\
    );
\OADD[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB000030880000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(1),
      I2 => \addPostAddMantissa_reg_n_0_[1]\,
      I3 => R(2),
      I4 => \OADD[0]_i_2__0_n_0\,
      I5 => \addPostAddMantissa_reg_n_0_[5]\,
      O => \OADD[6]_i_2__0_n_0\
    );
\OADD[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[8]_i_2__0_n_0\,
      I2 => \OADD[7]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(7),
      O => \OADD[7]_i_1__0_n_0\
    );
\OADD[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[0]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2__0_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[4]\,
      I4 => R(1),
      I5 => \OADD[7]_i_3__0_n_0\,
      O => \OADD[7]_i_2__0_n_0\
    );
\OADD[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(2),
      I2 => R(3),
      I3 => R(4),
      I4 => \addPostAddMantissa_reg_n_0_[6]\,
      O => \OADD[7]_i_3__0_n_0\
    );
\OADD[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[9]_i_2__0_n_0\,
      I2 => \OADD[8]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(8),
      O => \OADD[8]_i_1__0_n_0\
    );
\OADD[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[1]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2__0_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[5]\,
      I4 => R(1),
      I5 => \OADD[8]_i_3__0_n_0\,
      O => \OADD[8]_i_2__0_n_0\
    );
\OADD[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0008"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[3]\,
      I1 => R(2),
      I2 => R(3),
      I3 => R(4),
      I4 => \addPostAddMantissa_reg_n_0_[7]\,
      O => \OADD[8]_i_3__0_n_0\
    );
\OADD[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => R(0),
      I1 => \OADD[10]_i_2__0_n_0\,
      I2 => \OADD[9]_i_2__0_n_0\,
      I3 => addEarlyOutBypassEnable2_reg_n_0,
      I4 => OADD_Temp(9),
      O => \OADD[9]_i_1__0_n_0\
    );
\OADD[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080FFFFB0800000"
    )
        port map (
      I0 => \addPostAddMantissa_reg_n_0_[2]\,
      I1 => R(2),
      I2 => \OADD[0]_i_2__0_n_0\,
      I3 => \addPostAddMantissa_reg_n_0_[6]\,
      I4 => R(1),
      I5 => \OADD[11]_i_3__0_n_0\,
      O => \OADD[9]_i_2__0_n_0\
    );
\OADD_Temp[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \OADD_Temp[22]_i_2__0_n_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      O => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp[22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_3__0_n_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => \^addsamenumberdifferentsigns1_reg_0\,
      I3 => \^addpipelinevalidstage1\,
      O => \OADD_Temp[22]_i_2__0_n_0\
    );
\OADD_Temp[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(23),
      O => \OADD_Temp[23]_i_1__0_n_0\
    );
\OADD_Temp[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(24),
      O => \OADD_Temp[24]_i_1__0_n_0\
    );
\OADD_Temp[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(25),
      O => \OADD_Temp[25]_i_1__0_n_0\
    );
\OADD_Temp[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(26),
      O => \OADD_Temp[26]_i_1__0_n_0\
    );
\OADD_Temp[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(27),
      O => \OADD_Temp[27]_i_1__0_n_0\
    );
\OADD_Temp[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(28),
      O => \OADD_Temp[28]_i_1__0_n_0\
    );
\OADD_Temp[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(29),
      O => \OADD_Temp[29]_i_1__0_n_0\
    );
\OADD_Temp[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => addEarlyOutBypass1(30),
      O => \OADD_Temp[30]_i_1__0_n_0\
    );
\OADD_Temp[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88FFFF8B880000"
    )
        port map (
      I0 => addEarlyOutBypass1(31),
      I1 => \^addearlyoutbypassenable1_reg_0\,
      I2 => \^addsamenumberdifferentsigns1_reg_0\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \OADD_Temp[22]_i_2__0_n_0\,
      I5 => OADD_Temp(31),
      O => \OADD_Temp[31]_i_1__0_n_0\
    );
\OADD_Temp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(0),
      Q => OADD_Temp(0),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(10),
      Q => OADD_Temp(10),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(11),
      Q => OADD_Temp(11),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(12),
      Q => OADD_Temp(12),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(13),
      Q => OADD_Temp(13),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(14),
      Q => OADD_Temp(14),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(15),
      Q => OADD_Temp(15),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(16),
      Q => OADD_Temp(16),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(17),
      Q => OADD_Temp(17),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(18),
      Q => OADD_Temp(18),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(19),
      Q => OADD_Temp(19),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(1),
      Q => OADD_Temp(1),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(20),
      Q => OADD_Temp(20),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(21),
      Q => OADD_Temp(21),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(22),
      Q => OADD_Temp(22),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[23]_i_1__0_n_0\,
      Q => OADD_Temp(23),
      S => '0'
    );
\OADD_Temp_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[24]_i_1__0_n_0\,
      Q => OADD_Temp(24),
      S => '0'
    );
\OADD_Temp_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[25]_i_1__0_n_0\,
      Q => OADD_Temp(25),
      S => '0'
    );
\OADD_Temp_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[26]_i_1__0_n_0\,
      Q => OADD_Temp(26),
      S => '0'
    );
\OADD_Temp_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[27]_i_1__0_n_0\,
      Q => OADD_Temp(27),
      S => '0'
    );
\OADD_Temp_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[28]_i_1__0_n_0\,
      Q => OADD_Temp(28),
      S => '0'
    );
\OADD_Temp_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[29]_i_1__0_n_0\,
      Q => OADD_Temp(29),
      S => '0'
    );
\OADD_Temp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(2),
      Q => OADD_Temp(2),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => \OADD_Temp[30]_i_1__0_n_0\,
      Q => OADD_Temp(30),
      S => '0'
    );
\OADD_Temp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \OADD_Temp[31]_i_1__0_n_0\,
      Q => OADD_Temp(31),
      R => '0'
    );
\OADD_Temp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(3),
      Q => OADD_Temp(3),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(4),
      Q => OADD_Temp(4),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(5),
      Q => OADD_Temp(5),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(6),
      Q => OADD_Temp(6),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(7),
      Q => OADD_Temp(7),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(8),
      Q => OADD_Temp(8),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_Temp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OADD_Temp[22]_i_2__0_n_0\,
      D => addEarlyOutBypass1(9),
      Q => OADD_Temp(9),
      R => \OADD_Temp[22]_i_1__0_n_0\
    );
\OADD_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[0]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(0),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[10]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(10),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[11]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(11),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[12]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(12),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[13]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(13),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[14]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(14),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[15]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(15),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[16]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(16),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[17]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(17),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[18]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(18),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[19]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(19),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[1]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(1),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[20]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(20),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[21]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(21),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[22]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(22),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[23]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(23),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[24]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(24),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[25]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(25),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[26]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(26),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[27]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(27),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[28]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(28),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[29]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(29),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[2]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(2),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[30]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(30),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[31]_i_2__0_n_0\,
      Q => \OADD_reg[31]_0\(31),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[3]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(3),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[4]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(4),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[5]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(5),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[6]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(6),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[7]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(7),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[8]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(8),
      R => \OADD[31]_i_1__0_n_0\
    );
\OADD_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPipelineValidStage2,
      D => \OADD[9]_i_1__0_n_0\,
      Q => \OADD_reg[31]_0\(9),
      R => \OADD[31]_i_1__0_n_0\
    );
addALessThanB_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addALessThanB_reg_0(0),
      Q => addALessThanB,
      R => '0'
    );
\addDenormFlushedValA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(0),
      Q => \addDenormFlushedValA_reg_n_0_[0]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(10),
      Q => \addDenormFlushedValA_reg_n_0_[10]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(11),
      Q => \addDenormFlushedValA_reg_n_0_[11]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(12),
      Q => \addDenormFlushedValA_reg_n_0_[12]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(13),
      Q => \addDenormFlushedValA_reg_n_0_[13]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(14),
      Q => \addDenormFlushedValA_reg_n_0_[14]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(15),
      Q => \addDenormFlushedValA_reg_n_0_[15]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(16),
      Q => \addDenormFlushedValA_reg_n_0_[16]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(17),
      Q => \addDenormFlushedValA_reg_n_0_[17]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(18),
      Q => \addDenormFlushedValA_reg_n_0_[18]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(19),
      Q => \addDenormFlushedValA_reg_n_0_[19]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(1),
      Q => \addDenormFlushedValA_reg_n_0_[1]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(20),
      Q => \addDenormFlushedValA_reg_n_0_[20]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(21),
      Q => \addDenormFlushedValA_reg_n_0_[21]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(22),
      Q => \addDenormFlushedValA_reg_n_0_[22]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(23),
      Q => \addDenormFlushedValA_reg_n_0_[23]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(24),
      Q => \addDenormFlushedValA_reg_n_0_[24]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(25),
      Q => \addDenormFlushedValA_reg_n_0_[25]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(26),
      Q => \addDenormFlushedValA_reg_n_0_[26]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(27),
      Q => \addDenormFlushedValA_reg_n_0_[27]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(28),
      Q => \addDenormFlushedValA_reg_n_0_[28]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(29),
      Q => \addDenormFlushedValA_reg_n_0_[29]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(2),
      Q => \addDenormFlushedValA_reg_n_0_[2]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(30),
      Q => \addDenormFlushedValA_reg_n_0_[30]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(31),
      Q => \^p_1_in\,
      R => '0'
    );
\addDenormFlushedValA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(3),
      Q => \addDenormFlushedValA_reg_n_0_[3]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(4),
      Q => \addDenormFlushedValA_reg_n_0_[4]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(5),
      Q => \addDenormFlushedValA_reg_n_0_[5]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(6),
      Q => \addDenormFlushedValA_reg_n_0_[6]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(7),
      Q => \addDenormFlushedValA_reg_n_0_[7]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(8),
      Q => \addDenormFlushedValA_reg_n_0_[8]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addDenormFlushedValA_reg[31]_0\(9),
      Q => \addDenormFlushedValA_reg_n_0_[9]\,
      R => \addDenormFlushedValA_reg[30]_0\
    );
\addDenormFlushedValB[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[0]_0\,
      I1 => \^combisdenormal\,
      O => data3(0)
    );
\addDenormFlushedValB[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[10]_0\,
      I1 => \^combisdenormal\,
      O => data3(10)
    );
\addDenormFlushedValB[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[11]_0\,
      I1 => \^combisdenormal\,
      O => data3(11)
    );
\addDenormFlushedValB[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[12]_0\,
      I1 => \^combisdenormal\,
      O => data3(12)
    );
\addDenormFlushedValB[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[13]_0\,
      I1 => \^combisdenormal\,
      O => data3(13)
    );
\addDenormFlushedValB[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[14]_0\,
      I1 => \^combisdenormal\,
      O => data3(14)
    );
\addDenormFlushedValB[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[15]_0\,
      I1 => \^combisdenormal\,
      O => data3(15)
    );
\addDenormFlushedValB[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[16]_0\,
      I1 => \^combisdenormal\,
      O => data3(16)
    );
\addDenormFlushedValB[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[17]_0\,
      I1 => \^combisdenormal\,
      O => data3(17)
    );
\addDenormFlushedValB[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[18]_0\,
      I1 => \^combisdenormal\,
      O => data3(18)
    );
\addDenormFlushedValB[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[19]_0\,
      I1 => \^combisdenormal\,
      O => data3(19)
    );
\addDenormFlushedValB[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[1]_0\,
      I1 => \^combisdenormal\,
      O => data3(1)
    );
\addDenormFlushedValB[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[20]_0\,
      I1 => \^combisdenormal\,
      O => data3(20)
    );
\addDenormFlushedValB[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[21]_0\,
      I1 => \^combisdenormal\,
      O => data3(21)
    );
\addDenormFlushedValB[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[22]_0\,
      I1 => \^combisdenormal\,
      O => data3(22)
    );
\addDenormFlushedValB[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[23]_0\,
      I1 => \^combisdenormal\,
      O => data3(23)
    );
\addDenormFlushedValB[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[24]_0\,
      I1 => \^combisdenormal\,
      O => data3(24)
    );
\addDenormFlushedValB[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[25]_0\,
      I1 => \^combisdenormal\,
      O => data3(25)
    );
\addDenormFlushedValB[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[26]_0\,
      I1 => \^combisdenormal\,
      O => data3(26)
    );
\addDenormFlushedValB[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[27]_0\,
      I1 => \^combisdenormal\,
      O => data3(27)
    );
\addDenormFlushedValB[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[28]_0\,
      I1 => \^combisdenormal\,
      O => data3(28)
    );
\addDenormFlushedValB[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[29]_0\,
      I1 => \^combisdenormal\,
      O => data3(29)
    );
\addDenormFlushedValB[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[2]_0\,
      I1 => \^combisdenormal\,
      O => data3(2)
    );
\addDenormFlushedValB[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[30]_0\,
      I1 => \^combisdenormal\,
      O => data3(30)
    );
\addDenormFlushedValB[30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[27]_0\,
      I1 => \addDenormFlushedValB_reg[28]_0\,
      I2 => \addDenormFlushedValB_reg[29]_0\,
      I3 => \addDenormFlushedValB_reg[30]_0\,
      I4 => \addDenormFlushedValB[30]_i_3__0_n_0\,
      O => \^combisdenormal\
    );
\addDenormFlushedValB[30]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[24]_0\,
      I1 => \addDenormFlushedValB_reg[23]_0\,
      I2 => \addDenormFlushedValB_reg[26]_0\,
      I3 => \addDenormFlushedValB_reg[25]_0\,
      O => \addDenormFlushedValB[30]_i_3__0_n_0\
    );
\addDenormFlushedValB[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[3]_0\,
      I1 => \^combisdenormal\,
      O => data3(3)
    );
\addDenormFlushedValB[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[4]_0\,
      I1 => \^combisdenormal\,
      O => data3(4)
    );
\addDenormFlushedValB[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[5]_0\,
      I1 => \^combisdenormal\,
      O => data3(5)
    );
\addDenormFlushedValB[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[6]_0\,
      I1 => \^combisdenormal\,
      O => data3(6)
    );
\addDenormFlushedValB[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[7]_0\,
      I1 => \^combisdenormal\,
      O => data3(7)
    );
\addDenormFlushedValB[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[8]_0\,
      I1 => \^combisdenormal\,
      O => data3(8)
    );
\addDenormFlushedValB[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[9]_0\,
      I1 => \^combisdenormal\,
      O => data3(9)
    );
\addDenormFlushedValB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(0),
      Q => \addDenormFlushedValB_reg_n_0_[0]\,
      R => '0'
    );
\addDenormFlushedValB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(10),
      Q => \addDenormFlushedValB_reg_n_0_[10]\,
      R => '0'
    );
\addDenormFlushedValB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(11),
      Q => \addDenormFlushedValB_reg_n_0_[11]\,
      R => '0'
    );
\addDenormFlushedValB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(12),
      Q => \addDenormFlushedValB_reg_n_0_[12]\,
      R => '0'
    );
\addDenormFlushedValB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(13),
      Q => \addDenormFlushedValB_reg_n_0_[13]\,
      R => '0'
    );
\addDenormFlushedValB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(14),
      Q => \addDenormFlushedValB_reg_n_0_[14]\,
      R => '0'
    );
\addDenormFlushedValB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(15),
      Q => \addDenormFlushedValB_reg_n_0_[15]\,
      R => '0'
    );
\addDenormFlushedValB_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(16),
      Q => \addDenormFlushedValB_reg_n_0_[16]\,
      R => '0'
    );
\addDenormFlushedValB_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(17),
      Q => \addDenormFlushedValB_reg_n_0_[17]\,
      R => '0'
    );
\addDenormFlushedValB_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(18),
      Q => \addDenormFlushedValB_reg_n_0_[18]\,
      R => '0'
    );
\addDenormFlushedValB_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(19),
      Q => \addDenormFlushedValB_reg_n_0_[19]\,
      R => '0'
    );
\addDenormFlushedValB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(1),
      Q => \addDenormFlushedValB_reg_n_0_[1]\,
      R => '0'
    );
\addDenormFlushedValB_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(20),
      Q => \addDenormFlushedValB_reg_n_0_[20]\,
      R => '0'
    );
\addDenormFlushedValB_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(21),
      Q => \addDenormFlushedValB_reg_n_0_[21]\,
      R => '0'
    );
\addDenormFlushedValB_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(22),
      Q => \addDenormFlushedValB_reg_n_0_[22]\,
      R => '0'
    );
\addDenormFlushedValB_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(23),
      Q => \addDenormFlushedValB_reg_n_0_[23]\,
      R => '0'
    );
\addDenormFlushedValB_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(24),
      Q => \addDenormFlushedValB_reg_n_0_[24]\,
      R => '0'
    );
\addDenormFlushedValB_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(25),
      Q => \addDenormFlushedValB_reg_n_0_[25]\,
      R => '0'
    );
\addDenormFlushedValB_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(26),
      Q => \addDenormFlushedValB_reg_n_0_[26]\,
      R => '0'
    );
\addDenormFlushedValB_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(27),
      Q => \addDenormFlushedValB_reg_n_0_[27]\,
      R => '0'
    );
\addDenormFlushedValB_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(28),
      Q => \addDenormFlushedValB_reg_n_0_[28]\,
      R => '0'
    );
\addDenormFlushedValB_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(29),
      Q => \addDenormFlushedValB_reg_n_0_[29]\,
      R => '0'
    );
\addDenormFlushedValB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(2),
      Q => \addDenormFlushedValB_reg_n_0_[2]\,
      R => '0'
    );
\addDenormFlushedValB_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(30),
      Q => \addDenormFlushedValB_reg_n_0_[30]\,
      R => '0'
    );
\addDenormFlushedValB_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => D(0),
      Q => \^adddenormflushedvalb_reg[31]_0\(0),
      R => '0'
    );
\addDenormFlushedValB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(3),
      Q => \addDenormFlushedValB_reg_n_0_[3]\,
      R => '0'
    );
\addDenormFlushedValB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(4),
      Q => \addDenormFlushedValB_reg_n_0_[4]\,
      R => '0'
    );
\addDenormFlushedValB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(5),
      Q => \addDenormFlushedValB_reg_n_0_[5]\,
      R => '0'
    );
\addDenormFlushedValB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(6),
      Q => \addDenormFlushedValB_reg_n_0_[6]\,
      R => '0'
    );
\addDenormFlushedValB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(7),
      Q => \addDenormFlushedValB_reg_n_0_[7]\,
      R => '0'
    );
\addDenormFlushedValB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(8),
      Q => \addDenormFlushedValB_reg_n_0_[8]\,
      R => '0'
    );
\addDenormFlushedValB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => data3(9),
      Q => \addDenormFlushedValB_reg_n_0_[9]\,
      R => '0'
    );
\addEarlyOutBypass0[31]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_18__0_n_0\,
      I1 => \addEarlyOutBypass0[31]_i_19__0_n_0\,
      I2 => \addDenormFlushedValB_reg[20]_0\,
      I3 => \addDenormFlushedValB_reg[22]_0\,
      I4 => \addDenormFlushedValB_reg[17]_0\,
      I5 => \addEarlyOutBypass0[31]_i_20__0_n_0\,
      O => GetFloatIsINF013_in
    );
\addEarlyOutBypass0[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[30]_0\,
      I1 => \addDenormFlushedValB_reg[27]_0\,
      I2 => \addDenormFlushedValB_reg[29]_0\,
      I3 => \addDenormFlushedValB_reg[28]_0\,
      O => \pipelinedAttr0_reg[8][30]__0\
    );
\addEarlyOutBypass0[31]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[12]_0\,
      I1 => \addDenormFlushedValB_reg[13]_0\,
      I2 => \addDenormFlushedValB_reg[14]_0\,
      I3 => \addDenormFlushedValB_reg[15]_0\,
      I4 => \addEarlyOutBypass0[31]_i_24__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_18__0_n_0\
    );
\addEarlyOutBypass0[31]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[2]_0\,
      I1 => \addDenormFlushedValB_reg[3]_0\,
      I2 => \addDenormFlushedValB_reg[0]_0\,
      I3 => \addDenormFlushedValB_reg[1]_0\,
      I4 => \addEarlyOutBypass0[31]_i_25__0_n_0\,
      O => \addEarlyOutBypass0[31]_i_19__0_n_0\
    );
\addEarlyOutBypass0[31]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[19]_0\,
      I1 => \addDenormFlushedValB_reg[16]_0\,
      I2 => \addDenormFlushedValB_reg[21]_0\,
      I3 => \addDenormFlushedValB_reg[18]_0\,
      O => \addEarlyOutBypass0[31]_i_20__0_n_0\
    );
\addEarlyOutBypass0[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[11]_0\,
      I1 => \addDenormFlushedValB_reg[10]_0\,
      I2 => \addDenormFlushedValB_reg[9]_0\,
      I3 => \addDenormFlushedValB_reg[8]_0\,
      O => \addEarlyOutBypass0[31]_i_24__0_n_0\
    );
\addEarlyOutBypass0[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[7]_0\,
      I1 => \addDenormFlushedValB_reg[6]_0\,
      I2 => \addDenormFlushedValB_reg[5]_0\,
      I3 => \addDenormFlushedValB_reg[4]_0\,
      O => \addEarlyOutBypass0[31]_i_25__0_n_0\
    );
\addEarlyOutBypass0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(0),
      Q => addEarlyOutBypass0(0),
      R => '0'
    );
\addEarlyOutBypass0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(10),
      Q => addEarlyOutBypass0(10),
      R => '0'
    );
\addEarlyOutBypass0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(11),
      Q => addEarlyOutBypass0(11),
      R => '0'
    );
\addEarlyOutBypass0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(12),
      Q => addEarlyOutBypass0(12),
      R => '0'
    );
\addEarlyOutBypass0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(13),
      Q => addEarlyOutBypass0(13),
      R => '0'
    );
\addEarlyOutBypass0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(14),
      Q => addEarlyOutBypass0(14),
      R => '0'
    );
\addEarlyOutBypass0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(15),
      Q => addEarlyOutBypass0(15),
      R => '0'
    );
\addEarlyOutBypass0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(16),
      Q => addEarlyOutBypass0(16),
      R => '0'
    );
\addEarlyOutBypass0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(17),
      Q => addEarlyOutBypass0(17),
      R => '0'
    );
\addEarlyOutBypass0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(18),
      Q => addEarlyOutBypass0(18),
      R => '0'
    );
\addEarlyOutBypass0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(19),
      Q => addEarlyOutBypass0(19),
      R => '0'
    );
\addEarlyOutBypass0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(1),
      Q => addEarlyOutBypass0(1),
      R => '0'
    );
\addEarlyOutBypass0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(20),
      Q => addEarlyOutBypass0(20),
      R => '0'
    );
\addEarlyOutBypass0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(21),
      Q => addEarlyOutBypass0(21),
      R => '0'
    );
\addEarlyOutBypass0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(22),
      Q => addEarlyOutBypass0(22),
      R => '0'
    );
\addEarlyOutBypass0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(23),
      Q => addEarlyOutBypass0(23),
      R => '0'
    );
\addEarlyOutBypass0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(24),
      Q => addEarlyOutBypass0(24),
      R => '0'
    );
\addEarlyOutBypass0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(25),
      Q => addEarlyOutBypass0(25),
      R => '0'
    );
\addEarlyOutBypass0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(26),
      Q => addEarlyOutBypass0(26),
      R => '0'
    );
\addEarlyOutBypass0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(27),
      Q => addEarlyOutBypass0(27),
      R => '0'
    );
\addEarlyOutBypass0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(28),
      Q => addEarlyOutBypass0(28),
      R => '0'
    );
\addEarlyOutBypass0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(29),
      Q => addEarlyOutBypass0(29),
      R => '0'
    );
\addEarlyOutBypass0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(2),
      Q => addEarlyOutBypass0(2),
      R => '0'
    );
\addEarlyOutBypass0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(30),
      Q => addEarlyOutBypass0(30),
      R => '0'
    );
\addEarlyOutBypass0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(31),
      Q => addEarlyOutBypass0(31),
      R => '0'
    );
\addEarlyOutBypass0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(3),
      Q => addEarlyOutBypass0(3),
      R => '0'
    );
\addEarlyOutBypass0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(4),
      Q => addEarlyOutBypass0(4),
      R => '0'
    );
\addEarlyOutBypass0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(5),
      Q => addEarlyOutBypass0(5),
      R => '0'
    );
\addEarlyOutBypass0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(6),
      Q => addEarlyOutBypass0(6),
      R => '0'
    );
\addEarlyOutBypass0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(7),
      Q => addEarlyOutBypass0(7),
      R => '0'
    );
\addEarlyOutBypass0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(8),
      Q => addEarlyOutBypass0(8),
      R => '0'
    );
\addEarlyOutBypass0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \addEarlyOutBypass0_reg[31]_0\(9),
      Q => addEarlyOutBypass0(9),
      R => '0'
    );
\addEarlyOutBypass1[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(0),
      I1 => \addDenormFlushedValB_reg_n_0_[0]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[0]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[0]_i_1__0_n_0\
    );
\addEarlyOutBypass1[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(10),
      I1 => \addDenormFlushedValB_reg_n_0_[10]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[10]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[10]_i_1__0_n_0\
    );
\addEarlyOutBypass1[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(11),
      I1 => \addDenormFlushedValB_reg_n_0_[11]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[11]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[11]_i_1__0_n_0\
    );
\addEarlyOutBypass1[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(12),
      I1 => \addDenormFlushedValB_reg_n_0_[12]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[12]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[12]_i_1__0_n_0\
    );
\addEarlyOutBypass1[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(13),
      I1 => \addDenormFlushedValB_reg_n_0_[13]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[13]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[13]_i_1__0_n_0\
    );
\addEarlyOutBypass1[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(14),
      I1 => \addDenormFlushedValB_reg_n_0_[14]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[14]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[14]_i_1__0_n_0\
    );
\addEarlyOutBypass1[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(15),
      I1 => \addDenormFlushedValB_reg_n_0_[15]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[15]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[15]_i_1__0_n_0\
    );
\addEarlyOutBypass1[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(16),
      I1 => \addDenormFlushedValB_reg_n_0_[16]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[16]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[16]_i_1__0_n_0\
    );
\addEarlyOutBypass1[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(17),
      I1 => \addDenormFlushedValB_reg_n_0_[17]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[17]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[17]_i_1__0_n_0\
    );
\addEarlyOutBypass1[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(18),
      I1 => \addDenormFlushedValB_reg_n_0_[18]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[18]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[18]_i_1__0_n_0\
    );
\addEarlyOutBypass1[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(19),
      I1 => \addDenormFlushedValB_reg_n_0_[19]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[19]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[19]_i_1__0_n_0\
    );
\addEarlyOutBypass1[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(1),
      I1 => \addDenormFlushedValB_reg_n_0_[1]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[1]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[1]_i_1__0_n_0\
    );
\addEarlyOutBypass1[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(20),
      I1 => \addDenormFlushedValB_reg_n_0_[20]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[20]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[20]_i_1__0_n_0\
    );
\addEarlyOutBypass1[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(21),
      I1 => \addDenormFlushedValB_reg_n_0_[21]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[21]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[21]_i_1__0_n_0\
    );
\addEarlyOutBypass1[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(22),
      I1 => \addDenormFlushedValB_reg_n_0_[22]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[22]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[22]_i_1__0_n_0\
    );
\addEarlyOutBypass1[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[23]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[23]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(23),
      O => \addEarlyOutBypass1[23]_i_1__0_n_0\
    );
\addEarlyOutBypass1[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[24]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[24]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(24),
      O => \addEarlyOutBypass1[24]_i_1__0_n_0\
    );
\addEarlyOutBypass1[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[25]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[25]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(25),
      O => \addEarlyOutBypass1[25]_i_1__0_n_0\
    );
\addEarlyOutBypass1[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[26]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[26]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(26),
      O => \addEarlyOutBypass1[26]_i_1__0_n_0\
    );
\addEarlyOutBypass1[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[27]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[27]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(27),
      O => \addEarlyOutBypass1[27]_i_1__0_n_0\
    );
\addEarlyOutBypass1[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[28]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[28]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(28),
      O => \addEarlyOutBypass1[28]_i_1__0_n_0\
    );
\addEarlyOutBypass1[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[29]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[29]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(29),
      O => \addEarlyOutBypass1[29]_i_1__0_n_0\
    );
\addEarlyOutBypass1[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(2),
      I1 => \addDenormFlushedValB_reg_n_0_[2]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[2]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[2]_i_1__0_n_0\
    );
\addEarlyOutBypass1[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[30]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[30]\,
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(30),
      O => \addEarlyOutBypass1[30]_i_1__0_n_0\
    );
\addEarlyOutBypass1[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      I3 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      I4 => addEarlyOutBypass0(31),
      O => \addEarlyOutBypass1[31]_i_1__0_n_0\
    );
\addEarlyOutBypass1[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => addExponentDeltaAMinusBShiftTooFar,
      I1 => addALessThanB,
      I2 => addExponentDeltaBMinusAShiftTooFar,
      I3 => addMaxVal1(0),
      O => \^addexponentdeltaaminusbshifttoofar_reg_0\
    );
\addEarlyOutBypass1[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(3),
      I1 => \addDenormFlushedValB_reg_n_0_[3]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[3]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[3]_i_1__0_n_0\
    );
\addEarlyOutBypass1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(4),
      I1 => \addDenormFlushedValB_reg_n_0_[4]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[4]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[4]_i_1__0_n_0\
    );
\addEarlyOutBypass1[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(5),
      I1 => \addDenormFlushedValB_reg_n_0_[5]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[5]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[5]_i_1__0_n_0\
    );
\addEarlyOutBypass1[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(6),
      I1 => \addDenormFlushedValB_reg_n_0_[6]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[6]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[6]_i_1__0_n_0\
    );
\addEarlyOutBypass1[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(7),
      I1 => \addDenormFlushedValB_reg_n_0_[7]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[7]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[7]_i_1__0_n_0\
    );
\addEarlyOutBypass1[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(8),
      I1 => \addDenormFlushedValB_reg_n_0_[8]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[8]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[8]_i_1__0_n_0\
    );
\addEarlyOutBypass1[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC0AAAA"
    )
        port map (
      I0 => addEarlyOutBypass0(9),
      I1 => \addDenormFlushedValB_reg_n_0_[9]\,
      I2 => addALessThanB,
      I3 => \addDenormFlushedValA_reg_n_0_[9]\,
      I4 => \^addexponentdeltaaminusbshifttoofar_reg_0\,
      O => \addEarlyOutBypass1[9]_i_1__0_n_0\
    );
\addEarlyOutBypass1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[0]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(0),
      R => '0'
    );
\addEarlyOutBypass1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[10]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(10),
      R => '0'
    );
\addEarlyOutBypass1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[11]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(11),
      R => '0'
    );
\addEarlyOutBypass1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[12]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(12),
      R => '0'
    );
\addEarlyOutBypass1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[13]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(13),
      R => '0'
    );
\addEarlyOutBypass1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[14]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(14),
      R => '0'
    );
\addEarlyOutBypass1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[15]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(15),
      R => '0'
    );
\addEarlyOutBypass1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[16]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(16),
      R => '0'
    );
\addEarlyOutBypass1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[17]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(17),
      R => '0'
    );
\addEarlyOutBypass1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[18]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(18),
      R => '0'
    );
\addEarlyOutBypass1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[19]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(19),
      R => '0'
    );
\addEarlyOutBypass1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[1]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(1),
      R => '0'
    );
\addEarlyOutBypass1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[20]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(20),
      R => '0'
    );
\addEarlyOutBypass1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[21]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(21),
      R => '0'
    );
\addEarlyOutBypass1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[22]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(22),
      R => '0'
    );
\addEarlyOutBypass1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[23]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(23),
      R => '0'
    );
\addEarlyOutBypass1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[24]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(24),
      R => '0'
    );
\addEarlyOutBypass1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[25]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(25),
      R => '0'
    );
\addEarlyOutBypass1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[26]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(26),
      R => '0'
    );
\addEarlyOutBypass1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[27]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(27),
      R => '0'
    );
\addEarlyOutBypass1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[28]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(28),
      R => '0'
    );
\addEarlyOutBypass1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[29]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(29),
      R => '0'
    );
\addEarlyOutBypass1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[2]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(2),
      R => '0'
    );
\addEarlyOutBypass1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[30]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(30),
      R => '0'
    );
\addEarlyOutBypass1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[31]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(31),
      R => '0'
    );
\addEarlyOutBypass1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[3]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(3),
      R => '0'
    );
\addEarlyOutBypass1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[4]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(4),
      R => '0'
    );
\addEarlyOutBypass1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[5]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(5),
      R => '0'
    );
\addEarlyOutBypass1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[6]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(6),
      R => '0'
    );
\addEarlyOutBypass1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[7]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(7),
      R => '0'
    );
\addEarlyOutBypass1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[8]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(8),
      R => '0'
    );
\addEarlyOutBypass1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypass1[9]_i_1__0_n_0\,
      Q => addEarlyOutBypass1(9),
      R => '0'
    );
addEarlyOutBypassEnable0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable0_reg_0,
      Q => \^addearlyoutbypassenable0__0\,
      R => '0'
    );
addEarlyOutBypassEnable1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addEarlyOutBypassEnable1_reg_1,
      Q => \^addearlyoutbypassenable1_reg_0\,
      R => '0'
    );
\addEarlyOutBypassEnable2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0BBF0"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns1_reg_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_3__0_n_0\,
      I2 => addEarlyOutBypassEnable2_reg_n_0,
      I3 => \^addpipelinevalidstage1\,
      I4 => \^addearlyoutbypassenable1_reg_0\,
      O => \addEarlyOutBypassEnable2_i_1__0_n_0\
    );
addEarlyOutBypassEnable2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \addEarlyOutBypassEnable2_i_1__0_n_0\,
      Q => addEarlyOutBypassEnable2_reg_n_0,
      R => '0'
    );
addExponentDeltaAMinusBShiftTooFar_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusBShiftTooFar_reg_1,
      Q => addExponentDeltaAMinusBShiftTooFar,
      R => '0'
    );
\addExponentDeltaAMinusB[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[25]_0\,
      I1 => \addDenormFlushedValB_reg[24]_0\,
      I2 => \addDenormFlushedValB_reg[23]_0\,
      O => \pipelinedAttr0_reg[8][25]__0\
    );
\addExponentDeltaAMinusB[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[23]_0\,
      I1 => \addDenormFlushedValB_reg[24]_0\,
      I2 => \addDenormFlushedValB_reg[25]_0\,
      I3 => \addDenormFlushedValB_reg[26]_0\,
      O => \pipelinedAttr0_reg[8][23]__0\
    );
\addExponentDeltaAMinusB[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \addDenormFlushedValB_reg[26]_0\,
      I1 => \addDenormFlushedValB_reg[25]_0\,
      I2 => \addDenormFlushedValB_reg[24]_0\,
      I3 => \addDenormFlushedValB_reg[23]_0\,
      I4 => \addDenormFlushedValB_reg[27]_0\,
      O => \pipelinedAttr0_reg[8][26]__0\
    );
\addExponentDeltaAMinusB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(0),
      Q => addExponentDeltaAMinusB(0),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(1),
      Q => addExponentDeltaAMinusB(1),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(2),
      Q => addExponentDeltaAMinusB(2),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(3),
      Q => addExponentDeltaAMinusB(3),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(4),
      Q => addExponentDeltaAMinusB(4),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(5),
      Q => addExponentDeltaAMinusB(5),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(6),
      Q => addExponentDeltaAMinusB(6),
      R => '0'
    );
\addExponentDeltaAMinusB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaAMinusB0(7),
      Q => addExponentDeltaAMinusB(7),
      R => '0'
    );
addExponentDeltaBMinusAShiftTooFar_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => addExponentDeltaBMinusAShiftTooFar_reg_0,
      Q => addExponentDeltaBMinusAShiftTooFar,
      R => '0'
    );
\addExponentDeltaBMinusA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(0),
      Q => addExponentDeltaBMinusA(1),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(1),
      Q => addExponentDeltaBMinusA(2),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(2),
      Q => addExponentDeltaBMinusA(3),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(3),
      Q => addExponentDeltaBMinusA(4),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(4),
      Q => addExponentDeltaBMinusA(5),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(5),
      Q => addExponentDeltaBMinusA(6),
      R => '0'
    );
\addExponentDeltaBMinusA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => \addExponentDeltaBMinusA_reg[7]_0\(6),
      Q => addExponentDeltaBMinusA(7),
      R => '0'
    );
\addFinalExp[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[23]\,
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[24]\,
      O => \addFinalExp[0]_i_1__0_n_0\
    );
\addFinalExp[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1015EFEA"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[23]\,
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[24]\,
      I4 => \addMaxVal1_reg_n_0_[24]\,
      O => \addFinalExp[1]_i_1__0_n_0\
    );
\addFinalExp[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7AAAAA808"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[24]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(24),
      I4 => \addMaxVal1_reg_n_0_[23]\,
      I5 => \addMaxVal1_reg_n_0_[25]\,
      O => \addFinalExp[2]_i_1__0_n_0\
    );
\addFinalExp[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \addFinalExp[5]_i_2__0_n_0\,
      I1 => \addMaxVal1_reg_n_0_[24]\,
      I2 => \addMaxVal1_reg_n_0_[25]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      O => \addFinalExp[3]_i_1__0_n_0\
    );
\addFinalExp[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \addFinalExp[5]_i_2__0_n_0\,
      I1 => \addMaxVal1_reg_n_0_[25]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      O => \addFinalExp[4]_i_1__0_n_0\
    );
\addFinalExp[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \addFinalExp[5]_i_2__0_n_0\,
      I1 => \addMaxVal1_reg_n_0_[26]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[25]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      I5 => \addMaxVal1_reg_n_0_[28]\,
      O => \addFinalExp[5]_i_1__0_n_0\
    );
\addFinalExp[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \addMaxVal1_reg_n_0_[23]\,
      O => \addFinalExp[5]_i_2__0_n_0\
    );
\addFinalExp[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001D0000FFE2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \addMaxVal1_reg_n_0_[23]\,
      I4 => \addFinalExp[6]_i_2__0_n_0\,
      I5 => \addMaxVal1_reg_n_0_[29]\,
      O => \addFinalExp[6]_i_1__0_n_0\
    );
\addFinalExp[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[27]\,
      I1 => \addMaxVal1_reg_n_0_[25]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[26]\,
      I4 => \addMaxVal1_reg_n_0_[28]\,
      O => \addFinalExp[6]_i_2__0_n_0\
    );
\addFinalExp[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666633363"
    )
        port map (
      I0 => \addFinalExp[7]_i_2__0_n_0\,
      I1 => \addMaxVal1_reg_n_0_[30]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \ADDStage2.postAddMantissa0\(24),
      I5 => \addMaxVal1_reg_n_0_[23]\,
      O => \addFinalExp[7]_i_1__0_n_0\
    );
\addFinalExp[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \addMaxVal1_reg_n_0_[28]\,
      I1 => \addMaxVal1_reg_n_0_[26]\,
      I2 => \addMaxVal1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[25]\,
      I4 => \addMaxVal1_reg_n_0_[27]\,
      I5 => \addMaxVal1_reg_n_0_[29]\,
      O => \addFinalExp[7]_i_2__0_n_0\
    );
\addFinalExp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[0]_i_1__0_n_0\,
      Q => addFinalExp(0),
      R => '0'
    );
\addFinalExp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[1]_i_1__0_n_0\,
      Q => addFinalExp(1),
      R => '0'
    );
\addFinalExp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[2]_i_1__0_n_0\,
      Q => addFinalExp(2),
      R => '0'
    );
\addFinalExp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[3]_i_1__0_n_0\,
      Q => addFinalExp(3),
      R => '0'
    );
\addFinalExp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[4]_i_1__0_n_0\,
      Q => addFinalExp(4),
      R => '0'
    );
\addFinalExp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[5]_i_1__0_n_0\,
      Q => addFinalExp(5),
      R => '0'
    );
\addFinalExp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[6]_i_1__0_n_0\,
      Q => addFinalExp(6),
      R => '0'
    );
\addFinalExp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addFinalExp[7]_i_1__0_n_0\,
      Q => addFinalExp(7),
      R => '0'
    );
addFinalSignIsNeg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addFinalSignIsNeg_reg_1,
      Q => \^addfinalsignisneg_reg_0\,
      R => '0'
    );
\addMaxVal1[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[23]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[23]\,
      O => \addMaxVal1[23]_i_1__0_n_0\
    );
\addMaxVal1[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[24]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[24]\,
      O => \addMaxVal1[24]_i_1__0_n_0\
    );
\addMaxVal1[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[25]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[25]\,
      O => \addMaxVal1[25]_i_1__0_n_0\
    );
\addMaxVal1[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[26]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[26]\,
      O => \addMaxVal1[26]_i_1__0_n_0\
    );
\addMaxVal1[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[27]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[27]\,
      O => \addMaxVal1[27]_i_1__0_n_0\
    );
\addMaxVal1[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[28]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[28]\,
      O => \addMaxVal1[28]_i_1__0_n_0\
    );
\addMaxVal1[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[29]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[29]\,
      O => \addMaxVal1[29]_i_1__0_n_0\
    );
\addMaxVal1[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40044444"
    )
        port map (
      I0 => \^addearlyoutbypassenable0__0\,
      I1 => \^addpipelinevalidstage0\,
      I2 => \^p_1_in\,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \^addsamenumberdifferentsigns0\,
      O => addMaxVal1(0)
    );
\addMaxVal1[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[30]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[30]\,
      O => \addMaxVal1[30]_i_2__0_n_0\
    );
\addMaxVal1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[23]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[23]\,
      R => '0'
    );
\addMaxVal1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[24]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[24]\,
      R => '0'
    );
\addMaxVal1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[25]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[25]\,
      R => '0'
    );
\addMaxVal1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[26]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[26]\,
      R => '0'
    );
\addMaxVal1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[27]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[27]\,
      R => '0'
    );
\addMaxVal1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[28]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[28]\,
      R => '0'
    );
\addMaxVal1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[29]_i_1__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[29]\,
      R => '0'
    );
\addMaxVal1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addMaxVal1(0),
      D => \addMaxVal1[30]_i_2__0_n_0\,
      Q => \addMaxVal1_reg_n_0_[30]\,
      R => '0'
    );
addPipelineValidStage0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => Q(0),
      Q => \^addpipelinevalidstage0\,
      R => '0'
    );
addPipelineValidStage1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^addpipelinevalidstage0\,
      Q => \^addpipelinevalidstage1\,
      R => '0'
    );
addPipelineValidStage2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^addpipelinevalidstage1\,
      Q => addPipelineValidStage2,
      R => '0'
    );
\addPostAddMantissa1[15]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_2__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_18__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_28__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[15]_i_10__0_n_0\
    );
\addPostAddMantissa1[15]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_3__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_18__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_19__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[15]_i_11__0_n_0\
    );
\addPostAddMantissa1[15]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_4__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_19__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_20__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[15]_i_12__0_n_0\
    );
\addPostAddMantissa1[15]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_5__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_21__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_20__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[15]_i_13__0_n_0\
    );
\addPostAddMantissa1[15]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_6__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_21__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_22__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[15]_i_14__0_n_0\
    );
\addPostAddMantissa1[15]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_7__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_22__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_23__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[15]_i_15__0_n_0\
    );
\addPostAddMantissa1[15]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_8__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_24__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_23__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[15]_i_16__0_n_0\
    );
\addPostAddMantissa1[15]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_9__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_25__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_24__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[15]_i_17__0_n_0\
    );
\addPostAddMantissa1[15]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_42__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_26__0_n_0\,
      O => \addPostAddMantissa1[15]_i_18__0_n_0\
    );
\addPostAddMantissa1[15]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_43__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_27__0_n_0\,
      O => \addPostAddMantissa1[15]_i_19__0_n_0\
    );
\addPostAddMantissa1[15]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_26__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_28__0_n_0\,
      O => \addPostAddMantissa1[15]_i_20__0_n_0\
    );
\addPostAddMantissa1[15]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_27__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_29__0_n_0\,
      O => \addPostAddMantissa1[15]_i_21__0_n_0\
    );
\addPostAddMantissa1[15]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_28__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_30__0_n_0\,
      O => \addPostAddMantissa1[15]_i_22__0_n_0\
    );
\addPostAddMantissa1[15]_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_29__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_31__0_n_0\,
      O => \addPostAddMantissa1[15]_i_23__0_n_0\
    );
\addPostAddMantissa1[15]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_30__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_32__0_n_0\,
      O => \addPostAddMantissa1[15]_i_24__0_n_0\
    );
\addPostAddMantissa1[15]_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_31__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[15]_i_33__0_n_0\,
      O => \addPostAddMantissa1[15]_i_25__0_n_0\
    );
\addPostAddMantissa1[15]_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[15]_i_34__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_35__0_n_0\,
      O => \addPostAddMantissa1[15]_i_26__0_n_0\
    );
\addPostAddMantissa1[15]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_36__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_36__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_37__0_n_0\,
      O => \addPostAddMantissa1[15]_i_27__0_n_0\
    );
\addPostAddMantissa1[15]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_38__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_38__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_39__0_n_0\,
      O => \addPostAddMantissa1[15]_i_28__0_n_0\
    );
\addPostAddMantissa1[15]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_40__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_39__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_41__0_n_0\,
      O => \addPostAddMantissa1[15]_i_29__0_n_0\
    );
\addPostAddMantissa1[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[15]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[15]_i_2__0_n_0\
    );
\addPostAddMantissa1[15]_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_35__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[15]_i_34__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I4 => \addPostAddMantissa1[15]_i_42__0_n_0\,
      O => \addPostAddMantissa1[15]_i_30__0_n_0\
    );
\addPostAddMantissa1[15]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_36__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_37__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_36__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_43__0_n_0\,
      O => \addPostAddMantissa1[15]_i_31__0_n_0\
    );
\addPostAddMantissa1[15]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_38__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_39__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_38__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_44__0_n_0\,
      O => \addPostAddMantissa1[15]_i_32__0_n_0\
    );
\addPostAddMantissa1[15]_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_39__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_41__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_40__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_45__0_n_0\,
      O => \addPostAddMantissa1[15]_i_33__0_n_0\
    );
\addPostAddMantissa1[15]_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(19),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[19]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[15]_i_34__0_n_0\
    );
\addPostAddMantissa1[15]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80F0FFBF80C0C"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(15),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[15]_i_46__0_n_0\,
      O => \addPostAddMantissa1[15]_i_35__0_n_0\
    );
\addPostAddMantissa1[15]_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(18),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[18]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[15]_i_36__0_n_0\
    );
\addPostAddMantissa1[15]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(14),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[14]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[14]\,
      O => \addPostAddMantissa1[15]_i_37__0_n_0\
    );
\addPostAddMantissa1[15]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(17),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[17]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[15]_i_38__0_n_0\
    );
\addPostAddMantissa1[15]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(13),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[13]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[13]\,
      O => \addPostAddMantissa1[15]_i_39__0_n_0\
    );
\addPostAddMantissa1[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[14]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[14]\,
      O => \addPostAddMantissa1[15]_i_3__0_n_0\
    );
\addPostAddMantissa1[15]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(16),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[16]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[15]_i_40__0_n_0\
    );
\addPostAddMantissa1[15]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(12),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[12]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[12]\,
      O => \addPostAddMantissa1[15]_i_41__0_n_0\
    );
\addPostAddMantissa1[15]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(11),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[11]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[11]\,
      O => \addPostAddMantissa1[15]_i_42__0_n_0\
    );
\addPostAddMantissa1[15]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(10),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[10]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[10]\,
      O => \addPostAddMantissa1[15]_i_43__0_n_0\
    );
\addPostAddMantissa1[15]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(9),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[9]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[9]\,
      O => \addPostAddMantissa1[15]_i_44__0_n_0\
    );
\addPostAddMantissa1[15]_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(8),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[8]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[8]\,
      O => \addPostAddMantissa1[15]_i_45__0_n_0\
    );
\addPostAddMantissa1[15]_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[15]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[15]_i_46__0_n_0\
    );
\addPostAddMantissa1[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[13]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[13]\,
      O => \addPostAddMantissa1[15]_i_4__0_n_0\
    );
\addPostAddMantissa1[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[12]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[12]\,
      O => \addPostAddMantissa1[15]_i_5__0_n_0\
    );
\addPostAddMantissa1[15]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[11]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[11]\,
      O => \addPostAddMantissa1[15]_i_6__0_n_0\
    );
\addPostAddMantissa1[15]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[10]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[10]\,
      O => \addPostAddMantissa1[15]_i_7__0_n_0\
    );
\addPostAddMantissa1[15]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[9]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[9]\,
      O => \addPostAddMantissa1[15]_i_8__0_n_0\
    );
\addPostAddMantissa1[15]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[8]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[8]\,
      O => \addPostAddMantissa1[15]_i_9__0_n_0\
    );
\addPostAddMantissa1[23]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1E22D1D"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_18__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      I3 => addALessThanB,
      I4 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_10__0_n_0\
    );
\addPostAddMantissa1[23]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_3__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_18__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_22__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[23]_i_11__0_n_0\
    );
\addPostAddMantissa1[23]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_4__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_23__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_22__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_12__0_n_0\
    );
\addPostAddMantissa1[23]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_5__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_23__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_24__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[23]_i_13__0_n_0\
    );
\addPostAddMantissa1[23]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_6__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_25__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_24__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_14__0_n_0\
    );
\addPostAddMantissa1[23]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_7__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_26__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_25__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_15__0_n_0\
    );
\addPostAddMantissa1[23]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_8__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_27__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_26__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_16__0_n_0\
    );
\addPostAddMantissa1[23]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_9__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_28__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_27__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[23]_i_17__0_n_0\
    );
\addPostAddMantissa1[23]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00010001"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \ADDStage1.mantissaMin0\(23),
      I5 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      O => \addPostAddMantissa1[23]_i_18__0_n_0\
    );
\addPostAddMantissa1[23]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => addExponentDeltaAMinusB(0),
      I1 => \addPostAddMantissa1[23]_i_35__0_n_0\,
      O => \addPostAddMantissa1[23]_i_19__0_n_0\
    );
\addPostAddMantissa1[23]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_35__0_n_0\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => addALessThanB,
      I3 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_20__0_n_0\
    );
\addPostAddMantissa1[23]_i_21__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_35__0_n_0\,
      I1 => addExponentDeltaAMinusB(0),
      O => \addPostAddMantissa1[23]_i_21__0_n_0\
    );
\addPostAddMantissa1[23]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_36__0_n_0\,
      O => \addPostAddMantissa1[23]_i_22__0_n_0\
    );
\addPostAddMantissa1[23]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_37__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_38__0_n_0\,
      O => \addPostAddMantissa1[23]_i_23__0_n_0\
    );
\addPostAddMantissa1[23]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_36__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_39__0_n_0\,
      O => \addPostAddMantissa1[23]_i_24__0_n_0\
    );
\addPostAddMantissa1[23]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_38__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_40__0_n_0\,
      O => \addPostAddMantissa1[23]_i_25__0_n_0\
    );
\addPostAddMantissa1[23]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_39__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_41__0_n_0\,
      O => \addPostAddMantissa1[23]_i_26__0_n_0\
    );
\addPostAddMantissa1[23]_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_40__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[23]_i_42__0_n_0\,
      O => \addPostAddMantissa1[23]_i_27__0_n_0\
    );
\addPostAddMantissa1[23]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_41__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[23]_i_43__0_n_0\,
      O => \addPostAddMantissa1[23]_i_28__0_n_0\
    );
\addPostAddMantissa1[23]_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(1),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(1),
      O => \addPostAddMantissa1[23]_i_29__0_n_0\
    );
\addPostAddMantissa1[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^adddenormflushedvalb_reg[31]_0\(0),
      I1 => addALessThanB,
      I2 => \^p_1_in\,
      O => \in\
    );
\addPostAddMantissa1[23]_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(2),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(2),
      O => \addPostAddMantissa1[23]_i_30__0_n_0\
    );
\addPostAddMantissa1[23]_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(3),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(3),
      O => \addPostAddMantissa1[23]_i_31__0_n_0\
    );
\addPostAddMantissa1[23]_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addExponentDeltaBMinusA(4),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(4),
      O => \addPostAddMantissa1[23]_i_32__0_n_0\
    );
\addPostAddMantissa1[23]_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[23]_i_34__0_n_0\
    );
\addPostAddMantissa1[23]_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => addExponentDeltaAMinusB(6),
      I1 => addExponentDeltaAMinusB(7),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(5),
      I4 => \addPostAddMantissa1[23]_i_51__0_n_0\,
      O => \addPostAddMantissa1[23]_i_35__0_n_0\
    );
\addPostAddMantissa1[23]_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(22),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[22]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_36__0_n_0\
    );
\addPostAddMantissa1[23]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8CF8B77744747"
    )
        port map (
      I0 => addExponentDeltaBMinusA(4),
      I1 => addALessThanB,
      I2 => addExponentDeltaAMinusB(4),
      I3 => \ADDStage1.mantissaMin0\(23),
      I4 => \^adddenormflushedvalb_reg[31]_0\(0),
      I5 => \^p_1_in\,
      O => \addPostAddMantissa1[23]_i_37__0_n_0\
    );
\addPostAddMantissa1[23]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(21),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[21]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_38__0_n_0\
    );
\addPostAddMantissa1[23]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(20),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[20]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_39__0_n_0\
    );
\addPostAddMantissa1[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[22]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_3__0_n_0\
    );
\addPostAddMantissa1[23]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0FFF00F80C"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_52__0_n_0\,
      O => \addPostAddMantissa1[23]_i_40__0_n_0\
    );
\addPostAddMantissa1[23]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_53__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_54__0_n_0\,
      O => \addPostAddMantissa1[23]_i_41__0_n_0\
    );
\addPostAddMantissa1[23]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_55__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_56__0_n_0\,
      O => \addPostAddMantissa1[23]_i_42__0_n_0\
    );
\addPostAddMantissa1[23]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_57__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_58__0_n_0\,
      O => \addPostAddMantissa1[23]_i_43__0_n_0\
    );
\addPostAddMantissa1[23]_i_45__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[22]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_45__0_n_0\
    );
\addPostAddMantissa1[23]_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[21]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_46__0_n_0\
    );
\addPostAddMantissa1[23]_i_47__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[20]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_47__0_n_0\
    );
\addPostAddMantissa1[23]_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[19]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_48__0_n_0\
    );
\addPostAddMantissa1[23]_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[18]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_49__0_n_0\
    );
\addPostAddMantissa1[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[21]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_4__0_n_0\
    );
\addPostAddMantissa1[23]_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[17]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_50__0_n_0\
    );
\addPostAddMantissa1[23]_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => addExponentDeltaBMinusA(6),
      I1 => addExponentDeltaBMinusA(5),
      I2 => addALessThanB,
      I3 => addExponentDeltaBMinusA(7),
      O => \addPostAddMantissa1[23]_i_51__0_n_0\
    );
\addPostAddMantissa1[23]_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(19),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[19]\,
      I5 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_52__0_n_0\
    );
\addPostAddMantissa1[23]_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(22),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[22]\,
      I5 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[23]_i_53__0_n_0\
    );
\addPostAddMantissa1[23]_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(18),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[18]\,
      I5 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_54__0_n_0\
    );
\addPostAddMantissa1[23]_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(21),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[21]\,
      I5 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[23]_i_55__0_n_0\
    );
\addPostAddMantissa1[23]_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(17),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[17]\,
      I5 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_56__0_n_0\
    );
\addPostAddMantissa1[23]_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(20),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[20]\,
      I5 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_57__0_n_0\
    );
\addPostAddMantissa1[23]_i_58__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(16),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[16]\,
      I5 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_58__0_n_0\
    );
\addPostAddMantissa1[23]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[20]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[23]_i_5__0_n_0\
    );
\addPostAddMantissa1[23]_i_60__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[16]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_60__0_n_0\
    );
\addPostAddMantissa1[23]_i_61__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[15]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[15]\,
      O => \addPostAddMantissa1[23]_i_61__0_n_0\
    );
\addPostAddMantissa1[23]_i_62__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[14]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[14]\,
      O => \addPostAddMantissa1[23]_i_62__0_n_0\
    );
\addPostAddMantissa1[23]_i_63__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[13]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[13]\,
      O => \addPostAddMantissa1[23]_i_63__0_n_0\
    );
\addPostAddMantissa1[23]_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[12]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[12]\,
      O => \addPostAddMantissa1[23]_i_64__0_n_0\
    );
\addPostAddMantissa1[23]_i_65__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[11]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[11]\,
      O => \addPostAddMantissa1[23]_i_65__0_n_0\
    );
\addPostAddMantissa1[23]_i_66__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[10]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[10]\,
      O => \addPostAddMantissa1[23]_i_66__0_n_0\
    );
\addPostAddMantissa1[23]_i_67__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[9]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[9]\,
      O => \addPostAddMantissa1[23]_i_67__0_n_0\
    );
\addPostAddMantissa1[23]_i_68__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[0]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[0]\,
      O => \addPostAddMantissa1[23]_i_68__0_n_0\
    );
\addPostAddMantissa1[23]_i_69__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[8]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[8]\,
      O => \addPostAddMantissa1[23]_i_69__0_n_0\
    );
\addPostAddMantissa1[23]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[19]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[23]_i_6__0_n_0\
    );
\addPostAddMantissa1[23]_i_70__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[7]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[7]\,
      O => \addPostAddMantissa1[23]_i_70__0_n_0\
    );
\addPostAddMantissa1[23]_i_71__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[6]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[6]\,
      O => \addPostAddMantissa1[23]_i_71__0_n_0\
    );
\addPostAddMantissa1[23]_i_72__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[5]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[5]\,
      O => \addPostAddMantissa1[23]_i_72__0_n_0\
    );
\addPostAddMantissa1[23]_i_73__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[4]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[4]\,
      O => \addPostAddMantissa1[23]_i_73__0_n_0\
    );
\addPostAddMantissa1[23]_i_74__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[3]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[3]\,
      O => \addPostAddMantissa1[23]_i_74__0_n_0\
    );
\addPostAddMantissa1[23]_i_75__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[2]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[2]\,
      O => \addPostAddMantissa1[23]_i_75__0_n_0\
    );
\addPostAddMantissa1[23]_i_76__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \addDenormFlushedValB_reg_n_0_[1]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValA_reg_n_0_[1]\,
      O => \addPostAddMantissa1[23]_i_76__0_n_0\
    );
\addPostAddMantissa1[23]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[18]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[23]_i_7__0_n_0\
    );
\addPostAddMantissa1[23]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[17]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[17]\,
      O => \addPostAddMantissa1[23]_i_8__0_n_0\
    );
\addPostAddMantissa1[23]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[16]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[16]\,
      O => \addPostAddMantissa1[23]_i_9__0_n_0\
    );
\addPostAddMantissa1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => addMaxVal1(0),
      I1 => addExponentDeltaAMinusBShiftTooFar,
      I2 => addALessThanB,
      I3 => addExponentDeltaBMinusAShiftTooFar,
      O => addPostAddMantissa1(0)
    );
\addPostAddMantissa1[25]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^adddenormflushedvalb_reg[31]_0\(0),
      I1 => addALessThanB,
      I2 => \^p_1_in\,
      O => \addPostAddMantissa1[25]_i_3__0_n_0\
    );
\addPostAddMantissa1[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[25]_i_4_n_0\
    );
\addPostAddMantissa1[7]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[0]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[0]\,
      O => \addPostAddMantissa1[7]_i_10__0_n_0\
    );
\addPostAddMantissa1[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_3__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_25__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_19__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_11__0_n_0\
    );
\addPostAddMantissa1[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_4__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_19__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_20__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_12__0_n_0\
    );
\addPostAddMantissa1[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_5__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_20__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_21__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_13__0_n_0\
    );
\addPostAddMantissa1[7]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_6__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_22__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_21__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[7]_i_14__0_n_0\
    );
\addPostAddMantissa1[7]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_7__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_22__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_23__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_15__0_n_0\
    );
\addPostAddMantissa1[7]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_8__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_24__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_23__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[7]_i_16__0_n_0\
    );
\addPostAddMantissa1[7]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566656655556566"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_9__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_24__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_25__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_17__0_n_0\
    );
\addPostAddMantissa1[7]_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56565556"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_10__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_20__0_n_0\,
      I2 => \addPostAddMantissa1[7]_i_26__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_25__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_21__0_n_0\,
      O => \addPostAddMantissa1[7]_i_18__0_n_0\
    );
\addPostAddMantissa1[7]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_32__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_27__0_n_0\,
      O => \addPostAddMantissa1[7]_i_19__0_n_0\
    );
\addPostAddMantissa1[7]_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_33__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_28__0_n_0\,
      O => \addPostAddMantissa1[7]_i_20__0_n_0\
    );
\addPostAddMantissa1[7]_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_27__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_29__0_n_0\,
      O => \addPostAddMantissa1[7]_i_21__0_n_0\
    );
\addPostAddMantissa1[7]_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_28__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_30__0_n_0\,
      O => \addPostAddMantissa1[7]_i_22__0_n_0\
    );
\addPostAddMantissa1[7]_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_29__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_31__0_n_0\,
      O => \addPostAddMantissa1[7]_i_23__0_n_0\
    );
\addPostAddMantissa1[7]_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_30__0_n_0\,
      I1 => addExponentDeltaBMinusA(1),
      I2 => addALessThanB,
      I3 => addExponentDeltaAMinusB(1),
      I4 => \addPostAddMantissa1[7]_i_32__0_n_0\,
      O => \addPostAddMantissa1[7]_i_24__0_n_0\
    );
\addPostAddMantissa1[7]_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_31__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I2 => \addPostAddMantissa1[7]_i_33__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_34__0_n_0\,
      O => \addPostAddMantissa1[7]_i_25__0_n_0\
    );
\addPostAddMantissa1[7]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_35__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I2 => \addPostAddMantissa1[7]_i_36__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_29__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_32__0_n_0\,
      I5 => \addPostAddMantissa1[23]_i_19__0_n_0\,
      O => \addPostAddMantissa1[7]_i_26__0_n_0\
    );
\addPostAddMantissa1[7]_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_34__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_42__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[7]_i_37__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_38__0_n_0\,
      O => \addPostAddMantissa1[7]_i_27__0_n_0\
    );
\addPostAddMantissa1[7]_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_36__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_43__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_37__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_39__0_n_0\,
      O => \addPostAddMantissa1[7]_i_28__0_n_0\
    );
\addPostAddMantissa1[7]_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_38__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_44__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_39__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_40__0_n_0\,
      O => \addPostAddMantissa1[7]_i_29__0_n_0\
    );
\addPostAddMantissa1[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => addALessThanB,
      I2 => \^adddenormflushedvalb_reg[31]_0\(0),
      O => \addPostAddMantissa1[7]_i_2__0_n_0\
    );
\addPostAddMantissa1[7]_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_40__0_n_0\,
      I1 => \addPostAddMantissa1[15]_i_45__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_41__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_41__0_n_0\,
      O => \addPostAddMantissa1[7]_i_30__0_n_0\
    );
\addPostAddMantissa1[7]_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[7]_i_37__0_n_0\,
      I1 => \addPostAddMantissa1[7]_i_38__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_42__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_42__0_n_0\,
      O => \addPostAddMantissa1[7]_i_31__0_n_0\
    );
\addPostAddMantissa1[7]_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_37__0_n_0\,
      I1 => \addPostAddMantissa1[7]_i_39__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_30__0_n_0\,
      I3 => \addPostAddMantissa1[15]_i_43__0_n_0\,
      I4 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_43__0_n_0\,
      O => \addPostAddMantissa1[7]_i_32__0_n_0\
    );
\addPostAddMantissa1[7]_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_39__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_55__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_44__0_n_0\,
      O => \addPostAddMantissa1[7]_i_33__0_n_0\
    );
\addPostAddMantissa1[7]_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_44__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_56__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_45__0_n_0\,
      O => \addPostAddMantissa1[7]_i_34__0_n_0\
    );
\addPostAddMantissa1[7]_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_45__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_58__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_46__0_n_0\,
      O => \addPostAddMantissa1[7]_i_35__0_n_0\
    );
\addPostAddMantissa1[7]_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \addPostAddMantissa1[15]_i_41__0_n_0\,
      I1 => \addPostAddMantissa1[23]_i_31__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_57__0_n_0\,
      I3 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_47__0_n_0\,
      O => \addPostAddMantissa1[7]_i_36__0_n_0\
    );
\addPostAddMantissa1[7]_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E5E0E5E5E5E0E0E0"
    )
        port map (
      I0 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I1 => \ADDStage1.mantissaMin0\(15),
      I2 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I3 => \addDenormFlushedValA_reg_n_0_[15]\,
      I4 => addALessThanB,
      I5 => \addDenormFlushedValB_reg_n_0_[15]\,
      O => \addPostAddMantissa1[7]_i_37__0_n_0\
    );
\addPostAddMantissa1[7]_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB8CC"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(23),
      I1 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I2 => \ADDStage1.mantissaMin0\(7),
      I3 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I4 => \addPostAddMantissa1[7]_i_48__0_n_0\,
      O => \addPostAddMantissa1[7]_i_38__0_n_0\
    );
\addPostAddMantissa1[7]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(22),
      I1 => \addPostAddMantissa1[7]_i_49__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(6),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_50__0_n_0\,
      O => \addPostAddMantissa1[7]_i_39__0_n_0\
    );
\addPostAddMantissa1[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[7]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[7]\,
      O => \addPostAddMantissa1[7]_i_3__0_n_0\
    );
\addPostAddMantissa1[7]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(21),
      I1 => \addPostAddMantissa1[7]_i_51__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(5),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_52__0_n_0\,
      O => \addPostAddMantissa1[7]_i_40__0_n_0\
    );
\addPostAddMantissa1[7]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(20),
      I1 => \addPostAddMantissa1[7]_i_53__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(4),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_54__0_n_0\,
      O => \addPostAddMantissa1[7]_i_41__0_n_0\
    );
\addPostAddMantissa1[7]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(19),
      I1 => \addPostAddMantissa1[7]_i_55__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(3),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_56__0_n_0\,
      O => \addPostAddMantissa1[7]_i_42__0_n_0\
    );
\addPostAddMantissa1[7]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(18),
      I1 => \addPostAddMantissa1[7]_i_57__0_n_0\,
      I2 => \addPostAddMantissa1[23]_i_32__0_n_0\,
      I3 => \ADDStage1.mantissaMin0\(2),
      I4 => \addPostAddMantissa1[23]_i_34__0_n_0\,
      I5 => \addPostAddMantissa1[7]_i_58__0_n_0\,
      O => \addPostAddMantissa1[7]_i_43__0_n_0\
    );
\addPostAddMantissa1[7]_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(5),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[5]\,
      I5 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_44__0_n_0\
    );
\addPostAddMantissa1[7]_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(1),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[1]\,
      I5 => \addDenormFlushedValB_reg_n_0_[1]\,
      O => \addPostAddMantissa1[7]_i_45__0_n_0\
    );
\addPostAddMantissa1[7]_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[0]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[0]\,
      O => \addPostAddMantissa1[7]_i_46__0_n_0\
    );
\addPostAddMantissa1[7]_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF8A8FBAB08A80"
    )
        port map (
      I0 => \ADDStage1.mantissaMin0\(4),
      I1 => \^p_1_in\,
      I2 => addALessThanB,
      I3 => \^adddenormflushedvalb_reg[31]_0\(0),
      I4 => \addDenormFlushedValA_reg_n_0_[4]\,
      I5 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_47__0_n_0\
    );
\addPostAddMantissa1[7]_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[7]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[7]\,
      O => \addPostAddMantissa1[7]_i_48__0_n_0\
    );
\addPostAddMantissa1[7]_i_49__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[22]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[22]\,
      O => \addPostAddMantissa1[7]_i_49__0_n_0\
    );
\addPostAddMantissa1[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[6]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[6]\,
      O => \addPostAddMantissa1[7]_i_4__0_n_0\
    );
\addPostAddMantissa1[7]_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[6]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[6]\,
      O => \addPostAddMantissa1[7]_i_50__0_n_0\
    );
\addPostAddMantissa1[7]_i_51__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[21]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[21]\,
      O => \addPostAddMantissa1[7]_i_51__0_n_0\
    );
\addPostAddMantissa1[7]_i_52__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[5]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_52__0_n_0\
    );
\addPostAddMantissa1[7]_i_53__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[20]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[20]\,
      O => \addPostAddMantissa1[7]_i_53__0_n_0\
    );
\addPostAddMantissa1[7]_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[4]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_54__0_n_0\
    );
\addPostAddMantissa1[7]_i_55__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[19]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[19]\,
      O => \addPostAddMantissa1[7]_i_55__0_n_0\
    );
\addPostAddMantissa1[7]_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[3]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[3]\,
      O => \addPostAddMantissa1[7]_i_56__0_n_0\
    );
\addPostAddMantissa1[7]_i_57__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[18]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[18]\,
      O => \addPostAddMantissa1[7]_i_57__0_n_0\
    );
\addPostAddMantissa1[7]_i_58__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \addDenormFlushedValA_reg_n_0_[2]\,
      I1 => addALessThanB,
      I2 => \addDenormFlushedValB_reg_n_0_[2]\,
      O => \addPostAddMantissa1[7]_i_58__0_n_0\
    );
\addPostAddMantissa1[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[5]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[5]\,
      O => \addPostAddMantissa1[7]_i_5__0_n_0\
    );
\addPostAddMantissa1[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[4]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[4]\,
      O => \addPostAddMantissa1[7]_i_6__0_n_0\
    );
\addPostAddMantissa1[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[3]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[3]\,
      O => \addPostAddMantissa1[7]_i_7__0_n_0\
    );
\addPostAddMantissa1[7]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[2]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[2]\,
      O => \addPostAddMantissa1[7]_i_8__0_n_0\
    );
\addPostAddMantissa1[7]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^adddenormflushedvalb_reg[31]_0\(0),
      I2 => \addDenormFlushedValA_reg_n_0_[1]\,
      I3 => addALessThanB,
      I4 => \addDenormFlushedValB_reg_n_0_[1]\,
      O => \addPostAddMantissa1[7]_i_9__0_n_0\
    );
\addPostAddMantissa1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[0]\,
      R => '0'
    );
\addPostAddMantissa1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[10]\,
      R => '0'
    );
\addPostAddMantissa1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[11]\,
      R => '0'
    );
\addPostAddMantissa1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[12]\,
      R => '0'
    );
\addPostAddMantissa1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[13]\,
      R => '0'
    );
\addPostAddMantissa1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[14]\,
      R => '0'
    );
\addPostAddMantissa1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[15]\,
      R => '0'
    );
\addPostAddMantissa1_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[15]_i_1__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[15]_i_1__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[15]_i_1__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[15]_i_1__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[15]_i_1__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[15]_i_1__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[15]_i_1__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[15]_i_1__0_n_7\,
      DI(7) => \addPostAddMantissa1[15]_i_2__0_n_0\,
      DI(6) => \addPostAddMantissa1[15]_i_3__0_n_0\,
      DI(5) => \addPostAddMantissa1[15]_i_4__0_n_0\,
      DI(4) => \addPostAddMantissa1[15]_i_5__0_n_0\,
      DI(3) => \addPostAddMantissa1[15]_i_6__0_n_0\,
      DI(2) => \addPostAddMantissa1[15]_i_7__0_n_0\,
      DI(1) => \addPostAddMantissa1[15]_i_8__0_n_0\,
      DI(0) => \addPostAddMantissa1[15]_i_9__0_n_0\,
      O(7) => \addPostAddMantissa1_reg[15]_i_1__0_n_8\,
      O(6) => \addPostAddMantissa1_reg[15]_i_1__0_n_9\,
      O(5) => \addPostAddMantissa1_reg[15]_i_1__0_n_10\,
      O(4) => \addPostAddMantissa1_reg[15]_i_1__0_n_11\,
      O(3) => \addPostAddMantissa1_reg[15]_i_1__0_n_12\,
      O(2) => \addPostAddMantissa1_reg[15]_i_1__0_n_13\,
      O(1) => \addPostAddMantissa1_reg[15]_i_1__0_n_14\,
      O(0) => \addPostAddMantissa1_reg[15]_i_1__0_n_15\,
      S(7) => \addPostAddMantissa1[15]_i_10__0_n_0\,
      S(6) => \addPostAddMantissa1[15]_i_11__0_n_0\,
      S(5) => \addPostAddMantissa1[15]_i_12__0_n_0\,
      S(4) => \addPostAddMantissa1[15]_i_13__0_n_0\,
      S(3) => \addPostAddMantissa1[15]_i_14__0_n_0\,
      S(2) => \addPostAddMantissa1[15]_i_15__0_n_0\,
      S(1) => \addPostAddMantissa1[15]_i_16__0_n_0\,
      S(0) => \addPostAddMantissa1[15]_i_17__0_n_0\
    );
\addPostAddMantissa1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[16]\,
      R => '0'
    );
\addPostAddMantissa1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[17]\,
      R => '0'
    );
\addPostAddMantissa1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[18]\,
      R => '0'
    );
\addPostAddMantissa1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[19]\,
      R => '0'
    );
\addPostAddMantissa1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[1]\,
      R => '0'
    );
\addPostAddMantissa1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[20]\,
      R => '0'
    );
\addPostAddMantissa1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[21]\,
      R => '0'
    );
\addPostAddMantissa1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[22]\,
      R => '0'
    );
\addPostAddMantissa1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[23]_i_1__0_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[23]\,
      R => '0'
    );
\addPostAddMantissa1_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_1__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_1__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_1__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_1__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_1__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_1__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_1__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_1__0_n_7\,
      DI(7) => \in\,
      DI(6) => \addPostAddMantissa1[23]_i_3__0_n_0\,
      DI(5) => \addPostAddMantissa1[23]_i_4__0_n_0\,
      DI(4) => \addPostAddMantissa1[23]_i_5__0_n_0\,
      DI(3) => \addPostAddMantissa1[23]_i_6__0_n_0\,
      DI(2) => \addPostAddMantissa1[23]_i_7__0_n_0\,
      DI(1) => \addPostAddMantissa1[23]_i_8__0_n_0\,
      DI(0) => \addPostAddMantissa1[23]_i_9__0_n_0\,
      O(7) => \addPostAddMantissa1_reg[23]_i_1__0_n_8\,
      O(6) => \addPostAddMantissa1_reg[23]_i_1__0_n_9\,
      O(5) => \addPostAddMantissa1_reg[23]_i_1__0_n_10\,
      O(4) => \addPostAddMantissa1_reg[23]_i_1__0_n_11\,
      O(3) => \addPostAddMantissa1_reg[23]_i_1__0_n_12\,
      O(2) => \addPostAddMantissa1_reg[23]_i_1__0_n_13\,
      O(1) => \addPostAddMantissa1_reg[23]_i_1__0_n_14\,
      O(0) => \addPostAddMantissa1_reg[23]_i_1__0_n_15\,
      S(7) => \addPostAddMantissa1[23]_i_10__0_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_11__0_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_12__0_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_13__0_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_14__0_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_15__0_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_16__0_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_17__0_n_0\
    );
\addPostAddMantissa1_reg[23]_i_33__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_44__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_addPostAddMantissa1_reg[23]_i_33__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ADDStage1.mantissaMin0\(23),
      CO(4) => \addPostAddMantissa1_reg[23]_i_33__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_33__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_33__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_33__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_33__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => \NLW_addPostAddMantissa1_reg[23]_i_33__0_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \ADDStage1.mantissaMin0\(22 downto 17),
      S(7 downto 6) => B"00",
      S(5) => \addPostAddMantissa1[23]_i_45__0_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_46__0_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_47__0_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_48__0_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_49__0_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_50__0_n_0\
    );
\addPostAddMantissa1_reg[23]_i_44__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_59__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_44__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_44__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_44__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_44__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_44__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_44__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_44__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_44__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage1.mantissaMin0\(16 downto 9),
      S(7) => \addPostAddMantissa1[23]_i_60__0_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_61__0_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_62__0_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_63__0_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_64__0_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_65__0_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_66__0_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_67__0_n_0\
    );
\addPostAddMantissa1_reg[23]_i_59__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1[23]_i_68__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[23]_i_59__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[23]_i_59__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[23]_i_59__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[23]_i_59__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[23]_i_59__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[23]_i_59__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[23]_i_59__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[23]_i_59__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage1.mantissaMin0\(8 downto 1),
      S(7) => \addPostAddMantissa1[23]_i_69__0_n_0\,
      S(6) => \addPostAddMantissa1[23]_i_70__0_n_0\,
      S(5) => \addPostAddMantissa1[23]_i_71__0_n_0\,
      S(4) => \addPostAddMantissa1[23]_i_72__0_n_0\,
      S(3) => \addPostAddMantissa1[23]_i_73__0_n_0\,
      S(2) => \addPostAddMantissa1[23]_i_74__0_n_0\,
      S(1) => \addPostAddMantissa1[23]_i_75__0_n_0\,
      S(0) => \addPostAddMantissa1[23]_i_76__0_n_0\
    );
\addPostAddMantissa1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[25]_i_2__0_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[24]\,
      R => '0'
    );
\addPostAddMantissa1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[25]_i_2__0_n_14\,
      Q => \^addpostaddmantissa1_reg[25]_0\(0),
      R => '0'
    );
\addPostAddMantissa1_reg[25]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1_reg[23]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_addPostAddMantissa1_reg[25]_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \addPostAddMantissa1_reg[25]_i_2__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \addPostAddMantissa1[25]_i_3__0_n_0\,
      O(7 downto 2) => \NLW_addPostAddMantissa1_reg[25]_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \addPostAddMantissa1_reg[25]_i_2__0_n_14\,
      O(0) => \addPostAddMantissa1_reg[25]_i_2__0_n_15\,
      S(7 downto 1) => B"0000001",
      S(0) => \addPostAddMantissa1[25]_i_4_n_0\
    );
\addPostAddMantissa1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_13\,
      Q => \addPostAddMantissa1_reg_n_0_[2]\,
      R => '0'
    );
\addPostAddMantissa1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_12\,
      Q => \addPostAddMantissa1_reg_n_0_[3]\,
      R => '0'
    );
\addPostAddMantissa1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_11\,
      Q => \addPostAddMantissa1_reg_n_0_[4]\,
      R => '0'
    );
\addPostAddMantissa1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_10\,
      Q => \addPostAddMantissa1_reg_n_0_[5]\,
      R => '0'
    );
\addPostAddMantissa1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_9\,
      Q => \addPostAddMantissa1_reg_n_0_[6]\,
      R => '0'
    );
\addPostAddMantissa1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[7]_i_1__0_n_8\,
      Q => \addPostAddMantissa1_reg_n_0_[7]\,
      R => '0'
    );
\addPostAddMantissa1_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa1[7]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa1_reg[7]_i_1__0_n_0\,
      CO(6) => \addPostAddMantissa1_reg[7]_i_1__0_n_1\,
      CO(5) => \addPostAddMantissa1_reg[7]_i_1__0_n_2\,
      CO(4) => \addPostAddMantissa1_reg[7]_i_1__0_n_3\,
      CO(3) => \addPostAddMantissa1_reg[7]_i_1__0_n_4\,
      CO(2) => \addPostAddMantissa1_reg[7]_i_1__0_n_5\,
      CO(1) => \addPostAddMantissa1_reg[7]_i_1__0_n_6\,
      CO(0) => \addPostAddMantissa1_reg[7]_i_1__0_n_7\,
      DI(7) => \addPostAddMantissa1[7]_i_3__0_n_0\,
      DI(6) => \addPostAddMantissa1[7]_i_4__0_n_0\,
      DI(5) => \addPostAddMantissa1[7]_i_5__0_n_0\,
      DI(4) => \addPostAddMantissa1[7]_i_6__0_n_0\,
      DI(3) => \addPostAddMantissa1[7]_i_7__0_n_0\,
      DI(2) => \addPostAddMantissa1[7]_i_8__0_n_0\,
      DI(1) => \addPostAddMantissa1[7]_i_9__0_n_0\,
      DI(0) => \addPostAddMantissa1[7]_i_10__0_n_0\,
      O(7) => \addPostAddMantissa1_reg[7]_i_1__0_n_8\,
      O(6) => \addPostAddMantissa1_reg[7]_i_1__0_n_9\,
      O(5) => \addPostAddMantissa1_reg[7]_i_1__0_n_10\,
      O(4) => \addPostAddMantissa1_reg[7]_i_1__0_n_11\,
      O(3) => \addPostAddMantissa1_reg[7]_i_1__0_n_12\,
      O(2) => \addPostAddMantissa1_reg[7]_i_1__0_n_13\,
      O(1) => \addPostAddMantissa1_reg[7]_i_1__0_n_14\,
      O(0) => \addPostAddMantissa1_reg[7]_i_1__0_n_15\,
      S(7) => \addPostAddMantissa1[7]_i_11__0_n_0\,
      S(6) => \addPostAddMantissa1[7]_i_12__0_n_0\,
      S(5) => \addPostAddMantissa1[7]_i_13__0_n_0\,
      S(4) => \addPostAddMantissa1[7]_i_14__0_n_0\,
      S(3) => \addPostAddMantissa1[7]_i_15__0_n_0\,
      S(2) => \addPostAddMantissa1[7]_i_16__0_n_0\,
      S(1) => \addPostAddMantissa1[7]_i_17__0_n_0\,
      S(0) => \addPostAddMantissa1[7]_i_18__0_n_0\
    );
\addPostAddMantissa1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_15\,
      Q => \addPostAddMantissa1_reg_n_0_[8]\,
      R => '0'
    );
\addPostAddMantissa1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa1(0),
      D => \addPostAddMantissa1_reg[15]_i_1__0_n_14\,
      Q => \addPostAddMantissa1_reg_n_0_[9]\,
      R => '0'
    );
\addPostAddMantissa[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00AAAAE2E2E2E2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[0]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \addPostAddMantissa1_reg_n_0_[1]\,
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \ADDStage2.postAddMantissa0\(24),
      I5 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[0]_i_1__0_n_0\
    );
\addPostAddMantissa[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(11),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(10),
      I4 => \addPostAddMantissa[10]_i_2__0_n_0\,
      O => \addPostAddMantissa[10]_i_1__0_n_0\
    );
\addPostAddMantissa[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      I1 => \addPostAddMantissa1_reg_n_0_[10]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[10]_i_2__0_n_0\
    );
\addPostAddMantissa[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(12),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(11),
      I4 => \addPostAddMantissa[11]_i_2__0_n_0\,
      O => \addPostAddMantissa[11]_i_1__0_n_0\
    );
\addPostAddMantissa[11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[12]\,
      I1 => \addPostAddMantissa1_reg_n_0_[11]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[11]_i_2__0_n_0\
    );
\addPostAddMantissa[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(12),
      I4 => \addPostAddMantissa[12]_i_2__0_n_0\,
      O => \addPostAddMantissa[12]_i_1__0_n_0\
    );
\addPostAddMantissa[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[12]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[12]_i_2__0_n_0\
    );
\addPostAddMantissa[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(14),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(13),
      I4 => \addPostAddMantissa[13]_i_2__0_n_0\,
      O => \addPostAddMantissa[13]_i_1__0_n_0\
    );
\addPostAddMantissa[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      I1 => \addPostAddMantissa1_reg_n_0_[13]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[13]_i_2__0_n_0\
    );
\addPostAddMantissa[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(15),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(14),
      I4 => \addPostAddMantissa[14]_i_2__0_n_0\,
      O => \addPostAddMantissa[14]_i_1__0_n_0\
    );
\addPostAddMantissa[14]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[15]\,
      I1 => \addPostAddMantissa1_reg_n_0_[14]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[14]_i_2__0_n_0\
    );
\addPostAddMantissa[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(16),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(15),
      I4 => \addPostAddMantissa[15]_i_2__0_n_0\,
      O => \addPostAddMantissa[15]_i_1__0_n_0\
    );
\addPostAddMantissa[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[16]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[15]_i_2__0_n_0\
    );
\addPostAddMantissa[16]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      O => \addPostAddMantissa[16]_i_10__0_n_0\
    );
\addPostAddMantissa[16]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[9]\,
      O => \addPostAddMantissa[16]_i_11__0_n_0\
    );
\addPostAddMantissa[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(17),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(16),
      I4 => \addPostAddMantissa[16]_i_3__0_n_0\,
      O => \addPostAddMantissa[16]_i_1__0_n_0\
    );
\addPostAddMantissa[16]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[16]_i_3__0_n_0\
    );
\addPostAddMantissa[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[16]\,
      O => \addPostAddMantissa[16]_i_4__0_n_0\
    );
\addPostAddMantissa[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[15]\,
      O => \addPostAddMantissa[16]_i_5__0_n_0\
    );
\addPostAddMantissa[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      O => \addPostAddMantissa[16]_i_6__0_n_0\
    );
\addPostAddMantissa[16]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      O => \addPostAddMantissa[16]_i_7__0_n_0\
    );
\addPostAddMantissa[16]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[12]\,
      O => \addPostAddMantissa[16]_i_8__0_n_0\
    );
\addPostAddMantissa[16]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addPostAddMantissa[16]_i_9__0_n_0\
    );
\addPostAddMantissa[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(18),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(17),
      I4 => \addPostAddMantissa[17]_i_2__0_n_0\,
      O => \addPostAddMantissa[17]_i_1__0_n_0\
    );
\addPostAddMantissa[17]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[18]\,
      I1 => \addPostAddMantissa1_reg_n_0_[17]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[17]_i_2__0_n_0\
    );
\addPostAddMantissa[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(19),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(18),
      I4 => \addPostAddMantissa[18]_i_2__0_n_0\,
      O => \addPostAddMantissa[18]_i_1__0_n_0\
    );
\addPostAddMantissa[18]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[18]_i_2__0_n_0\
    );
\addPostAddMantissa[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(20),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(19),
      I4 => \addPostAddMantissa[19]_i_2__0_n_0\,
      O => \addPostAddMantissa[19]_i_1__0_n_0\
    );
\addPostAddMantissa[19]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[19]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[19]_i_2__0_n_0\
    );
\addPostAddMantissa[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(2),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \addPostAddMantissa[1]_i_2__0_n_0\,
      O => \addPostAddMantissa[1]_i_1__0_n_0\
    );
\addPostAddMantissa[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[2]\,
      I1 => \addPostAddMantissa1_reg_n_0_[1]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[1]_i_2__0_n_0\
    );
\addPostAddMantissa[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(21),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(20),
      I4 => \addPostAddMantissa[20]_i_2__0_n_0\,
      O => \addPostAddMantissa[20]_i_1__0_n_0\
    );
\addPostAddMantissa[20]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      I1 => \addPostAddMantissa1_reg_n_0_[20]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[20]_i_2__0_n_0\
    );
\addPostAddMantissa[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(22),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(21),
      I4 => \addPostAddMantissa[21]_i_2__0_n_0\,
      O => \addPostAddMantissa[21]_i_1__0_n_0\
    );
\addPostAddMantissa[21]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      I1 => \addPostAddMantissa1_reg_n_0_[21]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[21]_i_2__0_n_0\
    );
\addPostAddMantissa[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(23),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(22),
      I4 => \addPostAddMantissa[22]_i_2__0_n_0\,
      O => \addPostAddMantissa[22]_i_1__0_n_0\
    );
\addPostAddMantissa[22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      I1 => \addPostAddMantissa1_reg_n_0_[22]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[22]_i_2__0_n_0\
    );
\addPostAddMantissa[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(3),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(2),
      I4 => \addPostAddMantissa[2]_i_2__0_n_0\,
      O => \addPostAddMantissa[2]_i_1__0_n_0\
    );
\addPostAddMantissa[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[3]\,
      I1 => \addPostAddMantissa1_reg_n_0_[2]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[2]_i_2__0_n_0\
    );
\addPostAddMantissa[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(4),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(3),
      I4 => \addPostAddMantissa[3]_i_2__0_n_0\,
      O => \addPostAddMantissa[3]_i_1__0_n_0\
    );
\addPostAddMantissa[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[4]\,
      I1 => \addPostAddMantissa1_reg_n_0_[3]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[3]_i_2__0_n_0\
    );
\addPostAddMantissa[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(5),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(4),
      I4 => \addPostAddMantissa[4]_i_2__0_n_0\,
      O => \addPostAddMantissa[4]_i_1__0_n_0\
    );
\addPostAddMantissa[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      I1 => \addPostAddMantissa1_reg_n_0_[4]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[4]_i_2__0_n_0\
    );
\addPostAddMantissa[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(6),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \addPostAddMantissa[5]_i_2__0_n_0\,
      O => \addPostAddMantissa[5]_i_1__0_n_0\
    );
\addPostAddMantissa[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[6]\,
      I1 => \addPostAddMantissa1_reg_n_0_[5]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[5]_i_2__0_n_0\
    );
\addPostAddMantissa[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(7),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(6),
      I4 => \addPostAddMantissa[6]_i_2__0_n_0\,
      O => \addPostAddMantissa[6]_i_1__0_n_0\
    );
\addPostAddMantissa[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      I1 => \addPostAddMantissa1_reg_n_0_[6]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[6]_i_2__0_n_0\
    );
\addPostAddMantissa[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(8),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(7),
      I4 => \addPostAddMantissa[7]_i_2__0_n_0\,
      O => \addPostAddMantissa[7]_i_1__0_n_0\
    );
\addPostAddMantissa[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[8]\,
      I1 => \addPostAddMantissa1_reg_n_0_[7]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[7]_i_2__0_n_0\
    );
\addPostAddMantissa[8]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[3]\,
      O => \addPostAddMantissa[8]_i_10__0_n_0\
    );
\addPostAddMantissa[8]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[2]\,
      O => \addPostAddMantissa[8]_i_11__0_n_0\
    );
\addPostAddMantissa[8]_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[1]\,
      O => \addPostAddMantissa[8]_i_12__0_n_0\
    );
\addPostAddMantissa[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(9),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(8),
      I4 => \addPostAddMantissa[8]_i_3__0_n_0\,
      O => \addPostAddMantissa[8]_i_1__0_n_0\
    );
\addPostAddMantissa[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[9]\,
      I1 => \addPostAddMantissa1_reg_n_0_[8]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[8]_i_3__0_n_0\
    );
\addPostAddMantissa[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[0]\,
      O => \addPostAddMantissa[8]_i_4__0_n_0\
    );
\addPostAddMantissa[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[8]\,
      O => \addPostAddMantissa[8]_i_5__0_n_0\
    );
\addPostAddMantissa[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      O => \addPostAddMantissa[8]_i_6__0_n_0\
    );
\addPostAddMantissa[8]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[6]\,
      O => \addPostAddMantissa[8]_i_7__0_n_0\
    );
\addPostAddMantissa[8]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      O => \addPostAddMantissa[8]_i_8__0_n_0\
    );
\addPostAddMantissa[8]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[4]\,
      O => \addPostAddMantissa[8]_i_9__0_n_0\
    );
\addPostAddMantissa[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB080"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(9),
      I4 => \addPostAddMantissa[9]_i_2__0_n_0\,
      O => \addPostAddMantissa[9]_i_1__0_n_0\
    );
\addPostAddMantissa[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[9]\,
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addPostAddMantissa[9]_i_2__0_n_0\
    );
\addPostAddMantissa_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[0]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[0]\,
      R => '0'
    );
\addPostAddMantissa_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[10]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[10]\,
      R => '0'
    );
\addPostAddMantissa_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[11]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[11]\,
      R => '0'
    );
\addPostAddMantissa_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[12]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[12]\,
      R => '0'
    );
\addPostAddMantissa_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[13]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[13]\,
      R => '0'
    );
\addPostAddMantissa_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[14]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[14]\,
      R => '0'
    );
\addPostAddMantissa_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[15]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[15]\,
      R => '0'
    );
\addPostAddMantissa_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[16]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[16]\,
      R => '0'
    );
\addPostAddMantissa_reg[16]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa_reg[8]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa_reg[16]_i_2__0_n_0\,
      CO(6) => \addPostAddMantissa_reg[16]_i_2__0_n_1\,
      CO(5) => \addPostAddMantissa_reg[16]_i_2__0_n_2\,
      CO(4) => \addPostAddMantissa_reg[16]_i_2__0_n_3\,
      CO(3) => \addPostAddMantissa_reg[16]_i_2__0_n_4\,
      CO(2) => \addPostAddMantissa_reg[16]_i_2__0_n_5\,
      CO(1) => \addPostAddMantissa_reg[16]_i_2__0_n_6\,
      CO(0) => \addPostAddMantissa_reg[16]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(16 downto 9),
      S(7) => \addPostAddMantissa[16]_i_4__0_n_0\,
      S(6) => \addPostAddMantissa[16]_i_5__0_n_0\,
      S(5) => \addPostAddMantissa[16]_i_6__0_n_0\,
      S(4) => \addPostAddMantissa[16]_i_7__0_n_0\,
      S(3) => \addPostAddMantissa[16]_i_8__0_n_0\,
      S(2) => \addPostAddMantissa[16]_i_9__0_n_0\,
      S(1) => \addPostAddMantissa[16]_i_10__0_n_0\,
      S(0) => \addPostAddMantissa[16]_i_11__0_n_0\
    );
\addPostAddMantissa_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[17]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[17]\,
      R => '0'
    );
\addPostAddMantissa_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[18]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[18]\,
      R => '0'
    );
\addPostAddMantissa_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[19]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[19]\,
      R => '0'
    );
\addPostAddMantissa_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[1]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[1]\,
      R => '0'
    );
\addPostAddMantissa_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[20]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[20]\,
      R => '0'
    );
\addPostAddMantissa_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[21]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[21]\,
      R => '0'
    );
\addPostAddMantissa_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[22]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[22]\,
      R => '0'
    );
\addPostAddMantissa_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[2]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[2]\,
      R => '0'
    );
\addPostAddMantissa_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[3]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[3]\,
      R => '0'
    );
\addPostAddMantissa_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[4]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[4]\,
      R => '0'
    );
\addPostAddMantissa_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[5]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[5]\,
      R => '0'
    );
\addPostAddMantissa_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[6]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[6]\,
      R => '0'
    );
\addPostAddMantissa_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[7]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[7]\,
      R => '0'
    );
\addPostAddMantissa_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[8]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[8]\,
      R => '0'
    );
\addPostAddMantissa_reg[8]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa[8]_i_4__0_n_0\,
      CI_TOP => '0',
      CO(7) => \addPostAddMantissa_reg[8]_i_2__0_n_0\,
      CO(6) => \addPostAddMantissa_reg[8]_i_2__0_n_1\,
      CO(5) => \addPostAddMantissa_reg[8]_i_2__0_n_2\,
      CO(4) => \addPostAddMantissa_reg[8]_i_2__0_n_3\,
      CO(3) => \addPostAddMantissa_reg[8]_i_2__0_n_4\,
      CO(2) => \addPostAddMantissa_reg[8]_i_2__0_n_5\,
      CO(1) => \addPostAddMantissa_reg[8]_i_2__0_n_6\,
      CO(0) => \addPostAddMantissa_reg[8]_i_2__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(8 downto 1),
      S(7) => \addPostAddMantissa[8]_i_5__0_n_0\,
      S(6) => \addPostAddMantissa[8]_i_6__0_n_0\,
      S(5) => \addPostAddMantissa[8]_i_7__0_n_0\,
      S(4) => \addPostAddMantissa[8]_i_8__0_n_0\,
      S(3) => \addPostAddMantissa[8]_i_9__0_n_0\,
      S(2) => \addPostAddMantissa[8]_i_10__0_n_0\,
      S(1) => \addPostAddMantissa[8]_i_11__0_n_0\,
      S(0) => \addPostAddMantissa[8]_i_12__0_n_0\
    );
\addPostAddMantissa_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addPostAddMantissa[9]_i_1__0_n_0\,
      Q => \addPostAddMantissa_reg_n_0_[9]\,
      R => '0'
    );
\addRenormalizeShiftAmount[0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[8]\,
      I2 => \addRenormalizeShiftAmount[0]_i_12__0_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[7]\,
      I4 => \addPostAddMantissa1_reg_n_0_[9]\,
      I5 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addRenormalizeShiftAmount[0]_i_10__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF000400"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      I1 => \addPostAddMantissa1_reg_n_0_[14]\,
      I2 => \addPostAddMantissa1_reg_n_0_[15]\,
      I3 => \addRenormalizeShiftAmount[0]_i_13__0_n_0\,
      I4 => \addPostAddMantissa1_reg_n_0_[18]\,
      I5 => \addPostAddMantissa1_reg_n_0_[19]\,
      O => \addRenormalizeShiftAmount[0]_i_11__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[5]\,
      I1 => \addPostAddMantissa1_reg_n_0_[3]\,
      I2 => \addPostAddMantissa1_reg_n_0_[2]\,
      I3 => \addPostAddMantissa1_reg_n_0_[1]\,
      I4 => \addPostAddMantissa1_reg_n_0_[4]\,
      I5 => \addPostAddMantissa1_reg_n_0_[6]\,
      O => \addRenormalizeShiftAmount[0]_i_12__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      I1 => \addPostAddMantissa1_reg_n_0_[24]\,
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \addPostAddMantissa1_reg_n_0_[21]\,
      O => \addRenormalizeShiftAmount[0]_i_13__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[0]_i_2__0_n_0\,
      I1 => \addRenormalizeShiftAmount[0]_i_3__0_n_0\,
      I2 => \addRenormalizeShiftAmount[0]_i_4__0_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[16]\,
      I4 => \addRenormalizeShiftAmount[4]_i_7__0_n_0\,
      I5 => \addRenormalizeShiftAmount[0]_i_5__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_1__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(16),
      I1 => \addRenormalizeShiftAmount[4]_i_4__0_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(14),
      I3 => \ADDStage2.postAddMantissa0\(15),
      O => \addRenormalizeShiftAmount[0]_i_2__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(15),
      I2 => \addRenormalizeShiftAmount[4]_i_4__0_n_0\,
      I3 => \ADDStage2.postAddMantissa0\(12),
      I4 => \addRenormalizeShiftAmount[0]_i_6__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_3__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F2"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[21]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[0]_i_4__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAFF08"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_5__0_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(18),
      I2 => \ADDStage2.postAddMantissa0\(19),
      I3 => \addRenormalizeShiftAmount[0]_i_7__0_n_0\,
      I4 => \ADDStage2.postAddMantissa0\(20),
      I5 => \addRenormalizeShiftAmount[0]_i_8__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_5__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEEFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(8),
      I2 => \addRenormalizeShiftAmount[0]_i_9__0_n_0\,
      I3 => \ADDStage2.postAddMantissa0\(7),
      I4 => \ADDStage2.postAddMantissa0\(9),
      I5 => \ADDStage2.postAddMantissa0\(11),
      O => \addRenormalizeShiftAmount[0]_i_6__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addRenormalizeShiftAmount[4]_i_7__0_n_0\,
      I3 => \addPostAddMantissa1_reg_n_0_[12]\,
      I4 => \addRenormalizeShiftAmount[0]_i_10__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_7__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(22),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \addRenormalizeShiftAmount[0]_i_11__0_n_0\,
      O => \addRenormalizeShiftAmount[0]_i_8__0_n_0\
    );
\addRenormalizeShiftAmount[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551011"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(5),
      I1 => \ADDStage2.postAddMantissa0\(3),
      I2 => \ADDStage2.postAddMantissa0\(2),
      I3 => \ADDStage2.postAddMantissa0\(1),
      I4 => \ADDStage2.postAddMantissa0\(4),
      I5 => \ADDStage2.postAddMantissa0\(6),
      O => \addRenormalizeShiftAmount[0]_i_9__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(7),
      I1 => \ADDStage2.postAddMantissa0\(6),
      I2 => \ADDStage2.postAddMantissa0\(4),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \ADDStage2.postAddMantissa0\(2),
      I5 => \ADDStage2.postAddMantissa0\(3),
      O => \addRenormalizeShiftAmount[1]_i_10__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \addPostAddMantissa1_reg_n_0_[23]\,
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addRenormalizeShiftAmount[1]_i_11__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_13__0_n_0\,
      I1 => \addRenormalizeShiftAmount[1]_i_14__0_n_0\,
      I2 => \addPostAddMantissa1_reg_n_0_[9]\,
      I3 => \addPostAddMantissa1_reg_n_0_[8]\,
      I4 => \addPostAddMantissa1_reg_n_0_[13]\,
      I5 => \addPostAddMantissa1_reg_n_0_[12]\,
      O => \addRenormalizeShiftAmount[1]_i_12__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[10]\,
      I1 => \addPostAddMantissa1_reg_n_0_[11]\,
      O => \addRenormalizeShiftAmount[1]_i_13__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111011101111"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[7]\,
      I1 => \addPostAddMantissa1_reg_n_0_[6]\,
      I2 => \addPostAddMantissa1_reg_n_0_[4]\,
      I3 => \addPostAddMantissa1_reg_n_0_[5]\,
      I4 => \addPostAddMantissa1_reg_n_0_[2]\,
      I5 => \addPostAddMantissa1_reg_n_0_[3]\,
      O => \addRenormalizeShiftAmount[1]_i_14__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBAAAAA"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_2__0_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(22),
      I2 => \ADDStage2.postAddMantissa0\(20),
      I3 => \ADDStage2.postAddMantissa0\(21),
      I4 => \addRenormalizeShiftAmount[1]_i_3__0_n_0\,
      I5 => \addRenormalizeShiftAmount[1]_i_4__0_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_1__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAA8A8A8A8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_5__0_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(17),
      I3 => \ADDStage2.postAddMantissa0\(15),
      I4 => \ADDStage2.postAddMantissa0\(14),
      I5 => \addRenormalizeShiftAmount[1]_i_6__0_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_2__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(24),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(23),
      O => \addRenormalizeShiftAmount[1]_i_3__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002220"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_7__0_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[23]\,
      I2 => \addPostAddMantissa1_reg_n_0_[21]\,
      I3 => \addPostAddMantissa1_reg_n_0_[20]\,
      I4 => \addPostAddMantissa1_reg_n_0_[22]\,
      I5 => \addRenormalizeShiftAmount[1]_i_8__0_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_4__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(19),
      I1 => \ADDStage2.postAddMantissa0\(18),
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \^addpostaddmantissa1_reg[25]_0\(0),
      I5 => \ADDStage2.postAddMantissa0\(24),
      O => \addRenormalizeShiftAmount[1]_i_5__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5554"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_9__0_n_0\,
      I1 => \addRenormalizeShiftAmount[1]_i_10__0_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(9),
      I3 => \ADDStage2.postAddMantissa0\(8),
      I4 => \ADDStage2.postAddMantissa0\(13),
      I5 => \ADDStage2.postAddMantissa0\(12),
      O => \addRenormalizeShiftAmount[1]_i_6__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      O => \addRenormalizeShiftAmount[1]_i_7__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAA8A8A8A8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[1]_i_11__0_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[17]\,
      I3 => \addPostAddMantissa1_reg_n_0_[15]\,
      I4 => \addPostAddMantissa1_reg_n_0_[14]\,
      I5 => \addRenormalizeShiftAmount[1]_i_12__0_n_0\,
      O => \addRenormalizeShiftAmount[1]_i_8__0_n_0\
    );
\addRenormalizeShiftAmount[1]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(10),
      I1 => \ADDStage2.postAddMantissa0\(11),
      O => \addRenormalizeShiftAmount[1]_i_9__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      O => \addRenormalizeShiftAmount[2]_i_10__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      O => \addRenormalizeShiftAmount[2]_i_11__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      O => \addRenormalizeShiftAmount[2]_i_12__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[19]\,
      O => \addRenormalizeShiftAmount[2]_i_13__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[18]\,
      O => \addRenormalizeShiftAmount[2]_i_14__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[17]\,
      O => \addRenormalizeShiftAmount[2]_i_15__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[22]\,
      I1 => \addPostAddMantissa1_reg_n_0_[20]\,
      I2 => \addPostAddMantissa1_reg_n_0_[21]\,
      I3 => \^addpostaddmantissa1_reg[25]_0\(0),
      I4 => \addPostAddMantissa1_reg_n_0_[24]\,
      I5 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[2]_i_16__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_11__0_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[7]\,
      I2 => \addPostAddMantissa1_reg_n_0_[6]\,
      I3 => \addPostAddMantissa1_reg_n_0_[5]\,
      I4 => \addPostAddMantissa1_reg_n_0_[4]\,
      I5 => \addRenormalizeShiftAmount[2]_i_18__0_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_17__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[14]\,
      I1 => \addPostAddMantissa1_reg_n_0_[12]\,
      I2 => \addPostAddMantissa1_reg_n_0_[15]\,
      I3 => \addPostAddMantissa1_reg_n_0_[13]\,
      O => \addRenormalizeShiftAmount[2]_i_18__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E0000"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_2__0_n_0\,
      I1 => \addRenormalizeShiftAmount[2]_i_3__0_n_0\,
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(20),
      I4 => \addRenormalizeShiftAmount[2]_i_5__0_n_0\,
      I5 => \addRenormalizeShiftAmount[2]_i_6__0_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_1__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAB"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_10__0_n_0\,
      I1 => \ADDStage2.postAddMantissa0\(7),
      I2 => \ADDStage2.postAddMantissa0\(6),
      I3 => \ADDStage2.postAddMantissa0\(5),
      I4 => \ADDStage2.postAddMantissa0\(4),
      I5 => \addRenormalizeShiftAmount[2]_i_7__0_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_2__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(18),
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(19),
      I3 => \ADDStage2.postAddMantissa0\(17),
      O => \addRenormalizeShiftAmount[2]_i_3__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(23),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \ADDStage2.postAddMantissa0\(24),
      I3 => \ADDStage2.postAddMantissa0\(21),
      O => \addRenormalizeShiftAmount[2]_i_5__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[2]_i_16__0_n_0\,
      I1 => \addPostAddMantissa1_reg_n_0_[18]\,
      I2 => \addPostAddMantissa1_reg_n_0_[16]\,
      I3 => \addPostAddMantissa1_reg_n_0_[19]\,
      I4 => \addPostAddMantissa1_reg_n_0_[17]\,
      I5 => \addRenormalizeShiftAmount[2]_i_17__0_n_0\,
      O => \addRenormalizeShiftAmount[2]_i_6__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(14),
      I1 => \ADDStage2.postAddMantissa0\(12),
      I2 => \ADDStage2.postAddMantissa0\(15),
      I3 => \ADDStage2.postAddMantissa0\(13),
      O => \addRenormalizeShiftAmount[2]_i_7__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[24]\,
      O => \addRenormalizeShiftAmount[2]_i_8__0_n_0\
    );
\addRenormalizeShiftAmount[2]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[23]\,
      O => \addRenormalizeShiftAmount[2]_i_9__0_n_0\
    );
\addRenormalizeShiftAmount[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_4__0_n_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_5__0_n_0\,
      I2 => \addRenormalizeShiftAmount[4]_i_6__0_n_0\,
      I3 => \addRenormalizeShiftAmount[4]_i_7__0_n_0\,
      I4 => \addRenormalizeShiftAmount[4]_i_8__0_n_0\,
      I5 => \addRenormalizeShiftAmount[4]_i_9__0_n_0\,
      O => \addRenormalizeShiftAmount[3]_i_1__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(11),
      I1 => \ADDStage2.postAddMantissa0\(10),
      I2 => \ADDStage2.postAddMantissa0\(9),
      I3 => \ADDStage2.postAddMantissa0\(8),
      O => \addRenormalizeShiftAmount[4]_i_10__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[11]\,
      I1 => \addPostAddMantissa1_reg_n_0_[10]\,
      I2 => \addPostAddMantissa1_reg_n_0_[9]\,
      I3 => \addPostAddMantissa1_reg_n_0_[8]\,
      O => \addRenormalizeShiftAmount[4]_i_11__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^addpipelinevalidstage1\,
      I1 => \addRenormalizeShiftAmount[4]_i_3__0_n_0\,
      I2 => \^addearlyoutbypassenable1_reg_0\,
      I3 => \^addsamenumberdifferentsigns1_reg_0\,
      O => addPostAddMantissa(0)
    );
\addRenormalizeShiftAmount[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \addRenormalizeShiftAmount[4]_i_4__0_n_0\,
      I1 => \addRenormalizeShiftAmount[4]_i_5__0_n_0\,
      I2 => \addRenormalizeShiftAmount[4]_i_6__0_n_0\,
      I3 => \addRenormalizeShiftAmount[4]_i_7__0_n_0\,
      I4 => \addRenormalizeShiftAmount[4]_i_8__0_n_0\,
      I5 => \addRenormalizeShiftAmount[4]_i_9__0_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_2__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF47FFFF"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(24),
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \addMaxVal1_reg_n_0_[23]\,
      I4 => \addMaxVal1_reg_n_0_[30]\,
      I5 => \addFinalExp[7]_i_2__0_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_3__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(21),
      I1 => \ADDStage2.postAddMantissa0\(24),
      I2 => \^addpostaddmantissa1_reg[25]_0\(0),
      I3 => \ADDStage2.postAddMantissa0\(23),
      I4 => \ADDStage2.postAddMantissa0\(19),
      I5 => \ADDStage2.postAddMantissa0\(17),
      O => \addRenormalizeShiftAmount[4]_i_4__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(20),
      I1 => \ADDStage2.postAddMantissa0\(16),
      I2 => \ADDStage2.postAddMantissa0\(22),
      I3 => \ADDStage2.postAddMantissa0\(18),
      O => \addRenormalizeShiftAmount[4]_i_5__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ADDStage2.postAddMantissa0\(13),
      I1 => \ADDStage2.postAddMantissa0\(15),
      I2 => \ADDStage2.postAddMantissa0\(12),
      I3 => \ADDStage2.postAddMantissa0\(14),
      I4 => \addRenormalizeShiftAmount[4]_i_10__0_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_6__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[21]\,
      I1 => \^addpostaddmantissa1_reg[25]_0\(0),
      I2 => \addPostAddMantissa1_reg_n_0_[24]\,
      I3 => \addPostAddMantissa1_reg_n_0_[23]\,
      I4 => \addPostAddMantissa1_reg_n_0_[19]\,
      I5 => \addPostAddMantissa1_reg_n_0_[17]\,
      O => \addRenormalizeShiftAmount[4]_i_7__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[20]\,
      I1 => \addPostAddMantissa1_reg_n_0_[16]\,
      I2 => \addPostAddMantissa1_reg_n_0_[22]\,
      I3 => \addPostAddMantissa1_reg_n_0_[18]\,
      O => \addRenormalizeShiftAmount[4]_i_8__0_n_0\
    );
\addRenormalizeShiftAmount[4]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \addPostAddMantissa1_reg_n_0_[13]\,
      I1 => \addPostAddMantissa1_reg_n_0_[15]\,
      I2 => \addPostAddMantissa1_reg_n_0_[12]\,
      I3 => \addPostAddMantissa1_reg_n_0_[14]\,
      I4 => \addRenormalizeShiftAmount[4]_i_11__0_n_0\,
      O => \addRenormalizeShiftAmount[4]_i_9__0_n_0\
    );
\addRenormalizeShiftAmount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[0]_i_1__0_n_0\,
      Q => R(0),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[1]_i_1__0_n_0\,
      Q => R(1),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[2]_i_1__0_n_0\,
      Q => R(2),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[2]_i_4__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \addPostAddMantissa_reg[16]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_addRenormalizeShiftAmount_reg[2]_i_4__0_CO_UNCONNECTED\(7),
      CO(6) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_1\,
      CO(5) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_2\,
      CO(4) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_3\,
      CO(3) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_4\,
      CO(2) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_5\,
      CO(1) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_6\,
      CO(0) => \addRenormalizeShiftAmount_reg[2]_i_4__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \ADDStage2.postAddMantissa0\(24 downto 17),
      S(7) => \addRenormalizeShiftAmount[2]_i_8__0_n_0\,
      S(6) => \addRenormalizeShiftAmount[2]_i_9__0_n_0\,
      S(5) => \addRenormalizeShiftAmount[2]_i_10__0_n_0\,
      S(4) => \addRenormalizeShiftAmount[2]_i_11__0_n_0\,
      S(3) => \addRenormalizeShiftAmount[2]_i_12__0_n_0\,
      S(2) => \addRenormalizeShiftAmount[2]_i_13__0_n_0\,
      S(1) => \addRenormalizeShiftAmount[2]_i_14__0_n_0\,
      S(0) => \addRenormalizeShiftAmount[2]_i_15__0_n_0\
    );
\addRenormalizeShiftAmount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[3]_i_1__0_n_0\,
      Q => R(3),
      R => '0'
    );
\addRenormalizeShiftAmount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => addPostAddMantissa(0),
      D => \addRenormalizeShiftAmount[4]_i_2__0_n_0\,
      Q => R(4),
      R => '0'
    );
addSameNumberDifferentSigns0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => Q(0),
      D => CO(0),
      Q => \^addsamenumberdifferentsigns0\,
      R => '0'
    );
addSameNumberDifferentSigns1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => addSameNumberDifferentSigns1_reg_1,
      Q => \^addsamenumberdifferentsigns1_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL is
  port (
    mulEarlyOutBypassEnable0_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OMUL : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mulEarlyOutBypassEnable3_reg_0 : out STD_LOGIC;
    \interpInputAttr10_reg[30]\ : out STD_LOGIC;
    \interpInputAttr10_reg[28]\ : out STD_LOGIC;
    \interpInputAttr10_reg[30]_0\ : out STD_LOGIC;
    \interpInputAttr10_reg[30]_1\ : out STD_LOGIC;
    \interpInputAttr10_reg[27]\ : out STD_LOGIC;
    \interpInputAttr10_reg[26]\ : out STD_LOGIC;
    \interpInputAttr10_reg[0]\ : out STD_LOGIC;
    \pipelinedGoSignal_reg[4]\ : out STD_LOGIC;
    comAIsDenormal : out STD_LOGIC;
    \OMUL_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addEarlyOutBypassEnable013_out : out STD_LOGIC;
    GetFloatIsReal : out STD_LOGIC;
    \OMUL_reg[28]_0\ : out STD_LOGIC;
    addEarlyOutBypassEnable01 : out STD_LOGIC;
    addSameNumberDifferentSigns00 : out STD_LOGIC;
    \OMUL_reg[28]_1\ : out STD_LOGIC;
    \OMUL_reg[28]_2\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \OMUL_reg[25]_0\ : out STD_LOGIC;
    \addEarlyOutBypass0[31]_i_6\ : out STD_LOGIC;
    \OMUL_reg[30]_0\ : out STD_LOGIC;
    GetFloatIsINF015_in : out STD_LOGIC;
    addEarlyOutBypassEnable00 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \OMUL_reg[30]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    addExponentDeltaAMinusB0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    \mulResultExp2_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulResultExp3_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mulResultSign0_reg_0 : in STD_LOGIC;
    mulResultSign0_reg_1 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    mulResultMantissa1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mulResultMantissa1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mulEarlyOutBypassEnable0_reg_1 : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[30]_0\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[22]_0\ : in STD_LOGIC;
    \OMUL_reg[30]_2\ : in STD_LOGIC;
    mulPipelineValidStage3 : in STD_LOGIC;
    \addDenormFlushedValA_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addEarlyOutBypass0_reg[0]\ : in STD_LOGIC;
    multResultAttr20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \addEarlyOutBypass0_reg[30]\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[30]_0\ : in STD_LOGIC;
    comBIsDenormal : in STD_LOGIC;
    addEarlyOutBypassEnable0120_out : in STD_LOGIC;
    addEarlyOutBypassEnable0123_out : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addEarlyOutBypass0_reg[31]\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    GetFloatIsINF013_in : in STD_LOGIC;
    \addExponentDeltaBMinusA_reg[3]\ : in STD_LOGIC;
    addSameNumberDifferentSigns0_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulResultExp0_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL : entity is "StandaloneFloatALU_MUL";
end MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL;

architecture STRUCTURE of MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^getfloatisinf015_in\ : STD_LOGIC;
  signal \^getfloatisreal\ : STD_LOGIC;
  signal \^omul\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OMUL0_in : STD_LOGIC_VECTOR ( 30 downto 22 );
  signal OMUL1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \OMUL[0]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[10]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[11]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[12]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[13]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[14]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[15]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[16]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[17]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[18]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[19]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[1]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[20]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[21]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_3_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_4_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_5_n_0\ : STD_LOGIC;
  signal \OMUL[23]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[24]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[25]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[26]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[26]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[27]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[27]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_3_n_0\ : STD_LOGIC;
  signal \OMUL[29]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[29]_i_2_n_0\ : STD_LOGIC;
  signal \OMUL[2]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_3_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_5_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_6_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_7_n_0\ : STD_LOGIC;
  signal \OMUL[31]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[3]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[4]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[5]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[6]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[7]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[8]_i_1_n_0\ : STD_LOGIC;
  signal \OMUL[9]_i_1_n_0\ : STD_LOGIC;
  signal \^omul_reg[28]_0\ : STD_LOGIC;
  signal \^omul_reg[28]_2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^omul_reg[30]_0\ : STD_LOGIC;
  signal \addDenormFlushedValA[30]_i_3_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_3_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_4_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[30]_i_6_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_21_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_22_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_23_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_26_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_27_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_8_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_9_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable01\ : STD_LOGIC;
  signal \^addearlyoutbypassenable013_out\ : STD_LOGIC;
  signal addExponentDeltaBMinusAShiftTooFar_i_2_n_0 : STD_LOGIC;
  signal \addExponentDeltaBMinusA[3]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[4]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[4]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[5]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[5]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_4_n_0\ : STD_LOGIC;
  signal \addExponentDeltaBMinusA[7]_i_5_n_0\ : STD_LOGIC;
  signal \^addsamenumberdifferentsigns00\ : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_10_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_11_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_12_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_13_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_14_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_15_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_16_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_17_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_18_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_19_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_20_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_21_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_22_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_23_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_4_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_5_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_6_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_7_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_8_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_i_9_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_1_n_6 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_1_n_7 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_0 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_1 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_2 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_3 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_4 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_5 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_6 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_reg_i_2_n_7 : STD_LOGIC;
  signal \^comaisdenormal\ : STD_LOGIC;
  signal \^interpinputattr10_reg[28]\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_10_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_11_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_15_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_16_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_9_n_0\ : STD_LOGIC;
  signal mulEarlyOutBypass1 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal mulEarlyOutBypass2 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal mulEarlyOutBypass3 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal \^mulearlyoutbypassenable0_reg_0\ : STD_LOGIC;
  signal mulEarlyOutBypassEnable1 : STD_LOGIC;
  signal mulEarlyOutBypassEnable2 : STD_LOGIC;
  signal mulEarlyOutBypassEnable3 : STD_LOGIC;
  signal \^mulearlyoutbypassenable3_reg_0\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_7_n_0\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[0]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[1]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[2]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[3]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[4]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[5]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[6]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[7]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[8]\ : STD_LOGIC;
  signal mulResultExp1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mulResultExp2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mulResultExp3_reg_n_0_[0]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[1]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[2]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[3]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[4]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[5]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[6]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[7]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[8]\ : STD_LOGIC;
  signal mulResultMantissa10_n_100 : STD_LOGIC;
  signal mulResultMantissa10_n_101 : STD_LOGIC;
  signal mulResultMantissa10_n_102 : STD_LOGIC;
  signal mulResultMantissa10_n_103 : STD_LOGIC;
  signal mulResultMantissa10_n_104 : STD_LOGIC;
  signal mulResultMantissa10_n_105 : STD_LOGIC;
  signal mulResultMantissa10_n_106 : STD_LOGIC;
  signal mulResultMantissa10_n_107 : STD_LOGIC;
  signal mulResultMantissa10_n_108 : STD_LOGIC;
  signal mulResultMantissa10_n_109 : STD_LOGIC;
  signal mulResultMantissa10_n_110 : STD_LOGIC;
  signal mulResultMantissa10_n_111 : STD_LOGIC;
  signal mulResultMantissa10_n_112 : STD_LOGIC;
  signal mulResultMantissa10_n_113 : STD_LOGIC;
  signal mulResultMantissa10_n_114 : STD_LOGIC;
  signal mulResultMantissa10_n_115 : STD_LOGIC;
  signal mulResultMantissa10_n_116 : STD_LOGIC;
  signal mulResultMantissa10_n_117 : STD_LOGIC;
  signal mulResultMantissa10_n_118 : STD_LOGIC;
  signal mulResultMantissa10_n_119 : STD_LOGIC;
  signal mulResultMantissa10_n_120 : STD_LOGIC;
  signal mulResultMantissa10_n_121 : STD_LOGIC;
  signal mulResultMantissa10_n_122 : STD_LOGIC;
  signal mulResultMantissa10_n_123 : STD_LOGIC;
  signal mulResultMantissa10_n_124 : STD_LOGIC;
  signal mulResultMantissa10_n_125 : STD_LOGIC;
  signal mulResultMantissa10_n_126 : STD_LOGIC;
  signal mulResultMantissa10_n_127 : STD_LOGIC;
  signal mulResultMantissa10_n_128 : STD_LOGIC;
  signal mulResultMantissa10_n_129 : STD_LOGIC;
  signal mulResultMantissa10_n_130 : STD_LOGIC;
  signal mulResultMantissa10_n_131 : STD_LOGIC;
  signal mulResultMantissa10_n_132 : STD_LOGIC;
  signal mulResultMantissa10_n_133 : STD_LOGIC;
  signal mulResultMantissa10_n_134 : STD_LOGIC;
  signal mulResultMantissa10_n_135 : STD_LOGIC;
  signal mulResultMantissa10_n_136 : STD_LOGIC;
  signal mulResultMantissa10_n_137 : STD_LOGIC;
  signal mulResultMantissa10_n_138 : STD_LOGIC;
  signal mulResultMantissa10_n_139 : STD_LOGIC;
  signal mulResultMantissa10_n_140 : STD_LOGIC;
  signal mulResultMantissa10_n_141 : STD_LOGIC;
  signal mulResultMantissa10_n_142 : STD_LOGIC;
  signal mulResultMantissa10_n_143 : STD_LOGIC;
  signal mulResultMantissa10_n_144 : STD_LOGIC;
  signal mulResultMantissa10_n_145 : STD_LOGIC;
  signal mulResultMantissa10_n_146 : STD_LOGIC;
  signal mulResultMantissa10_n_147 : STD_LOGIC;
  signal mulResultMantissa10_n_148 : STD_LOGIC;
  signal mulResultMantissa10_n_149 : STD_LOGIC;
  signal mulResultMantissa10_n_150 : STD_LOGIC;
  signal mulResultMantissa10_n_151 : STD_LOGIC;
  signal mulResultMantissa10_n_152 : STD_LOGIC;
  signal mulResultMantissa10_n_153 : STD_LOGIC;
  signal mulResultMantissa10_n_58 : STD_LOGIC;
  signal mulResultMantissa10_n_59 : STD_LOGIC;
  signal mulResultMantissa10_n_60 : STD_LOGIC;
  signal mulResultMantissa10_n_61 : STD_LOGIC;
  signal mulResultMantissa10_n_62 : STD_LOGIC;
  signal mulResultMantissa10_n_63 : STD_LOGIC;
  signal mulResultMantissa10_n_64 : STD_LOGIC;
  signal mulResultMantissa10_n_65 : STD_LOGIC;
  signal mulResultMantissa10_n_66 : STD_LOGIC;
  signal mulResultMantissa10_n_67 : STD_LOGIC;
  signal mulResultMantissa10_n_68 : STD_LOGIC;
  signal mulResultMantissa10_n_69 : STD_LOGIC;
  signal mulResultMantissa10_n_70 : STD_LOGIC;
  signal mulResultMantissa10_n_71 : STD_LOGIC;
  signal mulResultMantissa10_n_72 : STD_LOGIC;
  signal mulResultMantissa10_n_73 : STD_LOGIC;
  signal mulResultMantissa10_n_74 : STD_LOGIC;
  signal mulResultMantissa10_n_75 : STD_LOGIC;
  signal mulResultMantissa10_n_76 : STD_LOGIC;
  signal mulResultMantissa10_n_77 : STD_LOGIC;
  signal mulResultMantissa10_n_78 : STD_LOGIC;
  signal mulResultMantissa10_n_79 : STD_LOGIC;
  signal mulResultMantissa10_n_80 : STD_LOGIC;
  signal mulResultMantissa10_n_81 : STD_LOGIC;
  signal mulResultMantissa10_n_82 : STD_LOGIC;
  signal mulResultMantissa10_n_83 : STD_LOGIC;
  signal mulResultMantissa10_n_84 : STD_LOGIC;
  signal mulResultMantissa10_n_85 : STD_LOGIC;
  signal mulResultMantissa10_n_86 : STD_LOGIC;
  signal mulResultMantissa10_n_87 : STD_LOGIC;
  signal mulResultMantissa10_n_88 : STD_LOGIC;
  signal mulResultMantissa10_n_89 : STD_LOGIC;
  signal mulResultMantissa10_n_90 : STD_LOGIC;
  signal mulResultMantissa10_n_91 : STD_LOGIC;
  signal mulResultMantissa10_n_92 : STD_LOGIC;
  signal mulResultMantissa10_n_93 : STD_LOGIC;
  signal mulResultMantissa10_n_94 : STD_LOGIC;
  signal mulResultMantissa10_n_95 : STD_LOGIC;
  signal mulResultMantissa10_n_96 : STD_LOGIC;
  signal mulResultMantissa10_n_97 : STD_LOGIC;
  signal mulResultMantissa10_n_98 : STD_LOGIC;
  signal mulResultMantissa10_n_99 : STD_LOGIC;
  signal \mulResultMantissa1_reg__0\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal mulResultMantissa1_reg_n_100 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_101 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_102 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_103 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_104 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_105 : STD_LOGIC;
  signal mulResultMantissa2 : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal mulResultSign0 : STD_LOGIC;
  signal mulResultSign1 : STD_LOGIC;
  signal mulResultSign2 : STD_LOGIC;
  signal mulResultSign3 : STD_LOGIC;
  signal NLW_addSameNumberDifferentSigns0_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_addSameNumberDifferentSigns0_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_addSameNumberDifferentSigns0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mulResultMantissa10_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mulResultMantissa10_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mulResultMantissa10_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mulResultMantissa10_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mulResultMantissa1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mulResultMantissa1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mulResultMantissa1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mulResultMantissa1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_mulResultMantissa1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mulResultMantissa1_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OMUL[22]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \OMUL[26]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \OMUL[27]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \OMUL[28]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \OMUL[28]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \OMUL[29]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \OMUL[29]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \OMUL[30]_i_6\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \addDenormFlushedValA[30]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[23]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[30]_i_6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_10\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_14\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of addEarlyOutBypassEnable0_i_2 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[0]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[3]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[4]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[5]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[7]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of mulEarlyOutBypassEnable0_i_3 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_19\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_20\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mulResultExp0[8]_i_4\ : label is "soft_lutpair166";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mulResultMantissa10 : label is "YES";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mulResultMantissa10 : label is "{SYNTH-11 {cell *THIS*}}";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  GetFloatIsINF015_in <= \^getfloatisinf015_in\;
  GetFloatIsReal <= \^getfloatisreal\;
  OMUL(31 downto 0) <= \^omul\(31 downto 0);
  \OMUL_reg[28]_0\ <= \^omul_reg[28]_0\;
  \OMUL_reg[28]_2\(5 downto 0) <= \^omul_reg[28]_2\(5 downto 0);
  \OMUL_reg[30]_0\ <= \^omul_reg[30]_0\;
  addEarlyOutBypassEnable01 <= \^addearlyoutbypassenable01\;
  addEarlyOutBypassEnable013_out <= \^addearlyoutbypassenable013_out\;
  addSameNumberDifferentSigns00 <= \^addsamenumberdifferentsigns00\;
  comAIsDenormal <= \^comaisdenormal\;
  \interpInputAttr10_reg[28]\ <= \^interpinputattr10_reg[28]\;
  mulEarlyOutBypassEnable0_reg_0 <= \^mulearlyoutbypassenable0_reg_0\;
  mulEarlyOutBypassEnable3_reg_0 <= \^mulearlyoutbypassenable3_reg_0\;
\OMUL[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(0),
      I2 => OMUL1(1),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[0]_i_1_n_0\
    );
\OMUL[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(10),
      I2 => OMUL1(11),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[10]_i_1_n_0\
    );
\OMUL[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(11),
      I2 => OMUL1(12),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[11]_i_1_n_0\
    );
\OMUL[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(12),
      I2 => OMUL1(13),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[12]_i_1_n_0\
    );
\OMUL[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(13),
      I2 => OMUL1(14),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[13]_i_1_n_0\
    );
\OMUL[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(14),
      I2 => OMUL1(15),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[14]_i_1_n_0\
    );
\OMUL[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(15),
      I2 => OMUL1(16),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[15]_i_1_n_0\
    );
\OMUL[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(16),
      I2 => OMUL1(17),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[16]_i_1_n_0\
    );
\OMUL[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(17),
      I2 => OMUL1(18),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[17]_i_1_n_0\
    );
\OMUL[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(18),
      I2 => OMUL1(19),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[18]_i_1_n_0\
    );
\OMUL[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(19),
      I2 => OMUL1(20),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[19]_i_1_n_0\
    );
\OMUL[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(1),
      I2 => OMUL1(2),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[1]_i_1_n_0\
    );
\OMUL[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(20),
      I2 => OMUL1(21),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[20]_i_1_n_0\
    );
\OMUL[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(21),
      I2 => OMUL1(22),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[21]_i_1_n_0\
    );
\OMUL[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \^mulearlyoutbypassenable3_reg_0\,
      I1 => \mulResultExp3_reg_n_0_[7]\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => mulPipelineValidStage3,
      I4 => mulEarlyOutBypassEnable3,
      O => OMUL0_in(22)
    );
\OMUL[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0AA0000"
    )
        port map (
      I0 => OMUL1(22),
      I1 => \OMUL[22]_i_3_n_0\,
      I2 => OMUL1(23),
      I3 => OMUL1(24),
      I4 => \OMUL[30]_i_5_n_0\,
      I5 => \OMUL[22]_i_4_n_0\,
      O => \OMUL[22]_i_2_n_0\
    );
\OMUL[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[1]\,
      I1 => \mulResultExp3_reg_n_0_[8]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \OMUL[22]_i_5_n_0\,
      O => \OMUL[22]_i_3_n_0\
    );
\OMUL[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulEarlyOutBypass3(22),
      O => \OMUL[22]_i_4_n_0\
    );
\OMUL[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[6]\,
      I1 => \mulResultExp3_reg_n_0_[5]\,
      I2 => \mulResultExp3_reg_n_0_[7]\,
      I3 => \mulResultExp3_reg_n_0_[2]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      I5 => \mulResultExp3_reg_n_0_[4]\,
      O => \OMUL[22]_i_5_n_0\
    );
\OMUL[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF828282"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => OMUL1(24),
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \^mulearlyoutbypassenable3_reg_0\,
      O => \OMUL[23]_i_1_n_0\
    );
\OMUL[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA802"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \mulResultExp3_reg_n_0_[0]\,
      I2 => OMUL1(24),
      I3 => \mulResultExp3_reg_n_0_[1]\,
      I4 => \OMUL[28]_i_3_n_0\,
      I5 => \^mulearlyoutbypassenable3_reg_0\,
      O => \OMUL[24]_i_1_n_0\
    );
\OMUL[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF282828"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[26]_i_2_n_0\,
      I2 => \mulResultExp3_reg_n_0_[2]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \^mulearlyoutbypassenable3_reg_0\,
      O => \OMUL[25]_i_1_n_0\
    );
\OMUL[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA208"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[26]_i_2_n_0\,
      I2 => \mulResultExp3_reg_n_0_[2]\,
      I3 => \mulResultExp3_reg_n_0_[3]\,
      I4 => \OMUL[28]_i_3_n_0\,
      I5 => \^mulearlyoutbypassenable3_reg_0\,
      O => \OMUL[26]_i_1_n_0\
    );
\OMUL[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => OMUL1(24),
      I1 => \mulResultExp3_reg_n_0_[0]\,
      I2 => \mulResultExp3_reg_n_0_[1]\,
      O => \OMUL[26]_i_2_n_0\
    );
\OMUL[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA082"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[27]_i_2_n_0\,
      I2 => \mulResultExp3_reg_n_0_[4]\,
      I3 => OMUL1(24),
      I4 => \OMUL[28]_i_3_n_0\,
      I5 => \^mulearlyoutbypassenable3_reg_0\,
      O => \OMUL[27]_i_1_n_0\
    );
\OMUL[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[3]\,
      I1 => \mulResultExp3_reg_n_0_[2]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \mulResultExp3_reg_n_0_[1]\,
      O => \OMUL[27]_i_2_n_0\
    );
\OMUL[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA802"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => OMUL1(24),
      I2 => \OMUL[28]_i_2_n_0\,
      I3 => \mulResultExp3_reg_n_0_[5]\,
      I4 => \OMUL[28]_i_3_n_0\,
      I5 => \^mulearlyoutbypassenable3_reg_0\,
      O => \OMUL[28]_i_1_n_0\
    );
\OMUL[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[4]\,
      I1 => \mulResultExp3_reg_n_0_[1]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \mulResultExp3_reg_n_0_[2]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      O => \OMUL[28]_i_2_n_0\
    );
\OMUL[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulEarlyOutBypass3(30),
      O => \OMUL[28]_i_3_n_0\
    );
\OMUL[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F222"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[29]_i_2_n_0\,
      I2 => mulEarlyOutBypassEnable3,
      I3 => mulEarlyOutBypass3(30),
      I4 => \^mulearlyoutbypassenable3_reg_0\,
      O => \OMUL[29]_i_1_n_0\
    );
\OMUL[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[6]\,
      I1 => OMUL1(24),
      I2 => \mulResultExp3_reg_n_0_[5]\,
      I3 => \OMUL[28]_i_2_n_0\,
      O => \OMUL[29]_i_2_n_0\
    );
\OMUL[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(2),
      I2 => OMUL1(3),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[2]_i_1_n_0\
    );
\OMUL[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulPipelineValidStage3,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \mulResultExp3_reg_n_0_[7]\,
      O => OMUL0_in(30)
    );
\OMUL[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF828282"
    )
        port map (
      I0 => \OMUL[30]_i_5_n_0\,
      I1 => \OMUL[30]_i_6_n_0\,
      I2 => \mulResultExp3_reg_n_0_[7]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \^mulearlyoutbypassenable3_reg_0\,
      O => \OMUL[30]_i_3_n_0\
    );
\OMUL[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulPipelineValidStage3,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \mulResultExp3_reg_n_0_[7]\,
      I4 => \OMUL[30]_i_7_n_0\,
      O => \^mulearlyoutbypassenable3_reg_0\
    );
\OMUL[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0043"
    )
        port map (
      I0 => \OMUL[30]_i_7_n_0\,
      I1 => \mulResultExp3_reg_n_0_[7]\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => mulEarlyOutBypassEnable3,
      O => \OMUL[30]_i_5_n_0\
    );
\OMUL[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[5]\,
      I1 => \mulResultExp3_reg_n_0_[6]\,
      I2 => OMUL1(24),
      I3 => \OMUL[28]_i_2_n_0\,
      O => \OMUL[30]_i_6_n_0\
    );
\OMUL[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[5]\,
      I1 => \mulResultExp3_reg_n_0_[6]\,
      I2 => \mulResultExp3_reg_n_0_[1]\,
      I3 => \mulResultExp3_reg_n_0_[4]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      I5 => \mulResultExp3_reg_n_0_[2]\,
      O => \OMUL[30]_i_7_n_0\
    );
\OMUL[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mulEarlyOutBypass3(31),
      I1 => mulEarlyOutBypassEnable3,
      I2 => mulResultSign3,
      I3 => mulPipelineValidStage3,
      I4 => \^omul\(31),
      O => \OMUL[31]_i_1_n_0\
    );
\OMUL[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(3),
      I2 => OMUL1(4),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[3]_i_1_n_0\
    );
\OMUL[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(4),
      I2 => OMUL1(5),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[4]_i_1_n_0\
    );
\OMUL[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(5),
      I2 => OMUL1(6),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[5]_i_1_n_0\
    );
\OMUL[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(6),
      I2 => OMUL1(7),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[6]_i_1_n_0\
    );
\OMUL[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(7),
      I2 => OMUL1(8),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[7]_i_1_n_0\
    );
\OMUL[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(8),
      I2 => OMUL1(9),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[8]_i_1_n_0\
    );
\OMUL[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4_n_0\,
      I1 => OMUL1(9),
      I2 => OMUL1(10),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3_n_0\,
      I5 => \OMUL[30]_i_5_n_0\,
      O => \OMUL[9]_i_1_n_0\
    );
\OMUL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[0]_i_1_n_0\,
      Q => \^omul\(0),
      R => OMUL0_in(22)
    );
\OMUL_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[10]_i_1_n_0\,
      Q => \^omul\(10),
      R => OMUL0_in(22)
    );
\OMUL_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[11]_i_1_n_0\,
      Q => \^omul\(11),
      R => OMUL0_in(22)
    );
\OMUL_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[12]_i_1_n_0\,
      Q => \^omul\(12),
      R => OMUL0_in(22)
    );
\OMUL_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[13]_i_1_n_0\,
      Q => \^omul\(13),
      R => OMUL0_in(22)
    );
\OMUL_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[14]_i_1_n_0\,
      Q => \^omul\(14),
      R => OMUL0_in(22)
    );
\OMUL_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[15]_i_1_n_0\,
      Q => \^omul\(15),
      R => OMUL0_in(22)
    );
\OMUL_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[16]_i_1_n_0\,
      Q => \^omul\(16),
      R => OMUL0_in(22)
    );
\OMUL_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[17]_i_1_n_0\,
      Q => \^omul\(17),
      R => OMUL0_in(22)
    );
\OMUL_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[18]_i_1_n_0\,
      Q => \^omul\(18),
      R => OMUL0_in(22)
    );
\OMUL_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[19]_i_1_n_0\,
      Q => \^omul\(19),
      R => OMUL0_in(22)
    );
\OMUL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[1]_i_1_n_0\,
      Q => \^omul\(1),
      R => OMUL0_in(22)
    );
\OMUL_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[20]_i_1_n_0\,
      Q => \^omul\(20),
      R => OMUL0_in(22)
    );
\OMUL_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[21]_i_1_n_0\,
      Q => \^omul\(21),
      R => OMUL0_in(22)
    );
\OMUL_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[22]_i_2_n_0\,
      Q => \^omul\(22),
      R => OMUL0_in(22)
    );
\OMUL_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[30]_2\,
      D => \OMUL[23]_i_1_n_0\,
      Q => \^omul\(23),
      S => OMUL0_in(30)
    );
\OMUL_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[30]_2\,
      D => \OMUL[24]_i_1_n_0\,
      Q => \^omul\(24),
      S => OMUL0_in(30)
    );
\OMUL_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[30]_2\,
      D => \OMUL[25]_i_1_n_0\,
      Q => \^omul\(25),
      S => OMUL0_in(30)
    );
\OMUL_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[30]_2\,
      D => \OMUL[26]_i_1_n_0\,
      Q => \^omul\(26),
      S => OMUL0_in(30)
    );
\OMUL_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[30]_2\,
      D => \OMUL[27]_i_1_n_0\,
      Q => \^omul\(27),
      S => OMUL0_in(30)
    );
\OMUL_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[30]_2\,
      D => \OMUL[28]_i_1_n_0\,
      Q => \^omul\(28),
      S => OMUL0_in(30)
    );
\OMUL_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[30]_2\,
      D => \OMUL[29]_i_1_n_0\,
      Q => \^omul\(29),
      S => OMUL0_in(30)
    );
\OMUL_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[2]_i_1_n_0\,
      Q => \^omul\(2),
      R => OMUL0_in(22)
    );
\OMUL_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL_reg[30]_2\,
      D => \OMUL[30]_i_3_n_0\,
      Q => \^omul\(30),
      S => OMUL0_in(30)
    );
\OMUL_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \OMUL[31]_i_1_n_0\,
      Q => \^omul\(31),
      R => '0'
    );
\OMUL_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[3]_i_1_n_0\,
      Q => \^omul\(3),
      R => OMUL0_in(22)
    );
\OMUL_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[4]_i_1_n_0\,
      Q => \^omul\(4),
      R => OMUL0_in(22)
    );
\OMUL_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[5]_i_1_n_0\,
      Q => \^omul\(5),
      R => OMUL0_in(22)
    );
\OMUL_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[6]_i_1_n_0\,
      Q => \^omul\(6),
      R => OMUL0_in(22)
    );
\OMUL_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[7]_i_1_n_0\,
      Q => \^omul\(7),
      R => OMUL0_in(22)
    );
\OMUL_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[8]_i_1_n_0\,
      Q => \^omul\(8),
      R => OMUL0_in(22)
    );
\OMUL_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage3,
      D => \OMUL[9]_i_1_n_0\,
      Q => \^omul\(9),
      R => OMUL0_in(22)
    );
addALessThanB_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^omul\(30),
      I1 => multResultAttr20(30),
      O => \OMUL_reg[30]_1\(4)
    );
addALessThanB_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(27),
      I1 => multResultAttr20(27),
      I2 => multResultAttr20(26),
      I3 => \^omul\(26),
      O => \OMUL_reg[30]_1\(3)
    );
addALessThanB_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(20),
      I1 => multResultAttr20(20),
      I2 => multResultAttr20(21),
      I3 => \^omul\(21),
      O => \OMUL_reg[30]_1\(2)
    );
addALessThanB_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(18),
      I1 => multResultAttr20(18),
      I2 => multResultAttr20(19),
      I3 => \^omul\(19),
      O => \OMUL_reg[30]_1\(1)
    );
addALessThanB_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(16),
      I1 => multResultAttr20(16),
      I2 => multResultAttr20(17),
      I3 => \^omul\(17),
      O => \OMUL_reg[30]_1\(0)
    );
addALessThanB_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(14),
      I1 => multResultAttr20(14),
      I2 => multResultAttr20(15),
      I3 => \^omul\(15),
      O => S(7)
    );
addALessThanB_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(12),
      I1 => multResultAttr20(12),
      I2 => multResultAttr20(13),
      I3 => \^omul\(13),
      O => S(6)
    );
addALessThanB_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(10),
      I1 => multResultAttr20(10),
      I2 => multResultAttr20(11),
      I3 => \^omul\(11),
      O => S(5)
    );
addALessThanB_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(8),
      I1 => multResultAttr20(8),
      I2 => multResultAttr20(9),
      I3 => \^omul\(9),
      O => S(4)
    );
addALessThanB_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(6),
      I1 => multResultAttr20(6),
      I2 => multResultAttr20(7),
      I3 => \^omul\(7),
      O => S(3)
    );
addALessThanB_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(4),
      I1 => multResultAttr20(4),
      I2 => multResultAttr20(5),
      I3 => \^omul\(5),
      O => S(2)
    );
addALessThanB_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(2),
      I1 => multResultAttr20(2),
      I2 => multResultAttr20(3),
      I3 => \^omul\(3),
      O => S(1)
    );
addALessThanB_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^omul\(0),
      I1 => multResultAttr20(0),
      I2 => multResultAttr20(1),
      I3 => \^omul\(1),
      O => S(0)
    );
addALessThanB_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^omul\(29),
      I1 => \^omul\(28),
      I2 => multResultAttr20(28),
      I3 => multResultAttr20(29),
      O => DI(1)
    );
addALessThanB_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^omul\(25),
      I1 => \^omul\(24),
      I2 => multResultAttr20(24),
      I3 => multResultAttr20(25),
      O => DI(0)
    );
\addDenormFlushedValA[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^comaisdenormal\,
      I1 => \addDenormFlushedValA_reg[30]\(0),
      O => \pipelinedGoSignal_reg[4]\
    );
\addDenormFlushedValA[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^omul\(27),
      I1 => \^omul\(30),
      I2 => \^omul\(28),
      I3 => \^omul\(29),
      I4 => \addDenormFlushedValA[30]_i_3_n_0\,
      O => \^comaisdenormal\
    );
\addDenormFlushedValA[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^omul\(24),
      I1 => \^omul\(23),
      I2 => \^omul\(26),
      I3 => \^omul\(25),
      O => \addDenormFlushedValA[30]_i_3_n_0\
    );
\addEarlyOutBypass0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(0),
      I3 => \^omul\(0),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(0)
    );
\addEarlyOutBypass0[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(10),
      I3 => \^omul\(10),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(10)
    );
\addEarlyOutBypass0[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(11),
      I3 => \^omul\(11),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(11)
    );
\addEarlyOutBypass0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(12),
      I3 => \^omul\(12),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(12)
    );
\addEarlyOutBypass0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(13),
      I3 => \^omul\(13),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(13)
    );
\addEarlyOutBypass0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(14),
      I3 => \^omul\(14),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(14)
    );
\addEarlyOutBypass0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(15),
      I3 => \^omul\(15),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(15)
    );
\addEarlyOutBypass0[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(16),
      I3 => \^omul\(16),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(16)
    );
\addEarlyOutBypass0[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(17),
      I3 => \^omul\(17),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(17)
    );
\addEarlyOutBypass0[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(18),
      I3 => \^omul\(18),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(18)
    );
\addEarlyOutBypass0[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(19),
      I3 => \^omul\(19),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(19)
    );
\addEarlyOutBypass0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(1),
      I3 => \^omul\(1),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(1)
    );
\addEarlyOutBypass0[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(20),
      I3 => \^omul\(20),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(20)
    );
\addEarlyOutBypass0[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(21),
      I3 => \^omul\(21),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(21)
    );
\addEarlyOutBypass0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(22),
      I3 => \^omul\(22),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(22)
    );
\addEarlyOutBypass0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(23),
      I3 => \^omul\(23),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(23)
    );
\addEarlyOutBypass0[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(24),
      I3 => \^omul\(24),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(24)
    );
\addEarlyOutBypass0[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(25),
      I3 => \^omul\(25),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(25)
    );
\addEarlyOutBypass0[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(26),
      I3 => \^omul\(26),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(26)
    );
\addEarlyOutBypass0[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(27),
      I3 => \^omul\(27),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(27)
    );
\addEarlyOutBypass0[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(28),
      I3 => \^omul\(28),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(28)
    );
\addEarlyOutBypass0[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(29),
      I3 => \^omul\(29),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(29)
    );
\addEarlyOutBypass0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(2),
      I3 => \^omul\(2),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(2)
    );
\addEarlyOutBypass0[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(30),
      I3 => \^omul\(30),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(30)
    );
\addEarlyOutBypass0[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040404"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[30]\,
      I1 => \addEarlyOutBypass0_reg[30]_0\,
      I2 => \^addearlyoutbypassenable013_out\,
      I3 => \^getfloatisreal\,
      I4 => \^omul_reg[28]_0\,
      O => \addEarlyOutBypass0[30]_i_3_n_0\
    );
\addEarlyOutBypass0[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003332FFFFFFFE"
    )
        port map (
      I0 => \addEarlyOutBypass0[30]_i_6_n_0\,
      I1 => \^addearlyoutbypassenable013_out\,
      I2 => addEarlyOutBypassEnable0120_out,
      I3 => addEarlyOutBypassEnable0123_out,
      I4 => \^addearlyoutbypassenable01\,
      I5 => \^getfloatisreal\,
      O => \addEarlyOutBypass0[30]_i_4_n_0\
    );
\addEarlyOutBypass0[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005115"
    )
        port map (
      I0 => sel0(0),
      I1 => \^addsamenumberdifferentsigns00\,
      I2 => \^omul\(31),
      I3 => multResultAttr20(31),
      I4 => \^comaisdenormal\,
      O => \addEarlyOutBypass0[30]_i_6_n_0\
    );
\addEarlyOutBypass0[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^omul\(28),
      I1 => \^omul\(29),
      I2 => \^omul\(27),
      I3 => \^omul\(30),
      I4 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      O => \^getfloatisreal\
    );
\addEarlyOutBypass0[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_21_n_0\,
      I1 => \addEarlyOutBypass0[31]_i_22_n_0\,
      I2 => \^omul\(20),
      I3 => \^omul\(22),
      I4 => \^omul\(17),
      I5 => \addEarlyOutBypass0[31]_i_23_n_0\,
      O => \^getfloatisinf015_in\
    );
\addEarlyOutBypass0[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      I1 => \^omul\(30),
      I2 => \^omul\(27),
      I3 => \^omul\(29),
      I4 => \^omul\(28),
      O => \^omul_reg[30]_0\
    );
\addEarlyOutBypass0[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888088808880"
    )
        port map (
      I0 => \^omul_reg[30]_0\,
      I1 => \^getfloatisinf015_in\,
      I2 => \addEarlyOutBypass0_reg[31]\,
      I3 => \addEarlyOutBypass0_reg[31]_0\,
      I4 => GetFloatIsINF013_in,
      I5 => \^getfloatisreal\,
      O => \^addearlyoutbypassenable013_out\
    );
\addEarlyOutBypass0[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22202220222F2220"
    )
        port map (
      I0 => \^omul_reg[30]_0\,
      I1 => \^getfloatisinf015_in\,
      I2 => \addEarlyOutBypass0_reg[31]\,
      I3 => \addEarlyOutBypass0_reg[31]_0\,
      I4 => \^getfloatisreal\,
      I5 => GetFloatIsINF013_in,
      O => \^addearlyoutbypassenable01\
    );
\addEarlyOutBypass0[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFCFCFCFCFC"
    )
        port map (
      I0 => multResultAttr20(31),
      I1 => \addEarlyOutBypass0[31]_i_8_n_0\,
      I2 => \addEarlyOutBypass0[31]_i_9_n_0\,
      I3 => \^getfloatisreal\,
      I4 => \^omul\(31),
      I5 => \^omul_reg[28]_0\,
      O => \OMUL_reg[31]_0\(31)
    );
\addEarlyOutBypass0[31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^omul\(12),
      I1 => \^omul\(13),
      I2 => \^omul\(14),
      I3 => \^omul\(15),
      I4 => \addEarlyOutBypass0[31]_i_26_n_0\,
      O => \addEarlyOutBypass0[31]_i_21_n_0\
    );
\addEarlyOutBypass0[31]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^omul\(2),
      I1 => \^omul\(3),
      I2 => \^omul\(0),
      I3 => \^omul\(1),
      I4 => \addEarlyOutBypass0[31]_i_27_n_0\,
      O => \addEarlyOutBypass0[31]_i_22_n_0\
    );
\addEarlyOutBypass0[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^omul\(19),
      I1 => \^omul\(16),
      I2 => \^omul\(21),
      I3 => \^omul\(18),
      O => \addEarlyOutBypass0[31]_i_23_n_0\
    );
\addEarlyOutBypass0[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^omul\(11),
      I1 => \^omul\(10),
      I2 => \^omul\(9),
      I3 => \^omul\(8),
      O => \addEarlyOutBypass0[31]_i_26_n_0\
    );
\addEarlyOutBypass0[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^omul\(7),
      I1 => \^omul\(6),
      I2 => \^omul\(5),
      I3 => \^omul\(4),
      O => \addEarlyOutBypass0[31]_i_27_n_0\
    );
\addEarlyOutBypass0[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^getfloatisreal\,
      I1 => \addEarlyOutBypass0_reg[31]_0\,
      I2 => \addEarlyOutBypass0_reg[31]\,
      I3 => \^omul_reg[30]_0\,
      O => \^omul_reg[28]_0\
    );
\addEarlyOutBypass0[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000500000"
    )
        port map (
      I0 => \^addearlyoutbypassenable013_out\,
      I1 => addEarlyOutBypassEnable0120_out,
      I2 => addEarlyOutBypassEnable0123_out,
      I3 => \^addearlyoutbypassenable01\,
      I4 => \^omul\(31),
      I5 => multResultAttr20(31),
      O => \addEarlyOutBypass0[31]_i_8_n_0\
    );
\addEarlyOutBypass0[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050005140"
    )
        port map (
      I0 => \^addearlyoutbypassenable013_out\,
      I1 => sel0(0),
      I2 => multResultAttr20(31),
      I3 => \^omul\(31),
      I4 => \^addsamenumberdifferentsigns00\,
      I5 => \addEarlyOutBypass0_reg[30]\,
      O => \addEarlyOutBypass0[31]_i_9_n_0\
    );
\addEarlyOutBypass0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(3),
      I3 => \^omul\(3),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(3)
    );
\addEarlyOutBypass0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(4),
      I3 => \^omul\(4),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(4)
    );
\addEarlyOutBypass0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(5),
      I3 => \^omul\(5),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(5)
    );
\addEarlyOutBypass0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(6),
      I3 => \^omul\(6),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(6)
    );
\addEarlyOutBypass0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(7),
      I3 => \^omul\(7),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(7)
    );
\addEarlyOutBypass0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(8),
      I3 => \^omul\(8),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(8)
    );
\addEarlyOutBypass0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \addEarlyOutBypass0_reg[0]\,
      I1 => \addEarlyOutBypass0[30]_i_3_n_0\,
      I2 => multResultAttr20(9),
      I3 => \^omul\(9),
      I4 => \addEarlyOutBypass0[30]_i_4_n_0\,
      O => \OMUL_reg[31]_0\(9)
    );
addEarlyOutBypassEnable0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^addsamenumberdifferentsigns00\,
      I1 => \^omul\(31),
      I2 => multResultAttr20(31),
      O => addEarlyOutBypassEnable00
    );
addEarlyOutBypassEnable0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^addearlyoutbypassenable01\,
      I1 => \^addearlyoutbypassenable013_out\,
      I2 => addEarlyOutBypassEnable0123_out,
      O => \addEarlyOutBypass0[31]_i_6\
    );
\addExponentDeltaAMinusB[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^omul\(23),
      I1 => multResultAttr20(23),
      O => addExponentDeltaAMinusB0(0)
    );
\addExponentDeltaAMinusB[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"639C"
    )
        port map (
      I0 => \^omul\(23),
      I1 => \^omul\(24),
      I2 => multResultAttr20(23),
      I3 => multResultAttr20(24),
      O => addExponentDeltaAMinusB0(1)
    );
\addExponentDeltaAMinusB[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999609969996009"
    )
        port map (
      I0 => \^omul\(25),
      I1 => multResultAttr20(25),
      I2 => multResultAttr20(23),
      I3 => multResultAttr20(24),
      I4 => \^omul\(24),
      I5 => \^omul\(23),
      O => \OMUL_reg[25]_0\
    );
addExponentDeltaBMinusAShiftTooFar_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \^omul_reg[28]_2\(5),
      I1 => \^omul_reg[28]_2\(1),
      I2 => addExponentDeltaBMinusAShiftTooFar_i_2_n_0,
      I3 => \^omul_reg[28]_2\(2),
      I4 => \^omul_reg[28]_2\(3),
      I5 => \^omul_reg[28]_2\(4),
      O => \OMUL_reg[28]_1\
    );
addExponentDeltaBMinusAShiftTooFar_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF6FFFF6FFFF6"
    )
        port map (
      I0 => \^omul\(25),
      I1 => multResultAttr20(25),
      I2 => \^omul\(24),
      I3 => \^omul\(23),
      I4 => multResultAttr20(24),
      I5 => multResultAttr20(23),
      O => addExponentDeltaBMinusAShiftTooFar_i_2_n_0
    );
\addExponentDeltaBMinusA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696666696999696"
    )
        port map (
      I0 => \^omul\(25),
      I1 => multResultAttr20(25),
      I2 => \^omul\(24),
      I3 => multResultAttr20(23),
      I4 => \^omul\(23),
      I5 => multResultAttr20(24),
      O => \^omul_reg[28]_2\(0)
    );
\addExponentDeltaBMinusA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82227DDD7DDD8222"
    )
        port map (
      I0 => multResultAttr20(25),
      I1 => \^omul\(25),
      I2 => \^omul\(24),
      I3 => \^omul\(23),
      I4 => \addExponentDeltaBMinusA_reg[3]\,
      I5 => \addExponentDeltaBMinusA[3]_i_3_n_0\,
      O => \^omul_reg[28]_2\(1)
    );
\addExponentDeltaBMinusA[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => multResultAttr20(26),
      I1 => \^omul\(25),
      I2 => \^omul\(24),
      I3 => \^omul\(23),
      I4 => \^omul\(26),
      O => \addExponentDeltaBMinusA[3]_i_3_n_0\
    );
\addExponentDeltaBMinusA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => multResultAttr20(27),
      I1 => \^omul\(26),
      I2 => \addExponentDeltaBMinusA[4]_i_2_n_0\,
      I3 => \^omul\(27),
      I4 => multResultAttr20(26),
      I5 => \addExponentDeltaBMinusA[4]_i_3_n_0\,
      O => \^omul_reg[28]_2\(2)
    );
\addExponentDeltaBMinusA[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^omul\(23),
      I1 => \^omul\(24),
      I2 => \^omul\(25),
      O => \addExponentDeltaBMinusA[4]_i_2_n_0\
    );
\addExponentDeltaBMinusA[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABFAAAA802A0000"
    )
        port map (
      I0 => \addExponentDeltaBMinusA_reg[3]\,
      I1 => \^omul\(23),
      I2 => \^omul\(24),
      I3 => \^omul\(25),
      I4 => multResultAttr20(25),
      I5 => \addExponentDeltaBMinusA[3]_i_3_n_0\,
      O => \addExponentDeltaBMinusA[4]_i_3_n_0\
    );
\addExponentDeltaBMinusA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696696699699699"
    )
        port map (
      I0 => multResultAttr20(28),
      I1 => \^omul\(28),
      I2 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      I3 => \^omul\(27),
      I4 => multResultAttr20(27),
      I5 => \addExponentDeltaBMinusA[5]_i_3_n_0\,
      O => \^omul_reg[28]_2\(3)
    );
\addExponentDeltaBMinusA[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^omul\(25),
      I1 => \^omul\(24),
      I2 => \^omul\(23),
      I3 => \^omul\(26),
      O => \addExponentDeltaBMinusA[5]_i_2_n_0\
    );
\addExponentDeltaBMinusA[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[4]_i_3_n_0\,
      I1 => \addExponentDeltaBMinusA[4]_i_2_n_0\,
      I2 => \^omul\(26),
      I3 => multResultAttr20(26),
      I4 => multResultAttr20(27),
      I5 => \^omul\(27),
      O => \addExponentDeltaBMinusA[5]_i_3_n_0\
    );
\addExponentDeltaBMinusA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A96695AA56996A5"
    )
        port map (
      I0 => multResultAttr20(29),
      I1 => \addExponentDeltaBMinusA[7]_i_3_n_0\,
      I2 => \^omul\(29),
      I3 => \^omul\(28),
      I4 => multResultAttr20(28),
      I5 => \addExponentDeltaBMinusA[7]_i_4_n_0\,
      O => \^omul_reg[28]_2\(4)
    );
\addExponentDeltaBMinusA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115F77FAEEA0880"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[7]_i_2_n_0\,
      I1 => multResultAttr20(28),
      I2 => \addExponentDeltaBMinusA[7]_i_3_n_0\,
      I3 => \^omul\(28),
      I4 => \addExponentDeltaBMinusA[7]_i_4_n_0\,
      I5 => \addExponentDeltaBMinusA[7]_i_5_n_0\,
      O => \^omul_reg[28]_2\(5)
    );
\addExponentDeltaBMinusA[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A659AA55"
    )
        port map (
      I0 => multResultAttr20(29),
      I1 => \^omul\(27),
      I2 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      I3 => \^omul\(29),
      I4 => \^omul\(28),
      O => \addExponentDeltaBMinusA[7]_i_2_n_0\
    );
\addExponentDeltaBMinusA[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^omul\(26),
      I1 => \^omul\(23),
      I2 => \^omul\(24),
      I3 => \^omul\(25),
      I4 => \^omul\(27),
      O => \addExponentDeltaBMinusA[7]_i_3_n_0\
    );
\addExponentDeltaBMinusA[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaBMinusA[5]_i_3_n_0\,
      I1 => \addExponentDeltaBMinusA[5]_i_2_n_0\,
      I2 => \^omul\(27),
      I3 => multResultAttr20(27),
      I4 => multResultAttr20(28),
      I5 => \^omul\(28),
      O => \addExponentDeltaBMinusA[7]_i_4_n_0\
    );
\addExponentDeltaBMinusA[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC6C6636339399"
    )
        port map (
      I0 => multResultAttr20(29),
      I1 => multResultAttr20(30),
      I2 => \addExponentDeltaBMinusA[7]_i_3_n_0\,
      I3 => \^omul\(28),
      I4 => \^omul\(29),
      I5 => \^omul\(30),
      O => \addExponentDeltaBMinusA[7]_i_5_n_0\
    );
addSameNumberDifferentSigns0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(11),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_20_n_0,
      I3 => \^omul\(11),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_10_n_0
    );
addSameNumberDifferentSigns0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(8),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_21_n_0,
      I3 => \^omul\(8),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_11_n_0
    );
addSameNumberDifferentSigns0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(5),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_22_n_0,
      I3 => \^omul\(5),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_12_n_0
    );
addSameNumberDifferentSigns0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(2),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_23_n_0,
      I3 => \^omul\(2),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_13_n_0
    );
addSameNumberDifferentSigns0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(27),
      I1 => multResultAttr20(27),
      I2 => \^omul\(28),
      I3 => multResultAttr20(28),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_14_n_0
    );
addSameNumberDifferentSigns0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(24),
      I1 => multResultAttr20(24),
      I2 => \^omul\(25),
      I3 => multResultAttr20(25),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_15_n_0
    );
addSameNumberDifferentSigns0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(21),
      I1 => multResultAttr20(21),
      I2 => \^omul\(22),
      I3 => multResultAttr20(22),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_16_n_0
    );
addSameNumberDifferentSigns0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(18),
      I1 => multResultAttr20(18),
      I2 => \^omul\(19),
      I3 => multResultAttr20(19),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_17_n_0
    );
addSameNumberDifferentSigns0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(15),
      I1 => multResultAttr20(15),
      I2 => \^omul\(16),
      I3 => multResultAttr20(16),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_18_n_0
    );
addSameNumberDifferentSigns0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(12),
      I1 => multResultAttr20(12),
      I2 => \^omul\(13),
      I3 => multResultAttr20(13),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_19_n_0
    );
addSameNumberDifferentSigns0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(9),
      I1 => multResultAttr20(9),
      I2 => \^omul\(10),
      I3 => multResultAttr20(10),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_20_n_0
    );
addSameNumberDifferentSigns0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(6),
      I1 => multResultAttr20(6),
      I2 => \^omul\(7),
      I3 => multResultAttr20(7),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_21_n_0
    );
addSameNumberDifferentSigns0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(3),
      I1 => multResultAttr20(3),
      I2 => \^omul\(4),
      I3 => multResultAttr20(4),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_22_n_0
    );
addSameNumberDifferentSigns0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF003305059009"
    )
        port map (
      I0 => \^omul\(0),
      I1 => multResultAttr20(0),
      I2 => \^omul\(1),
      I3 => multResultAttr20(1),
      I4 => comBIsDenormal,
      I5 => \^comaisdenormal\,
      O => addSameNumberDifferentSigns0_i_23_n_0
    );
addSameNumberDifferentSigns0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(29),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_14_n_0,
      I3 => \^omul\(29),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_4_n_0
    );
addSameNumberDifferentSigns0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(26),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_15_n_0,
      I3 => \^omul\(26),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_5_n_0
    );
addSameNumberDifferentSigns0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(23),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_16_n_0,
      I3 => \^omul\(23),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_6_n_0
    );
addSameNumberDifferentSigns0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(20),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_17_n_0,
      I3 => \^omul\(20),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_7_n_0
    );
addSameNumberDifferentSigns0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(17),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_18_n_0,
      I3 => \^omul\(17),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_8_n_0
    );
addSameNumberDifferentSigns0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F06050"
    )
        port map (
      I0 => multResultAttr20(14),
      I1 => \^comaisdenormal\,
      I2 => addSameNumberDifferentSigns0_i_19_n_0,
      I3 => \^omul\(14),
      I4 => comBIsDenormal,
      O => addSameNumberDifferentSigns0_i_9_n_0
    );
addSameNumberDifferentSigns0_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => addSameNumberDifferentSigns0_reg_i_2_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => NLW_addSameNumberDifferentSigns0_reg_i_1_CO_UNCONNECTED(7 downto 3),
      CO(2) => \^addsamenumberdifferentsigns00\,
      CO(1) => addSameNumberDifferentSigns0_reg_i_1_n_6,
      CO(0) => addSameNumberDifferentSigns0_reg_i_1_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_addSameNumberDifferentSigns0_reg_i_1_O_UNCONNECTED(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => addSameNumberDifferentSigns0_reg(0),
      S(1) => addSameNumberDifferentSigns0_i_4_n_0,
      S(0) => addSameNumberDifferentSigns0_i_5_n_0
    );
addSameNumberDifferentSigns0_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => addSameNumberDifferentSigns0_reg_i_2_n_0,
      CO(6) => addSameNumberDifferentSigns0_reg_i_2_n_1,
      CO(5) => addSameNumberDifferentSigns0_reg_i_2_n_2,
      CO(4) => addSameNumberDifferentSigns0_reg_i_2_n_3,
      CO(3) => addSameNumberDifferentSigns0_reg_i_2_n_4,
      CO(2) => addSameNumberDifferentSigns0_reg_i_2_n_5,
      CO(1) => addSameNumberDifferentSigns0_reg_i_2_n_6,
      CO(0) => addSameNumberDifferentSigns0_reg_i_2_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_addSameNumberDifferentSigns0_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => addSameNumberDifferentSigns0_i_6_n_0,
      S(6) => addSameNumberDifferentSigns0_i_7_n_0,
      S(5) => addSameNumberDifferentSigns0_i_8_n_0,
      S(4) => addSameNumberDifferentSigns0_i_9_n_0,
      S(3) => addSameNumberDifferentSigns0_i_10_n_0,
      S(2) => addSameNumberDifferentSigns0_i_11_n_0,
      S(1) => addSameNumberDifferentSigns0_i_12_n_0,
      S(0) => addSameNumberDifferentSigns0_i_13_n_0
    );
\mulEarlyOutBypass0[30]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      I2 => Q(9),
      I3 => Q(10),
      I4 => \mulEarlyOutBypass0[30]_i_15_n_0\,
      O => \mulEarlyOutBypass0[30]_i_10_n_0\
    );
\mulEarlyOutBypass0[30]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \mulEarlyOutBypass0[30]_i_16_n_0\,
      O => \mulEarlyOutBypass0[30]_i_11_n_0\
    );
\mulEarlyOutBypass0[30]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(13),
      I2 => Q(16),
      I3 => Q(15),
      O => \mulEarlyOutBypass0[30]_i_15_n_0\
    );
\mulEarlyOutBypass0[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(8),
      I3 => Q(7),
      O => \mulEarlyOutBypass0[30]_i_16_n_0\
    );
\mulEarlyOutBypass0[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_9_n_0\,
      I1 => Q(0),
      I2 => Q(21),
      I3 => Q(22),
      I4 => \mulEarlyOutBypass0[30]_i_10_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_11_n_0\,
      O => \interpInputAttr10_reg[0]\
    );
\mulEarlyOutBypass0[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(18),
      I1 => Q(17),
      I2 => Q(20),
      I3 => Q(19),
      O => \mulEarlyOutBypass0[30]_i_9_n_0\
    );
\mulEarlyOutBypass0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0_reg[22]_0\,
      Q => \^d\(0),
      R => '0'
    );
\mulEarlyOutBypass0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0_reg[30]_0\,
      Q => \^d\(1),
      R => '0'
    );
\mulEarlyOutBypass0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0_reg[31]_0\,
      Q => \^d\(2),
      R => '0'
    );
\mulEarlyOutBypass1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^d\(0),
      Q => mulEarlyOutBypass1(22),
      R => '0'
    );
\mulEarlyOutBypass1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^d\(1),
      Q => mulEarlyOutBypass1(30),
      R => '0'
    );
\mulEarlyOutBypass1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^d\(2),
      Q => mulEarlyOutBypass1(31),
      R => '0'
    );
\mulEarlyOutBypass2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulEarlyOutBypass1(22),
      Q => mulEarlyOutBypass2(22),
      R => '0'
    );
\mulEarlyOutBypass2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulEarlyOutBypass1(30),
      Q => mulEarlyOutBypass2(30),
      R => '0'
    );
\mulEarlyOutBypass2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulEarlyOutBypass1(31),
      Q => mulEarlyOutBypass2(31),
      R => '0'
    );
\mulEarlyOutBypass3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulEarlyOutBypass2(22),
      Q => mulEarlyOutBypass3(22),
      R => '0'
    );
\mulEarlyOutBypass3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulEarlyOutBypass2(30),
      Q => mulEarlyOutBypass3(30),
      R => '0'
    );
\mulEarlyOutBypass3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulEarlyOutBypass2(31),
      Q => mulEarlyOutBypass3(31),
      R => '0'
    );
mulEarlyOutBypassEnable0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(30),
      I1 => Q(24),
      I2 => \mulResultExp0[8]_i_7_n_0\,
      O => \interpInputAttr10_reg[30]_0\
    );
mulEarlyOutBypassEnable0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => Q(30),
      I1 => \^interpinputattr10_reg[28]\,
      I2 => Q(24),
      O => \interpInputAttr10_reg[30]_1\
    );
mulEarlyOutBypassEnable0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mulEarlyOutBypassEnable0_reg_1,
      Q => \^mulearlyoutbypassenable0_reg_0\,
      R => '0'
    );
mulEarlyOutBypassEnable1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^mulearlyoutbypassenable0_reg_0\,
      Q => mulEarlyOutBypassEnable1,
      R => '0'
    );
mulEarlyOutBypassEnable2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulEarlyOutBypassEnable1,
      Q => mulEarlyOutBypassEnable2,
      R => '0'
    );
mulEarlyOutBypassEnable3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulEarlyOutBypassEnable2,
      Q => mulEarlyOutBypassEnable3,
      R => '0'
    );
\mulResultExp0[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Q(27),
      I1 => Q(25),
      I2 => Q(23),
      I3 => Q(26),
      I4 => Q(28),
      O => \interpInputAttr10_reg[27]\
    );
\mulResultExp0[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(26),
      I1 => Q(23),
      I2 => Q(25),
      I3 => Q(27),
      O => \interpInputAttr10_reg[26]\
    );
\mulResultExp0[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE3E"
    )
        port map (
      I0 => \mulResultExp0[8]_i_7_n_0\,
      I1 => Q(30),
      I2 => Q(24),
      I3 => \^interpinputattr10_reg[28]\,
      O => \interpInputAttr10_reg[30]\
    );
\mulResultExp0[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(28),
      I1 => Q(29),
      I2 => Q(26),
      I3 => Q(27),
      I4 => Q(25),
      I5 => Q(23),
      O => \mulResultExp0[8]_i_7_n_0\
    );
\mulResultExp0[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(28),
      I1 => Q(26),
      I2 => Q(23),
      I3 => Q(25),
      I4 => Q(27),
      I5 => Q(29),
      O => \^interpinputattr10_reg[28]\
    );
\mulResultExp0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => CEA2,
      D => \mulResultExp0_reg[8]_0\(0),
      Q => \mulResultExp0_reg_n_0_[0]\,
      R => '0'
    );
\mulResultExp0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => CEA2,
      D => \mulResultExp0_reg[8]_0\(1),
      Q => \mulResultExp0_reg_n_0_[1]\,
      R => '0'
    );
\mulResultExp0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => CEA2,
      D => \mulResultExp0_reg[8]_0\(2),
      Q => \mulResultExp0_reg_n_0_[2]\,
      R => '0'
    );
\mulResultExp0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => CEA2,
      D => \mulResultExp0_reg[8]_0\(3),
      Q => \mulResultExp0_reg_n_0_[3]\,
      R => '0'
    );
\mulResultExp0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => CEA2,
      D => \mulResultExp0_reg[8]_0\(4),
      Q => \mulResultExp0_reg_n_0_[4]\,
      R => '0'
    );
\mulResultExp0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => CEA2,
      D => \mulResultExp0_reg[8]_0\(5),
      Q => \mulResultExp0_reg_n_0_[5]\,
      R => '0'
    );
\mulResultExp0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => CEA2,
      D => \mulResultExp0_reg[8]_0\(6),
      Q => \mulResultExp0_reg_n_0_[6]\,
      R => '0'
    );
\mulResultExp0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => CEA2,
      D => \mulResultExp0_reg[8]_0\(7),
      Q => \mulResultExp0_reg_n_0_[7]\,
      R => '0'
    );
\mulResultExp0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => CEA2,
      D => \mulResultExp0_reg[8]_0\(8),
      Q => \mulResultExp0_reg_n_0_[8]\,
      R => '0'
    );
\mulResultExp1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[0]\,
      Q => mulResultExp1(0),
      R => '0'
    );
\mulResultExp1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[1]\,
      Q => mulResultExp1(1),
      R => '0'
    );
\mulResultExp1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[2]\,
      Q => mulResultExp1(2),
      R => '0'
    );
\mulResultExp1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[3]\,
      Q => mulResultExp1(3),
      R => '0'
    );
\mulResultExp1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[4]\,
      Q => mulResultExp1(4),
      R => '0'
    );
\mulResultExp1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[5]\,
      Q => mulResultExp1(5),
      R => '0'
    );
\mulResultExp1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[6]\,
      Q => mulResultExp1(6),
      R => '0'
    );
\mulResultExp1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[7]\,
      Q => mulResultExp1(7),
      R => '0'
    );
\mulResultExp1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \mulResultExp0_reg_n_0_[8]\,
      Q => mulResultExp1(8),
      R => '0'
    );
\mulResultExp2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(0),
      Q => mulResultExp2(0),
      R => '0'
    );
\mulResultExp2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(1),
      Q => mulResultExp2(1),
      R => '0'
    );
\mulResultExp2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(2),
      Q => mulResultExp2(2),
      R => '0'
    );
\mulResultExp2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(3),
      Q => mulResultExp2(3),
      R => '0'
    );
\mulResultExp2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(4),
      Q => mulResultExp2(4),
      R => '0'
    );
\mulResultExp2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(5),
      Q => mulResultExp2(5),
      R => '0'
    );
\mulResultExp2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(6),
      Q => mulResultExp2(6),
      R => '0'
    );
\mulResultExp2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(7),
      Q => mulResultExp2(7),
      R => '0'
    );
\mulResultExp2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultExp1(8),
      Q => mulResultExp2(8),
      R => '0'
    );
\mulResultExp3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(0),
      Q => \mulResultExp3_reg_n_0_[0]\,
      R => '0'
    );
\mulResultExp3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(1),
      Q => \mulResultExp3_reg_n_0_[1]\,
      R => '0'
    );
\mulResultExp3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(2),
      Q => \mulResultExp3_reg_n_0_[2]\,
      R => '0'
    );
\mulResultExp3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(3),
      Q => \mulResultExp3_reg_n_0_[3]\,
      R => '0'
    );
\mulResultExp3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(4),
      Q => \mulResultExp3_reg_n_0_[4]\,
      R => '0'
    );
\mulResultExp3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(5),
      Q => \mulResultExp3_reg_n_0_[5]\,
      R => '0'
    );
\mulResultExp3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(6),
      Q => \mulResultExp3_reg_n_0_[6]\,
      R => '0'
    );
\mulResultExp3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(7),
      Q => \mulResultExp3_reg_n_0_[7]\,
      R => '0'
    );
\mulResultExp3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultExp2(8),
      Q => \mulResultExp3_reg_n_0_[8]\,
      R => '0'
    );
mulResultMantissa10: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => Q(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mulResultMantissa10_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => DSP_ALU_INST(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mulResultMantissa10_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mulResultMantissa10_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mulResultMantissa10_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mulResultMantissa10_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mulResultMantissa10_OVERFLOW_UNCONNECTED,
      P(47) => mulResultMantissa10_n_58,
      P(46) => mulResultMantissa10_n_59,
      P(45) => mulResultMantissa10_n_60,
      P(44) => mulResultMantissa10_n_61,
      P(43) => mulResultMantissa10_n_62,
      P(42) => mulResultMantissa10_n_63,
      P(41) => mulResultMantissa10_n_64,
      P(40) => mulResultMantissa10_n_65,
      P(39) => mulResultMantissa10_n_66,
      P(38) => mulResultMantissa10_n_67,
      P(37) => mulResultMantissa10_n_68,
      P(36) => mulResultMantissa10_n_69,
      P(35) => mulResultMantissa10_n_70,
      P(34) => mulResultMantissa10_n_71,
      P(33) => mulResultMantissa10_n_72,
      P(32) => mulResultMantissa10_n_73,
      P(31) => mulResultMantissa10_n_74,
      P(30) => mulResultMantissa10_n_75,
      P(29) => mulResultMantissa10_n_76,
      P(28) => mulResultMantissa10_n_77,
      P(27) => mulResultMantissa10_n_78,
      P(26) => mulResultMantissa10_n_79,
      P(25) => mulResultMantissa10_n_80,
      P(24) => mulResultMantissa10_n_81,
      P(23) => mulResultMantissa10_n_82,
      P(22) => mulResultMantissa10_n_83,
      P(21) => mulResultMantissa10_n_84,
      P(20) => mulResultMantissa10_n_85,
      P(19) => mulResultMantissa10_n_86,
      P(18) => mulResultMantissa10_n_87,
      P(17) => mulResultMantissa10_n_88,
      P(16) => mulResultMantissa10_n_89,
      P(15) => mulResultMantissa10_n_90,
      P(14) => mulResultMantissa10_n_91,
      P(13) => mulResultMantissa10_n_92,
      P(12) => mulResultMantissa10_n_93,
      P(11) => mulResultMantissa10_n_94,
      P(10) => mulResultMantissa10_n_95,
      P(9) => mulResultMantissa10_n_96,
      P(8) => mulResultMantissa10_n_97,
      P(7) => mulResultMantissa10_n_98,
      P(6) => mulResultMantissa10_n_99,
      P(5) => mulResultMantissa10_n_100,
      P(4) => mulResultMantissa10_n_101,
      P(3) => mulResultMantissa10_n_102,
      P(2) => mulResultMantissa10_n_103,
      P(1) => mulResultMantissa10_n_104,
      P(0) => mulResultMantissa10_n_105,
      PATTERNBDETECT => NLW_mulResultMantissa10_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mulResultMantissa10_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mulResultMantissa10_n_106,
      PCOUT(46) => mulResultMantissa10_n_107,
      PCOUT(45) => mulResultMantissa10_n_108,
      PCOUT(44) => mulResultMantissa10_n_109,
      PCOUT(43) => mulResultMantissa10_n_110,
      PCOUT(42) => mulResultMantissa10_n_111,
      PCOUT(41) => mulResultMantissa10_n_112,
      PCOUT(40) => mulResultMantissa10_n_113,
      PCOUT(39) => mulResultMantissa10_n_114,
      PCOUT(38) => mulResultMantissa10_n_115,
      PCOUT(37) => mulResultMantissa10_n_116,
      PCOUT(36) => mulResultMantissa10_n_117,
      PCOUT(35) => mulResultMantissa10_n_118,
      PCOUT(34) => mulResultMantissa10_n_119,
      PCOUT(33) => mulResultMantissa10_n_120,
      PCOUT(32) => mulResultMantissa10_n_121,
      PCOUT(31) => mulResultMantissa10_n_122,
      PCOUT(30) => mulResultMantissa10_n_123,
      PCOUT(29) => mulResultMantissa10_n_124,
      PCOUT(28) => mulResultMantissa10_n_125,
      PCOUT(27) => mulResultMantissa10_n_126,
      PCOUT(26) => mulResultMantissa10_n_127,
      PCOUT(25) => mulResultMantissa10_n_128,
      PCOUT(24) => mulResultMantissa10_n_129,
      PCOUT(23) => mulResultMantissa10_n_130,
      PCOUT(22) => mulResultMantissa10_n_131,
      PCOUT(21) => mulResultMantissa10_n_132,
      PCOUT(20) => mulResultMantissa10_n_133,
      PCOUT(19) => mulResultMantissa10_n_134,
      PCOUT(18) => mulResultMantissa10_n_135,
      PCOUT(17) => mulResultMantissa10_n_136,
      PCOUT(16) => mulResultMantissa10_n_137,
      PCOUT(15) => mulResultMantissa10_n_138,
      PCOUT(14) => mulResultMantissa10_n_139,
      PCOUT(13) => mulResultMantissa10_n_140,
      PCOUT(12) => mulResultMantissa10_n_141,
      PCOUT(11) => mulResultMantissa10_n_142,
      PCOUT(10) => mulResultMantissa10_n_143,
      PCOUT(9) => mulResultMantissa10_n_144,
      PCOUT(8) => mulResultMantissa10_n_145,
      PCOUT(7) => mulResultMantissa10_n_146,
      PCOUT(6) => mulResultMantissa10_n_147,
      PCOUT(5) => mulResultMantissa10_n_148,
      PCOUT(4) => mulResultMantissa10_n_149,
      PCOUT(3) => mulResultMantissa10_n_150,
      PCOUT(2) => mulResultMantissa10_n_151,
      PCOUT(1) => mulResultMantissa10_n_152,
      PCOUT(0) => mulResultMantissa10_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mulResultMantissa10_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mulResultMantissa10_XOROUT_UNCONNECTED(7 downto 0)
    );
mulResultMantissa1_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => Q(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mulResultMantissa1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => mulResultMantissa1_reg_0(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mulResultMantissa1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mulResultMantissa1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mulResultMantissa1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mulResultMantissa1(0),
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mulResultMantissa1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_mulResultMantissa1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_mulResultMantissa1_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 6) => \mulResultMantissa1_reg__0\(47 downto 23),
      P(5) => mulResultMantissa1_reg_n_100,
      P(4) => mulResultMantissa1_reg_n_101,
      P(3) => mulResultMantissa1_reg_n_102,
      P(2) => mulResultMantissa1_reg_n_103,
      P(1) => mulResultMantissa1_reg_n_104,
      P(0) => mulResultMantissa1_reg_n_105,
      PATTERNBDETECT => NLW_mulResultMantissa1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mulResultMantissa1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mulResultMantissa10_n_106,
      PCIN(46) => mulResultMantissa10_n_107,
      PCIN(45) => mulResultMantissa10_n_108,
      PCIN(44) => mulResultMantissa10_n_109,
      PCIN(43) => mulResultMantissa10_n_110,
      PCIN(42) => mulResultMantissa10_n_111,
      PCIN(41) => mulResultMantissa10_n_112,
      PCIN(40) => mulResultMantissa10_n_113,
      PCIN(39) => mulResultMantissa10_n_114,
      PCIN(38) => mulResultMantissa10_n_115,
      PCIN(37) => mulResultMantissa10_n_116,
      PCIN(36) => mulResultMantissa10_n_117,
      PCIN(35) => mulResultMantissa10_n_118,
      PCIN(34) => mulResultMantissa10_n_119,
      PCIN(33) => mulResultMantissa10_n_120,
      PCIN(32) => mulResultMantissa10_n_121,
      PCIN(31) => mulResultMantissa10_n_122,
      PCIN(30) => mulResultMantissa10_n_123,
      PCIN(29) => mulResultMantissa10_n_124,
      PCIN(28) => mulResultMantissa10_n_125,
      PCIN(27) => mulResultMantissa10_n_126,
      PCIN(26) => mulResultMantissa10_n_127,
      PCIN(25) => mulResultMantissa10_n_128,
      PCIN(24) => mulResultMantissa10_n_129,
      PCIN(23) => mulResultMantissa10_n_130,
      PCIN(22) => mulResultMantissa10_n_131,
      PCIN(21) => mulResultMantissa10_n_132,
      PCIN(20) => mulResultMantissa10_n_133,
      PCIN(19) => mulResultMantissa10_n_134,
      PCIN(18) => mulResultMantissa10_n_135,
      PCIN(17) => mulResultMantissa10_n_136,
      PCIN(16) => mulResultMantissa10_n_137,
      PCIN(15) => mulResultMantissa10_n_138,
      PCIN(14) => mulResultMantissa10_n_139,
      PCIN(13) => mulResultMantissa10_n_140,
      PCIN(12) => mulResultMantissa10_n_141,
      PCIN(11) => mulResultMantissa10_n_142,
      PCIN(10) => mulResultMantissa10_n_143,
      PCIN(9) => mulResultMantissa10_n_144,
      PCIN(8) => mulResultMantissa10_n_145,
      PCIN(7) => mulResultMantissa10_n_146,
      PCIN(6) => mulResultMantissa10_n_147,
      PCIN(5) => mulResultMantissa10_n_148,
      PCIN(4) => mulResultMantissa10_n_149,
      PCIN(3) => mulResultMantissa10_n_150,
      PCIN(2) => mulResultMantissa10_n_151,
      PCIN(1) => mulResultMantissa10_n_152,
      PCIN(0) => mulResultMantissa10_n_153,
      PCOUT(47 downto 0) => NLW_mulResultMantissa1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mulResultMantissa1_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mulResultMantissa1_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\mulResultMantissa2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(23),
      Q => mulResultMantissa2(23),
      R => '0'
    );
\mulResultMantissa2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(24),
      Q => mulResultMantissa2(24),
      R => '0'
    );
\mulResultMantissa2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(25),
      Q => mulResultMantissa2(25),
      R => '0'
    );
\mulResultMantissa2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(26),
      Q => mulResultMantissa2(26),
      R => '0'
    );
\mulResultMantissa2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(27),
      Q => mulResultMantissa2(27),
      R => '0'
    );
\mulResultMantissa2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(28),
      Q => mulResultMantissa2(28),
      R => '0'
    );
\mulResultMantissa2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(29),
      Q => mulResultMantissa2(29),
      R => '0'
    );
\mulResultMantissa2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(30),
      Q => mulResultMantissa2(30),
      R => '0'
    );
\mulResultMantissa2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(31),
      Q => mulResultMantissa2(31),
      R => '0'
    );
\mulResultMantissa2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(32),
      Q => mulResultMantissa2(32),
      R => '0'
    );
\mulResultMantissa2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(33),
      Q => mulResultMantissa2(33),
      R => '0'
    );
\mulResultMantissa2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(34),
      Q => mulResultMantissa2(34),
      R => '0'
    );
\mulResultMantissa2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(35),
      Q => mulResultMantissa2(35),
      R => '0'
    );
\mulResultMantissa2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(36),
      Q => mulResultMantissa2(36),
      R => '0'
    );
\mulResultMantissa2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(37),
      Q => mulResultMantissa2(37),
      R => '0'
    );
\mulResultMantissa2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(38),
      Q => mulResultMantissa2(38),
      R => '0'
    );
\mulResultMantissa2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(39),
      Q => mulResultMantissa2(39),
      R => '0'
    );
\mulResultMantissa2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(40),
      Q => mulResultMantissa2(40),
      R => '0'
    );
\mulResultMantissa2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(41),
      Q => mulResultMantissa2(41),
      R => '0'
    );
\mulResultMantissa2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(42),
      Q => mulResultMantissa2(42),
      R => '0'
    );
\mulResultMantissa2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(43),
      Q => mulResultMantissa2(43),
      R => '0'
    );
\mulResultMantissa2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(44),
      Q => mulResultMantissa2(44),
      R => '0'
    );
\mulResultMantissa2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(45),
      Q => mulResultMantissa2(45),
      R => '0'
    );
\mulResultMantissa2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(46),
      Q => mulResultMantissa2(46),
      R => '0'
    );
\mulResultMantissa2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => \mulResultMantissa1_reg__0\(47),
      Q => mulResultMantissa2(47),
      R => '0'
    );
\mulResultMantissa3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(23),
      Q => OMUL1(0),
      R => '0'
    );
\mulResultMantissa3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(24),
      Q => OMUL1(1),
      R => '0'
    );
\mulResultMantissa3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(25),
      Q => OMUL1(2),
      R => '0'
    );
\mulResultMantissa3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(26),
      Q => OMUL1(3),
      R => '0'
    );
\mulResultMantissa3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(27),
      Q => OMUL1(4),
      R => '0'
    );
\mulResultMantissa3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(28),
      Q => OMUL1(5),
      R => '0'
    );
\mulResultMantissa3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(29),
      Q => OMUL1(6),
      R => '0'
    );
\mulResultMantissa3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(30),
      Q => OMUL1(7),
      R => '0'
    );
\mulResultMantissa3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(31),
      Q => OMUL1(8),
      R => '0'
    );
\mulResultMantissa3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(32),
      Q => OMUL1(9),
      R => '0'
    );
\mulResultMantissa3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(33),
      Q => OMUL1(10),
      R => '0'
    );
\mulResultMantissa3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(34),
      Q => OMUL1(11),
      R => '0'
    );
\mulResultMantissa3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(35),
      Q => OMUL1(12),
      R => '0'
    );
\mulResultMantissa3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(36),
      Q => OMUL1(13),
      R => '0'
    );
\mulResultMantissa3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(37),
      Q => OMUL1(14),
      R => '0'
    );
\mulResultMantissa3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(38),
      Q => OMUL1(15),
      R => '0'
    );
\mulResultMantissa3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(39),
      Q => OMUL1(16),
      R => '0'
    );
\mulResultMantissa3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(40),
      Q => OMUL1(17),
      R => '0'
    );
\mulResultMantissa3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(41),
      Q => OMUL1(18),
      R => '0'
    );
\mulResultMantissa3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(42),
      Q => OMUL1(19),
      R => '0'
    );
\mulResultMantissa3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(43),
      Q => OMUL1(20),
      R => '0'
    );
\mulResultMantissa3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(44),
      Q => OMUL1(21),
      R => '0'
    );
\mulResultMantissa3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(45),
      Q => OMUL1(22),
      R => '0'
    );
\mulResultMantissa3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(46),
      Q => OMUL1(23),
      R => '0'
    );
\mulResultMantissa3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultMantissa2(47),
      Q => OMUL1(24),
      R => '0'
    );
mulResultSign0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultSign0_reg_0,
      D => mulResultSign0_reg_1,
      Q => mulResultSign0,
      R => '0'
    );
mulResultSign1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => mulResultSign0,
      Q => mulResultSign1,
      R => '0'
    );
mulResultSign2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp2_reg[8]_0\(0),
      D => mulResultSign1,
      Q => mulResultSign2,
      R => '0'
    );
mulResultSign3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \mulResultExp3_reg[8]_0\(0),
      D => mulResultSign2,
      Q => mulResultSign3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mulEarlyOutBypassEnable0_reg_0 : out STD_LOGIC;
    mulPipelineValidStage1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mulPipelineValidStage2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mulPipelineValidStage3 : out STD_LOGIC;
    multResultAttr20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \pipelinedGoSignal_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OMUL_reg[20]_0\ : out STD_LOGIC;
    addEarlyOutBypassEnable0120_out : out STD_LOGIC;
    addEarlyOutBypassEnable0123_out : out STD_LOGIC;
    \interpInputAttr20_reg[30]\ : out STD_LOGIC;
    \interpInputAttr20_reg[28]\ : out STD_LOGIC;
    \interpInputAttr20_reg[30]_0\ : out STD_LOGIC;
    \interpInputAttr20_reg[30]_1\ : out STD_LOGIC;
    \interpInputAttr20_reg[27]\ : out STD_LOGIC;
    \interpInputAttr20_reg[26]\ : out STD_LOGIC;
    \interpInputAttr20_reg[0]\ : out STD_LOGIC;
    mulPipelineValidStage3_reg_0 : out STD_LOGIC;
    addEarlyOutBypassEnable0_reg : out STD_LOGIC;
    \OMUL_reg[31]_0\ : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    comBIsDenormal : out STD_LOGIC;
    \OMUL_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \OMUL_reg[28]_0\ : out STD_LOGIC;
    addExponentDeltaAMinusB0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \OMUL_reg[23]_0\ : out STD_LOGIC;
    \OMUL_reg[31]_1\ : out STD_LOGIC;
    GetFloatIsINF013_in : out STD_LOGIC;
    \OMUL_reg[30]_1\ : out STD_LOGIC;
    \OMUL_reg[25]_0\ : out STD_LOGIC;
    \OMUL_reg[23]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \OMUL_reg[30]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    mulPipelineValidStage0_reg_0 : in STD_LOGIC;
    mulResultSign0_reg_0 : in STD_LOGIC;
    mulResultMantissa1_reg_0 : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 16 downto 0 );
    mulResultMantissa1_reg_1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    mulResultMantissa1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mulResultMantissa1_reg_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mulEarlyOutBypassEnable0_reg_1 : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[30]_0\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[22]_0\ : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \OMUL_reg[30]_3\ : in STD_LOGIC;
    addEarlyOutBypassEnable00 : in STD_LOGIC;
    \addEarlyOutBypassEnable0__0\ : in STD_LOGIC;
    addEarlyOutBypassEnable0_reg_0 : in STD_LOGIC;
    addSameNumberDifferentSigns00 : in STD_LOGIC;
    OMUL : in STD_LOGIC_VECTOR ( 31 downto 0 );
    comAIsDenormal : in STD_LOGIC;
    \addExponentDeltaAMinusB_reg[3]\ : in STD_LOGIC;
    addEarlyOutBypassEnable013_out : in STD_LOGIC;
    addEarlyOutBypassEnable01 : in STD_LOGIC;
    GetFloatIsReal : in STD_LOGIC;
    GetFloatIsINF015_in : in STD_LOGIC;
    \addEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addALessThanB_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mulResultExp0_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL_2 : entity is "StandaloneFloatALU_MUL";
end MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL_2;

architecture STRUCTURE of MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^getfloatisinf013_in\ : STD_LOGIC;
  signal OMUL0_in : STD_LOGIC_VECTOR ( 30 downto 22 );
  signal OMUL1 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \OMUL[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \OMUL[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \OMUL[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \OMUL[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[29]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_6__0_n_0\ : STD_LOGIC;
  signal \OMUL[30]_i_7__0_n_0\ : STD_LOGIC;
  signal \OMUL[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \OMUL[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^omul_reg[20]_0\ : STD_LOGIC;
  signal \^omul_reg[23]_0\ : STD_LOGIC;
  signal \^omul_reg[30]_1\ : STD_LOGIC;
  signal addALessThanB_i_10_n_0 : STD_LOGIC;
  signal addALessThanB_i_12_n_0 : STD_LOGIC;
  signal addALessThanB_i_14_n_0 : STD_LOGIC;
  signal addALessThanB_i_15_n_0 : STD_LOGIC;
  signal addALessThanB_i_19_n_0 : STD_LOGIC;
  signal addALessThanB_i_20_n_0 : STD_LOGIC;
  signal addALessThanB_i_21_n_0 : STD_LOGIC;
  signal addALessThanB_i_22_n_0 : STD_LOGIC;
  signal addALessThanB_i_23_n_0 : STD_LOGIC;
  signal addALessThanB_i_24_n_0 : STD_LOGIC;
  signal addALessThanB_i_25_n_0 : STD_LOGIC;
  signal addALessThanB_i_26_n_0 : STD_LOGIC;
  signal addALessThanB_i_3_n_0 : STD_LOGIC;
  signal addALessThanB_i_5_n_0 : STD_LOGIC;
  signal addALessThanB_i_7_n_0 : STD_LOGIC;
  signal addALessThanB_i_8_n_0 : STD_LOGIC;
  signal addALessThanB_i_9_n_0 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_1 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_2 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_3 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_4 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_5 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_6 : STD_LOGIC;
  signal addALessThanB_reg_i_1_n_7 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_0 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_1 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_2 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_3 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_4 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_5 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_6 : STD_LOGIC;
  signal addALessThanB_reg_i_2_n_7 : STD_LOGIC;
  signal \addDenormFlushedValB[30]_i_3_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_15_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_18_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_19_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_20_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_24_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_25_n_0\ : STD_LOGIC;
  signal \addEarlyOutBypass0[31]_i_7_n_0\ : STD_LOGIC;
  signal \^addearlyoutbypassenable0120_out\ : STD_LOGIC;
  signal \^addearlyoutbypassenable0123_out\ : STD_LOGIC;
  signal addEarlyOutBypassEnable0_i_3_n_0 : STD_LOGIC;
  signal \^addexponentdeltaaminusb0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addExponentDeltaAMinusBShiftTooFar_i_2_n_0 : STD_LOGIC;
  signal \addExponentDeltaAMinusB[3]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[4]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[4]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[5]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_2_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_3_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_4_n_0\ : STD_LOGIC;
  signal \addExponentDeltaAMinusB[7]_i_5_n_0\ : STD_LOGIC;
  signal \^combisdenormal\ : STD_LOGIC;
  signal \^interpinputattr20_reg[28]\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_10__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_11__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_15__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_16__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[30]_i_9__0_n_0\ : STD_LOGIC;
  signal mulEarlyOutBypass1 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal mulEarlyOutBypass2 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal mulEarlyOutBypass3 : STD_LOGIC_VECTOR ( 31 downto 22 );
  signal \^mulearlyoutbypassenable0_reg_0\ : STD_LOGIC;
  signal mulEarlyOutBypassEnable1 : STD_LOGIC;
  signal mulEarlyOutBypassEnable2 : STD_LOGIC;
  signal mulEarlyOutBypassEnable3 : STD_LOGIC;
  signal \^mulpipelinevalidstage1_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mulpipelinevalidstage2_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mulpipelinevalidstage3\ : STD_LOGIC;
  signal \mulResultExp0[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[0]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[1]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[2]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[3]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[4]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[5]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[6]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[7]\ : STD_LOGIC;
  signal \mulResultExp0_reg_n_0_[8]\ : STD_LOGIC;
  signal mulResultExp1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal mulResultExp2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \mulResultExp3_reg_n_0_[0]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[1]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[2]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[3]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[4]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[5]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[6]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[7]\ : STD_LOGIC;
  signal \mulResultExp3_reg_n_0_[8]\ : STD_LOGIC;
  signal mulResultMantissa10_n_100 : STD_LOGIC;
  signal mulResultMantissa10_n_101 : STD_LOGIC;
  signal mulResultMantissa10_n_102 : STD_LOGIC;
  signal mulResultMantissa10_n_103 : STD_LOGIC;
  signal mulResultMantissa10_n_104 : STD_LOGIC;
  signal mulResultMantissa10_n_105 : STD_LOGIC;
  signal mulResultMantissa10_n_106 : STD_LOGIC;
  signal mulResultMantissa10_n_107 : STD_LOGIC;
  signal mulResultMantissa10_n_108 : STD_LOGIC;
  signal mulResultMantissa10_n_109 : STD_LOGIC;
  signal mulResultMantissa10_n_110 : STD_LOGIC;
  signal mulResultMantissa10_n_111 : STD_LOGIC;
  signal mulResultMantissa10_n_112 : STD_LOGIC;
  signal mulResultMantissa10_n_113 : STD_LOGIC;
  signal mulResultMantissa10_n_114 : STD_LOGIC;
  signal mulResultMantissa10_n_115 : STD_LOGIC;
  signal mulResultMantissa10_n_116 : STD_LOGIC;
  signal mulResultMantissa10_n_117 : STD_LOGIC;
  signal mulResultMantissa10_n_118 : STD_LOGIC;
  signal mulResultMantissa10_n_119 : STD_LOGIC;
  signal mulResultMantissa10_n_120 : STD_LOGIC;
  signal mulResultMantissa10_n_121 : STD_LOGIC;
  signal mulResultMantissa10_n_122 : STD_LOGIC;
  signal mulResultMantissa10_n_123 : STD_LOGIC;
  signal mulResultMantissa10_n_124 : STD_LOGIC;
  signal mulResultMantissa10_n_125 : STD_LOGIC;
  signal mulResultMantissa10_n_126 : STD_LOGIC;
  signal mulResultMantissa10_n_127 : STD_LOGIC;
  signal mulResultMantissa10_n_128 : STD_LOGIC;
  signal mulResultMantissa10_n_129 : STD_LOGIC;
  signal mulResultMantissa10_n_130 : STD_LOGIC;
  signal mulResultMantissa10_n_131 : STD_LOGIC;
  signal mulResultMantissa10_n_132 : STD_LOGIC;
  signal mulResultMantissa10_n_133 : STD_LOGIC;
  signal mulResultMantissa10_n_134 : STD_LOGIC;
  signal mulResultMantissa10_n_135 : STD_LOGIC;
  signal mulResultMantissa10_n_136 : STD_LOGIC;
  signal mulResultMantissa10_n_137 : STD_LOGIC;
  signal mulResultMantissa10_n_138 : STD_LOGIC;
  signal mulResultMantissa10_n_139 : STD_LOGIC;
  signal mulResultMantissa10_n_140 : STD_LOGIC;
  signal mulResultMantissa10_n_141 : STD_LOGIC;
  signal mulResultMantissa10_n_142 : STD_LOGIC;
  signal mulResultMantissa10_n_143 : STD_LOGIC;
  signal mulResultMantissa10_n_144 : STD_LOGIC;
  signal mulResultMantissa10_n_145 : STD_LOGIC;
  signal mulResultMantissa10_n_146 : STD_LOGIC;
  signal mulResultMantissa10_n_147 : STD_LOGIC;
  signal mulResultMantissa10_n_148 : STD_LOGIC;
  signal mulResultMantissa10_n_149 : STD_LOGIC;
  signal mulResultMantissa10_n_150 : STD_LOGIC;
  signal mulResultMantissa10_n_151 : STD_LOGIC;
  signal mulResultMantissa10_n_152 : STD_LOGIC;
  signal mulResultMantissa10_n_153 : STD_LOGIC;
  signal mulResultMantissa10_n_58 : STD_LOGIC;
  signal mulResultMantissa10_n_59 : STD_LOGIC;
  signal mulResultMantissa10_n_60 : STD_LOGIC;
  signal mulResultMantissa10_n_61 : STD_LOGIC;
  signal mulResultMantissa10_n_62 : STD_LOGIC;
  signal mulResultMantissa10_n_63 : STD_LOGIC;
  signal mulResultMantissa10_n_64 : STD_LOGIC;
  signal mulResultMantissa10_n_65 : STD_LOGIC;
  signal mulResultMantissa10_n_66 : STD_LOGIC;
  signal mulResultMantissa10_n_67 : STD_LOGIC;
  signal mulResultMantissa10_n_68 : STD_LOGIC;
  signal mulResultMantissa10_n_69 : STD_LOGIC;
  signal mulResultMantissa10_n_70 : STD_LOGIC;
  signal mulResultMantissa10_n_71 : STD_LOGIC;
  signal mulResultMantissa10_n_72 : STD_LOGIC;
  signal mulResultMantissa10_n_73 : STD_LOGIC;
  signal mulResultMantissa10_n_74 : STD_LOGIC;
  signal mulResultMantissa10_n_75 : STD_LOGIC;
  signal mulResultMantissa10_n_76 : STD_LOGIC;
  signal mulResultMantissa10_n_77 : STD_LOGIC;
  signal mulResultMantissa10_n_78 : STD_LOGIC;
  signal mulResultMantissa10_n_79 : STD_LOGIC;
  signal mulResultMantissa10_n_80 : STD_LOGIC;
  signal mulResultMantissa10_n_81 : STD_LOGIC;
  signal mulResultMantissa10_n_82 : STD_LOGIC;
  signal mulResultMantissa10_n_83 : STD_LOGIC;
  signal mulResultMantissa10_n_84 : STD_LOGIC;
  signal mulResultMantissa10_n_85 : STD_LOGIC;
  signal mulResultMantissa10_n_86 : STD_LOGIC;
  signal mulResultMantissa10_n_87 : STD_LOGIC;
  signal mulResultMantissa10_n_88 : STD_LOGIC;
  signal mulResultMantissa10_n_89 : STD_LOGIC;
  signal mulResultMantissa10_n_90 : STD_LOGIC;
  signal mulResultMantissa10_n_91 : STD_LOGIC;
  signal mulResultMantissa10_n_92 : STD_LOGIC;
  signal mulResultMantissa10_n_93 : STD_LOGIC;
  signal mulResultMantissa10_n_94 : STD_LOGIC;
  signal mulResultMantissa10_n_95 : STD_LOGIC;
  signal mulResultMantissa10_n_96 : STD_LOGIC;
  signal mulResultMantissa10_n_97 : STD_LOGIC;
  signal mulResultMantissa10_n_98 : STD_LOGIC;
  signal mulResultMantissa10_n_99 : STD_LOGIC;
  signal \mulResultMantissa1_reg__0\ : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal mulResultMantissa1_reg_n_100 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_101 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_102 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_103 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_104 : STD_LOGIC;
  signal mulResultMantissa1_reg_n_105 : STD_LOGIC;
  signal mulResultMantissa2 : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal mulResultSign0 : STD_LOGIC;
  signal mulResultSign1 : STD_LOGIC;
  signal mulResultSign2 : STD_LOGIC;
  signal mulResultSign3 : STD_LOGIC;
  signal \^multresultattr20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_addALessThanB_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_addALessThanB_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mulResultMantissa10_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa10_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mulResultMantissa10_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mulResultMantissa10_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mulResultMantissa10_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mulResultMantissa1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mulResultMantissa1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mulResultMantissa1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mulResultMantissa1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mulResultMantissa1_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_mulResultMantissa1_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mulResultMantissa1_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OMUL[22]_i_3__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \OMUL[26]_i_2__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \OMUL[27]_i_2__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \OMUL[28]_i_2__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \OMUL[28]_i_3__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \OMUL[29]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \OMUL[29]_i_2__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \OMUL[30]_i_6__0\ : label is "soft_lutpair181";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of addALessThanB_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of addALessThanB_reg_i_2 : label is 11;
  attribute SOFT_HLUTNM of \addDenormFlushedValB[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[10]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[11]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[12]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[13]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[14]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[15]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[16]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[17]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[18]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[19]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[1]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[20]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[21]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[22]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[23]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[24]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[25]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[26]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[27]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[28]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[29]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[30]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[30]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[6]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[8]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \addDenormFlushedValB[9]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_12\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_20\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_24\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_25\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \addEarlyOutBypass0[31]_i_6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of addEarlyOutBypassEnable0_i_3 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[3]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[4]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[5]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \addExponentDeltaAMinusB[7]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \addExponentDeltaBMinusA[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mulEarlyOutBypassEnable0_i_3__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_19__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mulResultExp0[7]_i_20__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mulResultExp0[8]_i_4__0\ : label is "soft_lutpair175";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mulResultMantissa10 : label is "YES";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mulResultMantissa10 : label is "{SYNTH-11 {cell *THIS*}}";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  E(0) <= \^e\(0);
  GetFloatIsINF013_in <= \^getfloatisinf013_in\;
  \OMUL_reg[20]_0\ <= \^omul_reg[20]_0\;
  \OMUL_reg[23]_0\ <= \^omul_reg[23]_0\;
  \OMUL_reg[30]_1\ <= \^omul_reg[30]_1\;
  addEarlyOutBypassEnable0120_out <= \^addearlyoutbypassenable0120_out\;
  addEarlyOutBypassEnable0123_out <= \^addearlyoutbypassenable0123_out\;
  addExponentDeltaAMinusB0(5 downto 0) <= \^addexponentdeltaaminusb0\(5 downto 0);
  comBIsDenormal <= \^combisdenormal\;
  \interpInputAttr20_reg[28]\ <= \^interpinputattr20_reg[28]\;
  mulEarlyOutBypassEnable0_reg_0 <= \^mulearlyoutbypassenable0_reg_0\;
  mulPipelineValidStage1_reg_0(0) <= \^mulpipelinevalidstage1_reg_0\(0);
  mulPipelineValidStage2_reg_0(0) <= \^mulpipelinevalidstage2_reg_0\(0);
  mulPipelineValidStage3 <= \^mulpipelinevalidstage3\;
  multResultAttr20(31 downto 0) <= \^multresultattr20\(31 downto 0);
  sel0(0) <= \^sel0\(0);
\OMUL[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(0),
      I2 => OMUL1(1),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[0]_i_1__0_n_0\
    );
\OMUL[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(10),
      I2 => OMUL1(11),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[10]_i_1__0_n_0\
    );
\OMUL[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(11),
      I2 => OMUL1(12),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[11]_i_1__0_n_0\
    );
\OMUL[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(12),
      I2 => OMUL1(13),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[12]_i_1__0_n_0\
    );
\OMUL[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(13),
      I2 => OMUL1(14),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[13]_i_1__0_n_0\
    );
\OMUL[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(14),
      I2 => OMUL1(15),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[14]_i_1__0_n_0\
    );
\OMUL[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(15),
      I2 => OMUL1(16),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[15]_i_1__0_n_0\
    );
\OMUL[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(16),
      I2 => OMUL1(17),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[16]_i_1__0_n_0\
    );
\OMUL[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(17),
      I2 => OMUL1(18),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[17]_i_1__0_n_0\
    );
\OMUL[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(18),
      I2 => OMUL1(19),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[18]_i_1__0_n_0\
    );
\OMUL[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(19),
      I2 => OMUL1(20),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[19]_i_1__0_n_0\
    );
\OMUL[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(1),
      I2 => OMUL1(2),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[1]_i_1__0_n_0\
    );
\OMUL[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(20),
      I2 => OMUL1(21),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[20]_i_1__0_n_0\
    );
\OMUL[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(21),
      I2 => OMUL1(22),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[21]_i_1__0_n_0\
    );
\OMUL[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \OMUL[30]_i_4__0_n_0\,
      I1 => \mulResultExp3_reg_n_0_[7]\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \^mulpipelinevalidstage3\,
      I4 => mulEarlyOutBypassEnable3,
      O => OMUL0_in(22)
    );
\OMUL[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0AA0000"
    )
        port map (
      I0 => OMUL1(22),
      I1 => \OMUL[22]_i_3__0_n_0\,
      I2 => OMUL1(23),
      I3 => OMUL1(24),
      I4 => \OMUL[30]_i_5__0_n_0\,
      I5 => \OMUL[22]_i_4__0_n_0\,
      O => \OMUL[22]_i_2__0_n_0\
    );
\OMUL[22]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[1]\,
      I1 => \mulResultExp3_reg_n_0_[8]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \OMUL[22]_i_5__0_n_0\,
      O => \OMUL[22]_i_3__0_n_0\
    );
\OMUL[22]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulEarlyOutBypass3(22),
      O => \OMUL[22]_i_4__0_n_0\
    );
\OMUL[22]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[6]\,
      I1 => \mulResultExp3_reg_n_0_[5]\,
      I2 => \mulResultExp3_reg_n_0_[7]\,
      I3 => \mulResultExp3_reg_n_0_[2]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      I5 => \mulResultExp3_reg_n_0_[4]\,
      O => \OMUL[22]_i_5__0_n_0\
    );
\OMUL[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF828282"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => OMUL1(24),
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[23]_i_1__0_n_0\
    );
\OMUL[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA802"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \mulResultExp3_reg_n_0_[0]\,
      I2 => OMUL1(24),
      I3 => \mulResultExp3_reg_n_0_[1]\,
      I4 => \OMUL[28]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[24]_i_1__0_n_0\
    );
\OMUL[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF282828"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[26]_i_2__0_n_0\,
      I2 => \mulResultExp3_reg_n_0_[2]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[25]_i_1__0_n_0\
    );
\OMUL[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA208"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[26]_i_2__0_n_0\,
      I2 => \mulResultExp3_reg_n_0_[2]\,
      I3 => \mulResultExp3_reg_n_0_[3]\,
      I4 => \OMUL[28]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[26]_i_1__0_n_0\
    );
\OMUL[26]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => OMUL1(24),
      I1 => \mulResultExp3_reg_n_0_[0]\,
      I2 => \mulResultExp3_reg_n_0_[1]\,
      O => \OMUL[26]_i_2__0_n_0\
    );
\OMUL[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA082"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[27]_i_2__0_n_0\,
      I2 => \mulResultExp3_reg_n_0_[4]\,
      I3 => OMUL1(24),
      I4 => \OMUL[28]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[27]_i_1__0_n_0\
    );
\OMUL[27]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[3]\,
      I1 => \mulResultExp3_reg_n_0_[2]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \mulResultExp3_reg_n_0_[1]\,
      O => \OMUL[27]_i_2__0_n_0\
    );
\OMUL[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA802"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => OMUL1(24),
      I2 => \OMUL[28]_i_2__0_n_0\,
      I3 => \mulResultExp3_reg_n_0_[5]\,
      I4 => \OMUL[28]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[28]_i_1__0_n_0\
    );
\OMUL[28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[4]\,
      I1 => \mulResultExp3_reg_n_0_[1]\,
      I2 => \mulResultExp3_reg_n_0_[0]\,
      I3 => \mulResultExp3_reg_n_0_[2]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      O => \OMUL[28]_i_2__0_n_0\
    );
\OMUL[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => mulEarlyOutBypass3(30),
      O => \OMUL[28]_i_3__0_n_0\
    );
\OMUL[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F222"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[29]_i_2__0_n_0\,
      I2 => mulEarlyOutBypassEnable3,
      I3 => mulEarlyOutBypass3(30),
      I4 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[29]_i_1__0_n_0\
    );
\OMUL[29]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[6]\,
      I1 => OMUL1(24),
      I2 => \mulResultExp3_reg_n_0_[5]\,
      I3 => \OMUL[28]_i_2__0_n_0\,
      O => \OMUL[29]_i_2__0_n_0\
    );
\OMUL[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(2),
      I2 => OMUL1(3),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[2]_i_1__0_n_0\
    );
\OMUL[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => \^mulpipelinevalidstage3\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \mulResultExp3_reg_n_0_[7]\,
      O => OMUL0_in(30)
    );
\OMUL[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mulpipelinevalidstage3\,
      I1 => \OMUL_reg[30]_3\,
      O => mulPipelineValidStage3_reg_0
    );
\OMUL[30]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mulpipelinevalidstage3\,
      I1 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[30]_i_2__0_n_0\
    );
\OMUL[30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF828282"
    )
        port map (
      I0 => \OMUL[30]_i_5__0_n_0\,
      I1 => \OMUL[30]_i_6__0_n_0\,
      I2 => \mulResultExp3_reg_n_0_[7]\,
      I3 => mulEarlyOutBypassEnable3,
      I4 => mulEarlyOutBypass3(30),
      I5 => \OMUL[30]_i_4__0_n_0\,
      O => \OMUL[30]_i_3__0_n_0\
    );
\OMUL[30]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40400040"
    )
        port map (
      I0 => mulEarlyOutBypassEnable3,
      I1 => \^mulpipelinevalidstage3\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => \mulResultExp3_reg_n_0_[7]\,
      I4 => \OMUL[30]_i_7__0_n_0\,
      O => \OMUL[30]_i_4__0_n_0\
    );
\OMUL[30]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0043"
    )
        port map (
      I0 => \OMUL[30]_i_7__0_n_0\,
      I1 => \mulResultExp3_reg_n_0_[7]\,
      I2 => \mulResultExp3_reg_n_0_[8]\,
      I3 => mulEarlyOutBypassEnable3,
      O => \OMUL[30]_i_5__0_n_0\
    );
\OMUL[30]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[5]\,
      I1 => \mulResultExp3_reg_n_0_[6]\,
      I2 => OMUL1(24),
      I3 => \OMUL[28]_i_2__0_n_0\,
      O => \OMUL[30]_i_6__0_n_0\
    );
\OMUL[30]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mulResultExp3_reg_n_0_[5]\,
      I1 => \mulResultExp3_reg_n_0_[6]\,
      I2 => \mulResultExp3_reg_n_0_[1]\,
      I3 => \mulResultExp3_reg_n_0_[4]\,
      I4 => \mulResultExp3_reg_n_0_[3]\,
      I5 => \mulResultExp3_reg_n_0_[2]\,
      O => \OMUL[30]_i_7__0_n_0\
    );
\OMUL[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mulEarlyOutBypass3(31),
      I1 => mulEarlyOutBypassEnable3,
      I2 => mulResultSign3,
      I3 => \^mulpipelinevalidstage3\,
      I4 => \^multresultattr20\(31),
      O => \OMUL[31]_i_1__0_n_0\
    );
\OMUL[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(3),
      I2 => OMUL1(4),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[3]_i_1__0_n_0\
    );
\OMUL[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(4),
      I2 => OMUL1(5),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[4]_i_1__0_n_0\
    );
\OMUL[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(5),
      I2 => OMUL1(6),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[5]_i_1__0_n_0\
    );
\OMUL[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(6),
      I2 => OMUL1(7),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[6]_i_1__0_n_0\
    );
\OMUL[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(7),
      I2 => OMUL1(8),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[7]_i_1__0_n_0\
    );
\OMUL[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(8),
      I2 => OMUL1(9),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[8]_i_1__0_n_0\
    );
\OMUL[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAEEAAAAAAAA"
    )
        port map (
      I0 => \OMUL[22]_i_4__0_n_0\,
      I1 => OMUL1(9),
      I2 => OMUL1(10),
      I3 => OMUL1(24),
      I4 => \OMUL[22]_i_3__0_n_0\,
      I5 => \OMUL[30]_i_5__0_n_0\,
      O => \OMUL[9]_i_1__0_n_0\
    );
\OMUL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[0]_i_1__0_n_0\,
      Q => \^multresultattr20\(0),
      R => OMUL0_in(22)
    );
\OMUL_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[10]_i_1__0_n_0\,
      Q => \^multresultattr20\(10),
      R => OMUL0_in(22)
    );
\OMUL_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[11]_i_1__0_n_0\,
      Q => \^multresultattr20\(11),
      R => OMUL0_in(22)
    );
\OMUL_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[12]_i_1__0_n_0\,
      Q => \^multresultattr20\(12),
      R => OMUL0_in(22)
    );
\OMUL_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[13]_i_1__0_n_0\,
      Q => \^multresultattr20\(13),
      R => OMUL0_in(22)
    );
\OMUL_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[14]_i_1__0_n_0\,
      Q => \^multresultattr20\(14),
      R => OMUL0_in(22)
    );
\OMUL_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[15]_i_1__0_n_0\,
      Q => \^multresultattr20\(15),
      R => OMUL0_in(22)
    );
\OMUL_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[16]_i_1__0_n_0\,
      Q => \^multresultattr20\(16),
      R => OMUL0_in(22)
    );
\OMUL_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[17]_i_1__0_n_0\,
      Q => \^multresultattr20\(17),
      R => OMUL0_in(22)
    );
\OMUL_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[18]_i_1__0_n_0\,
      Q => \^multresultattr20\(18),
      R => OMUL0_in(22)
    );
\OMUL_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[19]_i_1__0_n_0\,
      Q => \^multresultattr20\(19),
      R => OMUL0_in(22)
    );
\OMUL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[1]_i_1__0_n_0\,
      Q => \^multresultattr20\(1),
      R => OMUL0_in(22)
    );
\OMUL_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[20]_i_1__0_n_0\,
      Q => \^multresultattr20\(20),
      R => OMUL0_in(22)
    );
\OMUL_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[21]_i_1__0_n_0\,
      Q => \^multresultattr20\(21),
      R => OMUL0_in(22)
    );
\OMUL_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[22]_i_2__0_n_0\,
      Q => \^multresultattr20\(22),
      R => OMUL0_in(22)
    );
\OMUL_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[23]_i_1__0_n_0\,
      Q => \^multresultattr20\(23),
      S => OMUL0_in(30)
    );
\OMUL_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[24]_i_1__0_n_0\,
      Q => \^multresultattr20\(24),
      S => OMUL0_in(30)
    );
\OMUL_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[25]_i_1__0_n_0\,
      Q => \^multresultattr20\(25),
      S => OMUL0_in(30)
    );
\OMUL_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[26]_i_1__0_n_0\,
      Q => \^multresultattr20\(26),
      S => OMUL0_in(30)
    );
\OMUL_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[27]_i_1__0_n_0\,
      Q => \^multresultattr20\(27),
      S => OMUL0_in(30)
    );
\OMUL_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[28]_i_1__0_n_0\,
      Q => \^multresultattr20\(28),
      S => OMUL0_in(30)
    );
\OMUL_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[29]_i_1__0_n_0\,
      Q => \^multresultattr20\(29),
      S => OMUL0_in(30)
    );
\OMUL_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[2]_i_1__0_n_0\,
      Q => \^multresultattr20\(2),
      R => OMUL0_in(22)
    );
\OMUL_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \OMUL[30]_i_2__0_n_0\,
      D => \OMUL[30]_i_3__0_n_0\,
      Q => \^multresultattr20\(30),
      S => OMUL0_in(30)
    );
\OMUL_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \OMUL[31]_i_1__0_n_0\,
      Q => \^multresultattr20\(31),
      R => '0'
    );
\OMUL_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[3]_i_1__0_n_0\,
      Q => \^multresultattr20\(3),
      R => OMUL0_in(22)
    );
\OMUL_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[4]_i_1__0_n_0\,
      Q => \^multresultattr20\(4),
      R => OMUL0_in(22)
    );
\OMUL_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[5]_i_1__0_n_0\,
      Q => \^multresultattr20\(5),
      R => OMUL0_in(22)
    );
\OMUL_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[6]_i_1__0_n_0\,
      Q => \^multresultattr20\(6),
      R => OMUL0_in(22)
    );
\OMUL_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[7]_i_1__0_n_0\,
      Q => \^multresultattr20\(7),
      R => OMUL0_in(22)
    );
\OMUL_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[8]_i_1__0_n_0\,
      Q => \^multresultattr20\(8),
      R => OMUL0_in(22)
    );
\OMUL_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage3\,
      D => \OMUL[9]_i_1__0_n_0\,
      Q => \^multresultattr20\(9),
      R => OMUL0_in(22)
    );
addALessThanB_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(17),
      I1 => OMUL(17),
      I2 => \^multresultattr20\(16),
      I3 => OMUL(16),
      O => addALessThanB_i_10_n_0
    );
addALessThanB_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^multresultattr20\(29),
      I1 => \^multresultattr20\(28),
      I2 => OMUL(29),
      I3 => OMUL(28),
      O => addALessThanB_i_12_n_0
    );
addALessThanB_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^multresultattr20\(24),
      I1 => \^multresultattr20\(25),
      I2 => OMUL(24),
      I3 => OMUL(25),
      O => addALessThanB_i_14_n_0
    );
addALessThanB_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^multresultattr20\(23),
      I1 => OMUL(23),
      I2 => \^multresultattr20\(22),
      I3 => OMUL(22),
      O => addALessThanB_i_15_n_0
    );
addALessThanB_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(15),
      I1 => OMUL(15),
      I2 => \^multresultattr20\(14),
      I3 => OMUL(14),
      O => addALessThanB_i_19_n_0
    );
addALessThanB_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(13),
      I1 => OMUL(13),
      I2 => \^multresultattr20\(12),
      I3 => OMUL(12),
      O => addALessThanB_i_20_n_0
    );
addALessThanB_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(11),
      I1 => OMUL(11),
      I2 => \^multresultattr20\(10),
      I3 => OMUL(10),
      O => addALessThanB_i_21_n_0
    );
addALessThanB_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(9),
      I1 => OMUL(9),
      I2 => \^multresultattr20\(8),
      I3 => OMUL(8),
      O => addALessThanB_i_22_n_0
    );
addALessThanB_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(7),
      I1 => OMUL(7),
      I2 => \^multresultattr20\(6),
      I3 => OMUL(6),
      O => addALessThanB_i_23_n_0
    );
addALessThanB_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(5),
      I1 => OMUL(5),
      I2 => \^multresultattr20\(4),
      I3 => OMUL(4),
      O => addALessThanB_i_24_n_0
    );
addALessThanB_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(3),
      I1 => OMUL(3),
      I2 => \^multresultattr20\(2),
      I3 => OMUL(2),
      O => addALessThanB_i_25_n_0
    );
addALessThanB_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(1),
      I1 => OMUL(1),
      I2 => \^multresultattr20\(0),
      I3 => OMUL(0),
      O => addALessThanB_i_26_n_0
    );
addALessThanB_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(30),
      I1 => OMUL(30),
      O => addALessThanB_i_3_n_0
    );
addALessThanB_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(27),
      I1 => OMUL(27),
      I2 => \^multresultattr20\(26),
      I3 => OMUL(26),
      O => addALessThanB_i_5_n_0
    );
addALessThanB_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^multresultattr20\(22),
      I1 => OMUL(22),
      I2 => OMUL(23),
      I3 => \^multresultattr20\(23),
      O => addALessThanB_i_7_n_0
    );
addALessThanB_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(21),
      I1 => OMUL(21),
      I2 => \^multresultattr20\(20),
      I3 => OMUL(20),
      O => addALessThanB_i_8_n_0
    );
addALessThanB_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^multresultattr20\(19),
      I1 => OMUL(19),
      I2 => \^multresultattr20\(18),
      I3 => OMUL(18),
      O => addALessThanB_i_9_n_0
    );
addALessThanB_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => addALessThanB_reg_i_2_n_0,
      CI_TOP => '0',
      CO(7) => \^sel0\(0),
      CO(6) => addALessThanB_reg_i_1_n_1,
      CO(5) => addALessThanB_reg_i_1_n_2,
      CO(4) => addALessThanB_reg_i_1_n_3,
      CO(3) => addALessThanB_reg_i_1_n_4,
      CO(2) => addALessThanB_reg_i_1_n_5,
      CO(1) => addALessThanB_reg_i_1_n_6,
      CO(0) => addALessThanB_reg_i_1_n_7,
      DI(7) => addALessThanB_i_3_n_0,
      DI(6) => DI(1),
      DI(5) => addALessThanB_i_5_n_0,
      DI(4) => DI(0),
      DI(3) => addALessThanB_i_7_n_0,
      DI(2) => addALessThanB_i_8_n_0,
      DI(1) => addALessThanB_i_9_n_0,
      DI(0) => addALessThanB_i_10_n_0,
      O(7 downto 0) => NLW_addALessThanB_reg_i_1_O_UNCONNECTED(7 downto 0),
      S(7) => addALessThanB_reg(4),
      S(6) => addALessThanB_i_12_n_0,
      S(5) => addALessThanB_reg(3),
      S(4) => addALessThanB_i_14_n_0,
      S(3) => addALessThanB_i_15_n_0,
      S(2 downto 0) => addALessThanB_reg(2 downto 0)
    );
addALessThanB_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => addALessThanB_reg_i_2_n_0,
      CO(6) => addALessThanB_reg_i_2_n_1,
      CO(5) => addALessThanB_reg_i_2_n_2,
      CO(4) => addALessThanB_reg_i_2_n_3,
      CO(3) => addALessThanB_reg_i_2_n_4,
      CO(2) => addALessThanB_reg_i_2_n_5,
      CO(1) => addALessThanB_reg_i_2_n_6,
      CO(0) => addALessThanB_reg_i_2_n_7,
      DI(7) => addALessThanB_i_19_n_0,
      DI(6) => addALessThanB_i_20_n_0,
      DI(5) => addALessThanB_i_21_n_0,
      DI(4) => addALessThanB_i_22_n_0,
      DI(3) => addALessThanB_i_23_n_0,
      DI(2) => addALessThanB_i_24_n_0,
      DI(1) => addALessThanB_i_25_n_0,
      DI(0) => addALessThanB_i_26_n_0,
      O(7 downto 0) => NLW_addALessThanB_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\addDenormFlushedValB[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(0),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(0)
    );
\addDenormFlushedValB[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(10),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(10)
    );
\addDenormFlushedValB[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(11),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(11)
    );
\addDenormFlushedValB[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(12),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(12)
    );
\addDenormFlushedValB[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(13),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(13)
    );
\addDenormFlushedValB[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(14),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(14)
    );
\addDenormFlushedValB[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(15),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(15)
    );
\addDenormFlushedValB[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(16),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(16)
    );
\addDenormFlushedValB[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(17),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(17)
    );
\addDenormFlushedValB[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(18),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(18)
    );
\addDenormFlushedValB[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(19),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(19)
    );
\addDenormFlushedValB[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(1),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(1)
    );
\addDenormFlushedValB[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(20),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(20)
    );
\addDenormFlushedValB[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(21),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(21)
    );
\addDenormFlushedValB[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(22),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(22)
    );
\addDenormFlushedValB[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(23),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(23)
    );
\addDenormFlushedValB[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(24),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(24)
    );
\addDenormFlushedValB[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(25)
    );
\addDenormFlushedValB[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(26),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(26)
    );
\addDenormFlushedValB[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(27),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(27)
    );
\addDenormFlushedValB[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(28),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(28)
    );
\addDenormFlushedValB[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(29),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(29)
    );
\addDenormFlushedValB[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(2),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(2)
    );
\addDenormFlushedValB[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(30),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(30)
    );
\addDenormFlushedValB[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^multresultattr20\(27),
      I1 => \^multresultattr20\(28),
      I2 => \^multresultattr20\(29),
      I3 => \^multresultattr20\(30),
      I4 => \addDenormFlushedValB[30]_i_3_n_0\,
      O => \^combisdenormal\
    );
\addDenormFlushedValB[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^multresultattr20\(24),
      I1 => \^multresultattr20\(23),
      I2 => \^multresultattr20\(26),
      I3 => \^multresultattr20\(25),
      O => \addDenormFlushedValB[30]_i_3_n_0\
    );
\addDenormFlushedValB[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(3),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(3)
    );
\addDenormFlushedValB[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(4),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(4)
    );
\addDenormFlushedValB[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(5),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(5)
    );
\addDenormFlushedValB[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(6),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(6)
    );
\addDenormFlushedValB[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(7),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(7)
    );
\addDenormFlushedValB[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(8),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(8)
    );
\addDenormFlushedValB[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^multresultattr20\(9),
      I1 => \^combisdenormal\,
      O => \OMUL_reg[30]_0\(9)
    );
\addEarlyOutBypass0[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000060"
    )
        port map (
      I0 => \^multresultattr20\(31),
      I1 => OMUL(31),
      I2 => \^addearlyoutbypassenable0120_out\,
      I3 => \^addearlyoutbypassenable0123_out\,
      I4 => addEarlyOutBypassEnable013_out,
      I5 => addEarlyOutBypassEnable01,
      O => \OMUL_reg[31]_1\
    );
\addEarlyOutBypass0[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D700"
    )
        port map (
      I0 => addSameNumberDifferentSigns00,
      I1 => OMUL(31),
      I2 => \^multresultattr20\(31),
      I3 => \^sel0\(0),
      I4 => \^combisdenormal\,
      O => \OMUL_reg[31]_0\
    );
\addEarlyOutBypass0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD0000FAF80000"
    )
        port map (
      I0 => \^omul_reg[20]_0\,
      I1 => \^addearlyoutbypassenable0120_out\,
      I2 => \addEarlyOutBypass0_reg[31]\,
      I3 => \^addearlyoutbypassenable0123_out\,
      I4 => Q(0),
      I5 => \addEarlyOutBypass0[31]_i_7_n_0\,
      O => \pipelinedGoSignal_reg[4]\(0)
    );
\addEarlyOutBypass0[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_18_n_0\,
      I1 => \addEarlyOutBypass0[31]_i_19_n_0\,
      I2 => \^multresultattr20\(20),
      I3 => \^multresultattr20\(22),
      I4 => \^multresultattr20\(17),
      I5 => \addEarlyOutBypass0[31]_i_20_n_0\,
      O => \^getfloatisinf013_in\
    );
\addEarlyOutBypass0[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^multresultattr20\(30),
      I1 => \^multresultattr20\(27),
      I2 => \^multresultattr20\(29),
      I3 => \^multresultattr20\(28),
      O => \^omul_reg[30]_1\
    );
\addEarlyOutBypass0[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^multresultattr20\(28),
      I1 => \^multresultattr20\(29),
      I2 => \^multresultattr20\(27),
      I3 => \^multresultattr20\(30),
      I4 => \^omul_reg[23]_0\,
      I5 => \addEarlyOutBypass0_reg[31]_0\,
      O => \addEarlyOutBypass0[31]_i_15_n_0\
    );
\addEarlyOutBypass0[31]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^multresultattr20\(12),
      I1 => \^multresultattr20\(13),
      I2 => \^multresultattr20\(14),
      I3 => \^multresultattr20\(15),
      I4 => \addEarlyOutBypass0[31]_i_24_n_0\,
      O => \addEarlyOutBypass0[31]_i_18_n_0\
    );
\addEarlyOutBypass0[31]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^multresultattr20\(2),
      I1 => \^multresultattr20\(3),
      I2 => \^multresultattr20\(0),
      I3 => \^multresultattr20\(1),
      I4 => \addEarlyOutBypass0[31]_i_25_n_0\,
      O => \addEarlyOutBypass0[31]_i_19_n_0\
    );
\addEarlyOutBypass0[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^multresultattr20\(19),
      I1 => \^multresultattr20\(16),
      I2 => \^multresultattr20\(21),
      I3 => \^multresultattr20\(18),
      O => \addEarlyOutBypass0[31]_i_20_n_0\
    );
\addEarlyOutBypass0[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^multresultattr20\(11),
      I1 => \^multresultattr20\(10),
      I2 => \^multresultattr20\(9),
      I3 => \^multresultattr20\(8),
      O => \addEarlyOutBypass0[31]_i_24_n_0\
    );
\addEarlyOutBypass0[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^multresultattr20\(7),
      I1 => \^multresultattr20\(6),
      I2 => \^multresultattr20\(5),
      I3 => \^multresultattr20\(4),
      O => \addEarlyOutBypass0[31]_i_25_n_0\
    );
\addEarlyOutBypass0[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000EFFF500040004"
    )
        port map (
      I0 => \^getfloatisinf013_in\,
      I1 => GetFloatIsReal,
      I2 => \^omul_reg[30]_1\,
      I3 => \^omul_reg[23]_0\,
      I4 => GetFloatIsINF015_in,
      I5 => \addEarlyOutBypass0_reg[31]_0\,
      O => \^omul_reg[20]_0\
    );
\addEarlyOutBypass0[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_15_n_0\,
      I1 => \^getfloatisinf013_in\,
      I2 => GetFloatIsINF015_in,
      O => \^addearlyoutbypassenable0120_out\
    );
\addEarlyOutBypass0[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \addEarlyOutBypass0[31]_i_15_n_0\,
      I1 => \^getfloatisinf013_in\,
      I2 => GetFloatIsINF015_in,
      O => \^addearlyoutbypassenable0123_out\
    );
\addEarlyOutBypass0[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2FFFFE2E2E2E2E2"
    )
        port map (
      I0 => \^combisdenormal\,
      I1 => \^sel0\(0),
      I2 => comAIsDenormal,
      I3 => \^multresultattr20\(31),
      I4 => OMUL(31),
      I5 => addSameNumberDifferentSigns00,
      O => \addEarlyOutBypass0[31]_i_7_n_0\
    );
addEarlyOutBypassEnable0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F0FFEEF0F0"
    )
        port map (
      I0 => \^addearlyoutbypassenable0120_out\,
      I1 => addEarlyOutBypassEnable00,
      I2 => \addEarlyOutBypassEnable0__0\,
      I3 => addEarlyOutBypassEnable0_i_3_n_0,
      I4 => Q(0),
      I5 => addEarlyOutBypassEnable0_reg_0,
      O => addEarlyOutBypassEnable0_reg
    );
addEarlyOutBypassEnable0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => comAIsDenormal,
      I1 => \^sel0\(0),
      I2 => \^combisdenormal\,
      O => addEarlyOutBypassEnable0_i_3_n_0
    );
addExponentDeltaAMinusBShiftTooFar_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \^addexponentdeltaaminusb0\(5),
      I1 => \^addexponentdeltaaminusb0\(1),
      I2 => addExponentDeltaAMinusBShiftTooFar_i_2_n_0,
      I3 => \^addexponentdeltaaminusb0\(2),
      I4 => \^addexponentdeltaaminusb0\(3),
      I5 => \^addexponentdeltaaminusb0\(4),
      O => \OMUL_reg[28]_0\
    );
addExponentDeltaAMinusBShiftTooFar_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFF6FFFF6FFFF6"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => OMUL(25),
      I2 => \^multresultattr20\(24),
      I3 => \^multresultattr20\(23),
      I4 => OMUL(24),
      I5 => OMUL(23),
      O => addExponentDeltaAMinusBShiftTooFar_i_2_n_0
    );
\addExponentDeltaAMinusB[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666966696969996"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => OMUL(25),
      I2 => \^multresultattr20\(24),
      I3 => \^multresultattr20\(23),
      I4 => OMUL(23),
      I5 => OMUL(24),
      O => \^addexponentdeltaaminusb0\(0)
    );
\addExponentDeltaAMinusB[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"820A7DF57DF5820A"
    )
        port map (
      I0 => OMUL(25),
      I1 => \^multresultattr20\(23),
      I2 => \^multresultattr20\(25),
      I3 => \^multresultattr20\(24),
      I4 => \addExponentDeltaAMinusB_reg[3]\,
      I5 => \addExponentDeltaAMinusB[3]_i_3_n_0\,
      O => \^addexponentdeltaaminusb0\(1)
    );
\addExponentDeltaAMinusB[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => OMUL(26),
      I1 => \^multresultattr20\(23),
      I2 => \^multresultattr20\(24),
      I3 => \^multresultattr20\(25),
      I4 => \^multresultattr20\(26),
      O => \addExponentDeltaAMinusB[3]_i_3_n_0\
    );
\addExponentDeltaAMinusB[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => OMUL(27),
      I1 => \^multresultattr20\(26),
      I2 => \addExponentDeltaAMinusB[4]_i_2_n_0\,
      I3 => \^multresultattr20\(27),
      I4 => OMUL(26),
      I5 => \addExponentDeltaAMinusB[4]_i_3_n_0\,
      O => \^addexponentdeltaaminusb0\(2)
    );
\addExponentDeltaAMinusB[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => \^multresultattr20\(24),
      I2 => \^multresultattr20\(23),
      O => \addExponentDeltaAMinusB[4]_i_2_n_0\
    );
\addExponentDeltaAMinusB[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAFAAAA820A0000"
    )
        port map (
      I0 => \addExponentDeltaAMinusB_reg[3]\,
      I1 => \^multresultattr20\(24),
      I2 => \^multresultattr20\(25),
      I3 => \^multresultattr20\(23),
      I4 => OMUL(25),
      I5 => \addExponentDeltaAMinusB[3]_i_3_n_0\,
      O => \addExponentDeltaAMinusB[4]_i_3_n_0\
    );
\addExponentDeltaAMinusB[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A59A69A65A659"
    )
        port map (
      I0 => OMUL(28),
      I1 => \^multresultattr20\(27),
      I2 => \^omul_reg[23]_0\,
      I3 => \^multresultattr20\(28),
      I4 => OMUL(27),
      I5 => \addExponentDeltaAMinusB[5]_i_3_n_0\,
      O => \^addexponentdeltaaminusb0\(3)
    );
\addExponentDeltaAMinusB[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^multresultattr20\(23),
      I1 => \^multresultattr20\(24),
      I2 => \^multresultattr20\(25),
      I3 => \^multresultattr20\(26),
      O => \^omul_reg[23]_0\
    );
\addExponentDeltaAMinusB[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[4]_i_3_n_0\,
      I1 => \addExponentDeltaAMinusB[4]_i_2_n_0\,
      I2 => \^multresultattr20\(26),
      I3 => OMUL(26),
      I4 => OMUL(27),
      I5 => \^multresultattr20\(27),
      O => \addExponentDeltaAMinusB[5]_i_3_n_0\
    );
\addExponentDeltaAMinusB[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966669696999969"
    )
        port map (
      I0 => OMUL(29),
      I1 => \^multresultattr20\(29),
      I2 => \^multresultattr20\(28),
      I3 => \addExponentDeltaAMinusB[7]_i_3_n_0\,
      I4 => OMUL(28),
      I5 => \addExponentDeltaAMinusB[7]_i_4_n_0\,
      O => \^addexponentdeltaaminusb0\(4)
    );
\addExponentDeltaAMinusB[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5115F77FAEEA0880"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[7]_i_2_n_0\,
      I1 => OMUL(28),
      I2 => \^multresultattr20\(28),
      I3 => \addExponentDeltaAMinusB[7]_i_3_n_0\,
      I4 => \addExponentDeltaAMinusB[7]_i_4_n_0\,
      I5 => \addExponentDeltaAMinusB[7]_i_5_n_0\,
      O => \^addexponentdeltaaminusb0\(5)
    );
\addExponentDeltaAMinusB[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99996999"
    )
        port map (
      I0 => OMUL(29),
      I1 => \^multresultattr20\(29),
      I2 => \^multresultattr20\(28),
      I3 => \^multresultattr20\(27),
      I4 => \^omul_reg[23]_0\,
      O => \addExponentDeltaAMinusB[7]_i_2_n_0\
    );
\addExponentDeltaAMinusB[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^multresultattr20\(26),
      I1 => \^multresultattr20\(25),
      I2 => \^multresultattr20\(24),
      I3 => \^multresultattr20\(23),
      I4 => \^multresultattr20\(27),
      O => \addExponentDeltaAMinusB[7]_i_3_n_0\
    );
\addExponentDeltaAMinusB[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE8A38203820AE8A"
    )
        port map (
      I0 => \addExponentDeltaAMinusB[5]_i_3_n_0\,
      I1 => \^omul_reg[23]_0\,
      I2 => \^multresultattr20\(27),
      I3 => OMUL(27),
      I4 => OMUL(28),
      I5 => \^multresultattr20\(28),
      O => \addExponentDeltaAMinusB[7]_i_4_n_0\
    );
\addExponentDeltaAMinusB[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9CC6C6636339399"
    )
        port map (
      I0 => OMUL(29),
      I1 => OMUL(30),
      I2 => \addExponentDeltaAMinusB[7]_i_3_n_0\,
      I3 => \^multresultattr20\(28),
      I4 => \^multresultattr20\(29),
      I5 => \^multresultattr20\(30),
      O => \addExponentDeltaAMinusB[7]_i_5_n_0\
    );
\addExponentDeltaBMinusA[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"639C"
    )
        port map (
      I0 => \^multresultattr20\(23),
      I1 => \^multresultattr20\(24),
      I2 => OMUL(23),
      I3 => OMUL(24),
      O => \OMUL_reg[23]_1\(0)
    );
\addExponentDeltaBMinusA[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999609969996009"
    )
        port map (
      I0 => \^multresultattr20\(25),
      I1 => OMUL(25),
      I2 => OMUL(23),
      I3 => OMUL(24),
      I4 => \^multresultattr20\(24),
      I5 => \^multresultattr20\(23),
      O => \OMUL_reg[25]_0\
    );
addSameNumberDifferentSigns0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2DD"
    )
        port map (
      I0 => \^multresultattr20\(30),
      I1 => \^combisdenormal\,
      I2 => comAIsDenormal,
      I3 => OMUL(30),
      O => \OMUL_reg[30]_2\(0)
    );
\mulEarlyOutBypass0[30]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(11),
      I1 => mulResultMantissa1_reg_1(12),
      I2 => mulResultMantissa1_reg_1(9),
      I3 => mulResultMantissa1_reg_1(10),
      I4 => \mulEarlyOutBypass0[30]_i_15__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_10__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(3),
      I1 => mulResultMantissa1_reg_1(4),
      I2 => mulResultMantissa1_reg_1(1),
      I3 => mulResultMantissa1_reg_1(2),
      I4 => \mulEarlyOutBypass0[30]_i_16__0_n_0\,
      O => \mulEarlyOutBypass0[30]_i_11__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(14),
      I1 => mulResultMantissa1_reg_1(13),
      I2 => mulResultMantissa1_reg_1(16),
      I3 => mulResultMantissa1_reg_1(15),
      O => \mulEarlyOutBypass0[30]_i_15__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(6),
      I1 => mulResultMantissa1_reg_1(5),
      I2 => mulResultMantissa1_reg_1(8),
      I3 => mulResultMantissa1_reg_1(7),
      O => \mulEarlyOutBypass0[30]_i_16__0_n_0\
    );
\mulEarlyOutBypass0[30]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mulEarlyOutBypass0[30]_i_9__0_n_0\,
      I1 => mulResultMantissa1_reg_1(0),
      I2 => mulResultMantissa1_reg_1(21),
      I3 => mulResultMantissa1_reg_1(22),
      I4 => \mulEarlyOutBypass0[30]_i_10__0_n_0\,
      I5 => \mulEarlyOutBypass0[30]_i_11__0_n_0\,
      O => \interpInputAttr20_reg[0]\
    );
\mulEarlyOutBypass0[30]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(18),
      I1 => mulResultMantissa1_reg_1(17),
      I2 => mulResultMantissa1_reg_1(20),
      I3 => mulResultMantissa1_reg_1(19),
      O => \mulEarlyOutBypass0[30]_i_9__0_n_0\
    );
\mulEarlyOutBypass0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0_reg[22]_0\,
      Q => \^d\(0),
      R => '0'
    );
\mulEarlyOutBypass0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0_reg[30]_0\,
      Q => \^d\(1),
      R => '0'
    );
\mulEarlyOutBypass0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \mulEarlyOutBypass0_reg[31]_0\,
      Q => \^d\(2),
      R => '0'
    );
\mulEarlyOutBypass1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \^d\(0),
      Q => mulEarlyOutBypass1(22),
      R => '0'
    );
\mulEarlyOutBypass1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \^d\(1),
      Q => mulEarlyOutBypass1(30),
      R => '0'
    );
\mulEarlyOutBypass1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \^d\(2),
      Q => mulEarlyOutBypass1(31),
      R => '0'
    );
\mulEarlyOutBypass2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulEarlyOutBypass1(22),
      Q => mulEarlyOutBypass2(22),
      R => '0'
    );
\mulEarlyOutBypass2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulEarlyOutBypass1(30),
      Q => mulEarlyOutBypass2(30),
      R => '0'
    );
\mulEarlyOutBypass2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulEarlyOutBypass1(31),
      Q => mulEarlyOutBypass2(31),
      R => '0'
    );
\mulEarlyOutBypass3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulEarlyOutBypass2(22),
      Q => mulEarlyOutBypass3(22),
      R => '0'
    );
\mulEarlyOutBypass3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulEarlyOutBypass2(30),
      Q => mulEarlyOutBypass3(30),
      R => '0'
    );
\mulEarlyOutBypass3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulEarlyOutBypass2(31),
      Q => mulEarlyOutBypass3(31),
      R => '0'
    );
\mulEarlyOutBypassEnable0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(30),
      I1 => mulResultMantissa1_reg_1(24),
      I2 => \mulResultExp0[8]_i_7__0_n_0\,
      O => \interpInputAttr20_reg[30]_0\
    );
\mulEarlyOutBypassEnable0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(30),
      I1 => \^interpinputattr20_reg[28]\,
      I2 => mulResultMantissa1_reg_1(24),
      O => \interpInputAttr20_reg[30]_1\
    );
mulEarlyOutBypassEnable0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mulEarlyOutBypassEnable0_reg_1,
      Q => \^mulearlyoutbypassenable0_reg_0\,
      R => '0'
    );
mulEarlyOutBypassEnable1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \^mulearlyoutbypassenable0_reg_0\,
      Q => mulEarlyOutBypassEnable1,
      R => '0'
    );
mulEarlyOutBypassEnable2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulEarlyOutBypassEnable1,
      Q => mulEarlyOutBypassEnable2,
      R => '0'
    );
mulEarlyOutBypassEnable3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulEarlyOutBypassEnable2,
      Q => mulEarlyOutBypassEnable3,
      R => '0'
    );
mulPipelineValidStage0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mulPipelineValidStage0_reg_0,
      Q => \^e\(0),
      R => '0'
    );
mulPipelineValidStage1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^e\(0),
      Q => \^mulpipelinevalidstage1_reg_0\(0),
      R => '0'
    );
mulPipelineValidStage2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^mulpipelinevalidstage1_reg_0\(0),
      Q => \^mulpipelinevalidstage2_reg_0\(0),
      R => '0'
    );
mulPipelineValidStage3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^mulpipelinevalidstage2_reg_0\(0),
      Q => \^mulpipelinevalidstage3\,
      R => '0'
    );
\mulResultExp0[7]_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(27),
      I1 => mulResultMantissa1_reg_1(25),
      I2 => mulResultMantissa1_reg_1(23),
      I3 => mulResultMantissa1_reg_1(26),
      I4 => mulResultMantissa1_reg_1(28),
      O => \interpInputAttr20_reg[27]\
    );
\mulResultExp0[7]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(26),
      I1 => mulResultMantissa1_reg_1(23),
      I2 => mulResultMantissa1_reg_1(25),
      I3 => mulResultMantissa1_reg_1(27),
      O => \interpInputAttr20_reg[26]\
    );
\mulResultExp0[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE3E"
    )
        port map (
      I0 => \mulResultExp0[8]_i_7__0_n_0\,
      I1 => mulResultMantissa1_reg_1(30),
      I2 => mulResultMantissa1_reg_1(24),
      I3 => \^interpinputattr20_reg[28]\,
      O => \interpInputAttr20_reg[30]\
    );
\mulResultExp0[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(28),
      I1 => mulResultMantissa1_reg_1(29),
      I2 => mulResultMantissa1_reg_1(26),
      I3 => mulResultMantissa1_reg_1(27),
      I4 => mulResultMantissa1_reg_1(25),
      I5 => mulResultMantissa1_reg_1(23),
      O => \mulResultExp0[8]_i_7__0_n_0\
    );
\mulResultExp0[8]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mulResultMantissa1_reg_1(28),
      I1 => mulResultMantissa1_reg_1(26),
      I2 => mulResultMantissa1_reg_1(23),
      I3 => mulResultMantissa1_reg_1(25),
      I4 => mulResultMantissa1_reg_1(27),
      I5 => mulResultMantissa1_reg_1(29),
      O => \^interpinputattr20_reg[28]\
    );
\mulResultExp0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultMantissa1_reg_0,
      D => \mulResultExp0_reg[8]_0\(0),
      Q => \mulResultExp0_reg_n_0_[0]\,
      R => '0'
    );
\mulResultExp0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultMantissa1_reg_0,
      D => \mulResultExp0_reg[8]_0\(1),
      Q => \mulResultExp0_reg_n_0_[1]\,
      R => '0'
    );
\mulResultExp0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultMantissa1_reg_0,
      D => \mulResultExp0_reg[8]_0\(2),
      Q => \mulResultExp0_reg_n_0_[2]\,
      R => '0'
    );
\mulResultExp0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultMantissa1_reg_0,
      D => \mulResultExp0_reg[8]_0\(3),
      Q => \mulResultExp0_reg_n_0_[3]\,
      R => '0'
    );
\mulResultExp0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultMantissa1_reg_0,
      D => \mulResultExp0_reg[8]_0\(4),
      Q => \mulResultExp0_reg_n_0_[4]\,
      R => '0'
    );
\mulResultExp0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultMantissa1_reg_0,
      D => \mulResultExp0_reg[8]_0\(5),
      Q => \mulResultExp0_reg_n_0_[5]\,
      R => '0'
    );
\mulResultExp0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultMantissa1_reg_0,
      D => \mulResultExp0_reg[8]_0\(6),
      Q => \mulResultExp0_reg_n_0_[6]\,
      R => '0'
    );
\mulResultExp0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultMantissa1_reg_0,
      D => \mulResultExp0_reg[8]_0\(7),
      Q => \mulResultExp0_reg_n_0_[7]\,
      R => '0'
    );
\mulResultExp0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulResultMantissa1_reg_0,
      D => \mulResultExp0_reg[8]_0\(8),
      Q => \mulResultExp0_reg_n_0_[8]\,
      R => '0'
    );
\mulResultExp1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \mulResultExp0_reg_n_0_[0]\,
      Q => mulResultExp1(0),
      R => '0'
    );
\mulResultExp1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \mulResultExp0_reg_n_0_[1]\,
      Q => mulResultExp1(1),
      R => '0'
    );
\mulResultExp1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \mulResultExp0_reg_n_0_[2]\,
      Q => mulResultExp1(2),
      R => '0'
    );
\mulResultExp1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \mulResultExp0_reg_n_0_[3]\,
      Q => mulResultExp1(3),
      R => '0'
    );
\mulResultExp1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \mulResultExp0_reg_n_0_[4]\,
      Q => mulResultExp1(4),
      R => '0'
    );
\mulResultExp1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \mulResultExp0_reg_n_0_[5]\,
      Q => mulResultExp1(5),
      R => '0'
    );
\mulResultExp1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \mulResultExp0_reg_n_0_[6]\,
      Q => mulResultExp1(6),
      R => '0'
    );
\mulResultExp1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \mulResultExp0_reg_n_0_[7]\,
      Q => mulResultExp1(7),
      R => '0'
    );
\mulResultExp1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => \mulResultExp0_reg_n_0_[8]\,
      Q => mulResultExp1(8),
      R => '0'
    );
\mulResultExp2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultExp1(0),
      Q => mulResultExp2(0),
      R => '0'
    );
\mulResultExp2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultExp1(1),
      Q => mulResultExp2(1),
      R => '0'
    );
\mulResultExp2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultExp1(2),
      Q => mulResultExp2(2),
      R => '0'
    );
\mulResultExp2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultExp1(3),
      Q => mulResultExp2(3),
      R => '0'
    );
\mulResultExp2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultExp1(4),
      Q => mulResultExp2(4),
      R => '0'
    );
\mulResultExp2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultExp1(5),
      Q => mulResultExp2(5),
      R => '0'
    );
\mulResultExp2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultExp1(6),
      Q => mulResultExp2(6),
      R => '0'
    );
\mulResultExp2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultExp1(7),
      Q => mulResultExp2(7),
      R => '0'
    );
\mulResultExp2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultExp1(8),
      Q => mulResultExp2(8),
      R => '0'
    );
\mulResultExp3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultExp2(0),
      Q => \mulResultExp3_reg_n_0_[0]\,
      R => '0'
    );
\mulResultExp3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultExp2(1),
      Q => \mulResultExp3_reg_n_0_[1]\,
      R => '0'
    );
\mulResultExp3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultExp2(2),
      Q => \mulResultExp3_reg_n_0_[2]\,
      R => '0'
    );
\mulResultExp3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultExp2(3),
      Q => \mulResultExp3_reg_n_0_[3]\,
      R => '0'
    );
\mulResultExp3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultExp2(4),
      Q => \mulResultExp3_reg_n_0_[4]\,
      R => '0'
    );
\mulResultExp3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultExp2(5),
      Q => \mulResultExp3_reg_n_0_[5]\,
      R => '0'
    );
\mulResultExp3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultExp2(6),
      Q => \mulResultExp3_reg_n_0_[6]\,
      R => '0'
    );
\mulResultExp3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultExp2(7),
      Q => \mulResultExp3_reg_n_0_[7]\,
      R => '0'
    );
\mulResultExp3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultExp2(8),
      Q => \mulResultExp3_reg_n_0_[8]\,
      R => '0'
    );
mulResultMantissa10: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => mulResultMantissa1_reg_1(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mulResultMantissa10_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => DSP_ALU_INST(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mulResultMantissa10_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mulResultMantissa10_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mulResultMantissa10_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mulResultMantissa1_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => mulResultMantissa1_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mulResultMantissa10_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mulResultMantissa10_OVERFLOW_UNCONNECTED,
      P(47) => mulResultMantissa10_n_58,
      P(46) => mulResultMantissa10_n_59,
      P(45) => mulResultMantissa10_n_60,
      P(44) => mulResultMantissa10_n_61,
      P(43) => mulResultMantissa10_n_62,
      P(42) => mulResultMantissa10_n_63,
      P(41) => mulResultMantissa10_n_64,
      P(40) => mulResultMantissa10_n_65,
      P(39) => mulResultMantissa10_n_66,
      P(38) => mulResultMantissa10_n_67,
      P(37) => mulResultMantissa10_n_68,
      P(36) => mulResultMantissa10_n_69,
      P(35) => mulResultMantissa10_n_70,
      P(34) => mulResultMantissa10_n_71,
      P(33) => mulResultMantissa10_n_72,
      P(32) => mulResultMantissa10_n_73,
      P(31) => mulResultMantissa10_n_74,
      P(30) => mulResultMantissa10_n_75,
      P(29) => mulResultMantissa10_n_76,
      P(28) => mulResultMantissa10_n_77,
      P(27) => mulResultMantissa10_n_78,
      P(26) => mulResultMantissa10_n_79,
      P(25) => mulResultMantissa10_n_80,
      P(24) => mulResultMantissa10_n_81,
      P(23) => mulResultMantissa10_n_82,
      P(22) => mulResultMantissa10_n_83,
      P(21) => mulResultMantissa10_n_84,
      P(20) => mulResultMantissa10_n_85,
      P(19) => mulResultMantissa10_n_86,
      P(18) => mulResultMantissa10_n_87,
      P(17) => mulResultMantissa10_n_88,
      P(16) => mulResultMantissa10_n_89,
      P(15) => mulResultMantissa10_n_90,
      P(14) => mulResultMantissa10_n_91,
      P(13) => mulResultMantissa10_n_92,
      P(12) => mulResultMantissa10_n_93,
      P(11) => mulResultMantissa10_n_94,
      P(10) => mulResultMantissa10_n_95,
      P(9) => mulResultMantissa10_n_96,
      P(8) => mulResultMantissa10_n_97,
      P(7) => mulResultMantissa10_n_98,
      P(6) => mulResultMantissa10_n_99,
      P(5) => mulResultMantissa10_n_100,
      P(4) => mulResultMantissa10_n_101,
      P(3) => mulResultMantissa10_n_102,
      P(2) => mulResultMantissa10_n_103,
      P(1) => mulResultMantissa10_n_104,
      P(0) => mulResultMantissa10_n_105,
      PATTERNBDETECT => NLW_mulResultMantissa10_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mulResultMantissa10_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => mulResultMantissa10_n_106,
      PCOUT(46) => mulResultMantissa10_n_107,
      PCOUT(45) => mulResultMantissa10_n_108,
      PCOUT(44) => mulResultMantissa10_n_109,
      PCOUT(43) => mulResultMantissa10_n_110,
      PCOUT(42) => mulResultMantissa10_n_111,
      PCOUT(41) => mulResultMantissa10_n_112,
      PCOUT(40) => mulResultMantissa10_n_113,
      PCOUT(39) => mulResultMantissa10_n_114,
      PCOUT(38) => mulResultMantissa10_n_115,
      PCOUT(37) => mulResultMantissa10_n_116,
      PCOUT(36) => mulResultMantissa10_n_117,
      PCOUT(35) => mulResultMantissa10_n_118,
      PCOUT(34) => mulResultMantissa10_n_119,
      PCOUT(33) => mulResultMantissa10_n_120,
      PCOUT(32) => mulResultMantissa10_n_121,
      PCOUT(31) => mulResultMantissa10_n_122,
      PCOUT(30) => mulResultMantissa10_n_123,
      PCOUT(29) => mulResultMantissa10_n_124,
      PCOUT(28) => mulResultMantissa10_n_125,
      PCOUT(27) => mulResultMantissa10_n_126,
      PCOUT(26) => mulResultMantissa10_n_127,
      PCOUT(25) => mulResultMantissa10_n_128,
      PCOUT(24) => mulResultMantissa10_n_129,
      PCOUT(23) => mulResultMantissa10_n_130,
      PCOUT(22) => mulResultMantissa10_n_131,
      PCOUT(21) => mulResultMantissa10_n_132,
      PCOUT(20) => mulResultMantissa10_n_133,
      PCOUT(19) => mulResultMantissa10_n_134,
      PCOUT(18) => mulResultMantissa10_n_135,
      PCOUT(17) => mulResultMantissa10_n_136,
      PCOUT(16) => mulResultMantissa10_n_137,
      PCOUT(15) => mulResultMantissa10_n_138,
      PCOUT(14) => mulResultMantissa10_n_139,
      PCOUT(13) => mulResultMantissa10_n_140,
      PCOUT(12) => mulResultMantissa10_n_141,
      PCOUT(11) => mulResultMantissa10_n_142,
      PCOUT(10) => mulResultMantissa10_n_143,
      PCOUT(9) => mulResultMantissa10_n_144,
      PCOUT(8) => mulResultMantissa10_n_145,
      PCOUT(7) => mulResultMantissa10_n_146,
      PCOUT(6) => mulResultMantissa10_n_147,
      PCOUT(5) => mulResultMantissa10_n_148,
      PCOUT(4) => mulResultMantissa10_n_149,
      PCOUT(3) => mulResultMantissa10_n_150,
      PCOUT(2) => mulResultMantissa10_n_151,
      PCOUT(1) => mulResultMantissa10_n_152,
      PCOUT(0) => mulResultMantissa10_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mulResultMantissa10_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mulResultMantissa10_XOROUT_UNCONNECTED(7 downto 0)
    );
mulResultMantissa1_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 23) => B"0000001",
      A(22 downto 0) => mulResultMantissa1_reg_1(22 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mulResultMantissa1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000001",
      B(5 downto 0) => mulResultMantissa1_reg_2(5 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mulResultMantissa1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mulResultMantissa1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mulResultMantissa1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => mulResultMantissa1_reg_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => mulResultMantissa1_reg_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => mulResultMantissa1(0),
      CLK => clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mulResultMantissa1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => NLW_mulResultMantissa1_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_mulResultMantissa1_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 6) => \mulResultMantissa1_reg__0\(47 downto 23),
      P(5) => mulResultMantissa1_reg_n_100,
      P(4) => mulResultMantissa1_reg_n_101,
      P(3) => mulResultMantissa1_reg_n_102,
      P(2) => mulResultMantissa1_reg_n_103,
      P(1) => mulResultMantissa1_reg_n_104,
      P(0) => mulResultMantissa1_reg_n_105,
      PATTERNBDETECT => NLW_mulResultMantissa1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mulResultMantissa1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mulResultMantissa10_n_106,
      PCIN(46) => mulResultMantissa10_n_107,
      PCIN(45) => mulResultMantissa10_n_108,
      PCIN(44) => mulResultMantissa10_n_109,
      PCIN(43) => mulResultMantissa10_n_110,
      PCIN(42) => mulResultMantissa10_n_111,
      PCIN(41) => mulResultMantissa10_n_112,
      PCIN(40) => mulResultMantissa10_n_113,
      PCIN(39) => mulResultMantissa10_n_114,
      PCIN(38) => mulResultMantissa10_n_115,
      PCIN(37) => mulResultMantissa10_n_116,
      PCIN(36) => mulResultMantissa10_n_117,
      PCIN(35) => mulResultMantissa10_n_118,
      PCIN(34) => mulResultMantissa10_n_119,
      PCIN(33) => mulResultMantissa10_n_120,
      PCIN(32) => mulResultMantissa10_n_121,
      PCIN(31) => mulResultMantissa10_n_122,
      PCIN(30) => mulResultMantissa10_n_123,
      PCIN(29) => mulResultMantissa10_n_124,
      PCIN(28) => mulResultMantissa10_n_125,
      PCIN(27) => mulResultMantissa10_n_126,
      PCIN(26) => mulResultMantissa10_n_127,
      PCIN(25) => mulResultMantissa10_n_128,
      PCIN(24) => mulResultMantissa10_n_129,
      PCIN(23) => mulResultMantissa10_n_130,
      PCIN(22) => mulResultMantissa10_n_131,
      PCIN(21) => mulResultMantissa10_n_132,
      PCIN(20) => mulResultMantissa10_n_133,
      PCIN(19) => mulResultMantissa10_n_134,
      PCIN(18) => mulResultMantissa10_n_135,
      PCIN(17) => mulResultMantissa10_n_136,
      PCIN(16) => mulResultMantissa10_n_137,
      PCIN(15) => mulResultMantissa10_n_138,
      PCIN(14) => mulResultMantissa10_n_139,
      PCIN(13) => mulResultMantissa10_n_140,
      PCIN(12) => mulResultMantissa10_n_141,
      PCIN(11) => mulResultMantissa10_n_142,
      PCIN(10) => mulResultMantissa10_n_143,
      PCIN(9) => mulResultMantissa10_n_144,
      PCIN(8) => mulResultMantissa10_n_145,
      PCIN(7) => mulResultMantissa10_n_146,
      PCIN(6) => mulResultMantissa10_n_147,
      PCIN(5) => mulResultMantissa10_n_148,
      PCIN(4) => mulResultMantissa10_n_149,
      PCIN(3) => mulResultMantissa10_n_150,
      PCIN(2) => mulResultMantissa10_n_151,
      PCIN(1) => mulResultMantissa10_n_152,
      PCIN(0) => mulResultMantissa10_n_153,
      PCOUT(47 downto 0) => NLW_mulResultMantissa1_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mulResultMantissa1_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mulResultMantissa1_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\mulResultMantissa2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(23),
      Q => mulResultMantissa2(23),
      R => '0'
    );
\mulResultMantissa2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(24),
      Q => mulResultMantissa2(24),
      R => '0'
    );
\mulResultMantissa2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(25),
      Q => mulResultMantissa2(25),
      R => '0'
    );
\mulResultMantissa2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(26),
      Q => mulResultMantissa2(26),
      R => '0'
    );
\mulResultMantissa2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(27),
      Q => mulResultMantissa2(27),
      R => '0'
    );
\mulResultMantissa2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(28),
      Q => mulResultMantissa2(28),
      R => '0'
    );
\mulResultMantissa2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(29),
      Q => mulResultMantissa2(29),
      R => '0'
    );
\mulResultMantissa2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(30),
      Q => mulResultMantissa2(30),
      R => '0'
    );
\mulResultMantissa2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(31),
      Q => mulResultMantissa2(31),
      R => '0'
    );
\mulResultMantissa2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(32),
      Q => mulResultMantissa2(32),
      R => '0'
    );
\mulResultMantissa2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(33),
      Q => mulResultMantissa2(33),
      R => '0'
    );
\mulResultMantissa2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(34),
      Q => mulResultMantissa2(34),
      R => '0'
    );
\mulResultMantissa2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(35),
      Q => mulResultMantissa2(35),
      R => '0'
    );
\mulResultMantissa2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(36),
      Q => mulResultMantissa2(36),
      R => '0'
    );
\mulResultMantissa2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(37),
      Q => mulResultMantissa2(37),
      R => '0'
    );
\mulResultMantissa2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(38),
      Q => mulResultMantissa2(38),
      R => '0'
    );
\mulResultMantissa2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(39),
      Q => mulResultMantissa2(39),
      R => '0'
    );
\mulResultMantissa2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(40),
      Q => mulResultMantissa2(40),
      R => '0'
    );
\mulResultMantissa2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(41),
      Q => mulResultMantissa2(41),
      R => '0'
    );
\mulResultMantissa2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(42),
      Q => mulResultMantissa2(42),
      R => '0'
    );
\mulResultMantissa2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(43),
      Q => mulResultMantissa2(43),
      R => '0'
    );
\mulResultMantissa2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(44),
      Q => mulResultMantissa2(44),
      R => '0'
    );
\mulResultMantissa2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(45),
      Q => mulResultMantissa2(45),
      R => '0'
    );
\mulResultMantissa2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(46),
      Q => mulResultMantissa2(46),
      R => '0'
    );
\mulResultMantissa2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => \mulResultMantissa1_reg__0\(47),
      Q => mulResultMantissa2(47),
      R => '0'
    );
\mulResultMantissa3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(23),
      Q => OMUL1(0),
      R => '0'
    );
\mulResultMantissa3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(24),
      Q => OMUL1(1),
      R => '0'
    );
\mulResultMantissa3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(25),
      Q => OMUL1(2),
      R => '0'
    );
\mulResultMantissa3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(26),
      Q => OMUL1(3),
      R => '0'
    );
\mulResultMantissa3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(27),
      Q => OMUL1(4),
      R => '0'
    );
\mulResultMantissa3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(28),
      Q => OMUL1(5),
      R => '0'
    );
\mulResultMantissa3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(29),
      Q => OMUL1(6),
      R => '0'
    );
\mulResultMantissa3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(30),
      Q => OMUL1(7),
      R => '0'
    );
\mulResultMantissa3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(31),
      Q => OMUL1(8),
      R => '0'
    );
\mulResultMantissa3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(32),
      Q => OMUL1(9),
      R => '0'
    );
\mulResultMantissa3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(33),
      Q => OMUL1(10),
      R => '0'
    );
\mulResultMantissa3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(34),
      Q => OMUL1(11),
      R => '0'
    );
\mulResultMantissa3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(35),
      Q => OMUL1(12),
      R => '0'
    );
\mulResultMantissa3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(36),
      Q => OMUL1(13),
      R => '0'
    );
\mulResultMantissa3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(37),
      Q => OMUL1(14),
      R => '0'
    );
\mulResultMantissa3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(38),
      Q => OMUL1(15),
      R => '0'
    );
\mulResultMantissa3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(39),
      Q => OMUL1(16),
      R => '0'
    );
\mulResultMantissa3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(40),
      Q => OMUL1(17),
      R => '0'
    );
\mulResultMantissa3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(41),
      Q => OMUL1(18),
      R => '0'
    );
\mulResultMantissa3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(42),
      Q => OMUL1(19),
      R => '0'
    );
\mulResultMantissa3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(43),
      Q => OMUL1(20),
      R => '0'
    );
\mulResultMantissa3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(44),
      Q => OMUL1(21),
      R => '0'
    );
\mulResultMantissa3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(45),
      Q => OMUL1(22),
      R => '0'
    );
\mulResultMantissa3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(46),
      Q => OMUL1(23),
      R => '0'
    );
\mulResultMantissa3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultMantissa2(47),
      Q => OMUL1(24),
      R => '0'
    );
mulResultSign0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulPipelineValidStage0_reg_0,
      D => mulResultSign0_reg_0,
      Q => mulResultSign0,
      R => '0'
    );
mulResultSign1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^e\(0),
      D => mulResultSign0,
      Q => mulResultSign1,
      R => '0'
    );
mulResultSign2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage1_reg_0\(0),
      D => mulResultSign1,
      Q => mulResultSign2,
      R => '0'
    );
mulResultSign3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \^mulpipelinevalidstage2_reg_0\(0),
      D => mulResultSign2,
      Q => mulResultSign3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_AttrInterpolator_0_0_FloatALU_Interpolator is
  port (
    mulEarlyOutBypassEnable0_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mulEarlyOutBypassEnable0_reg_0 : out STD_LOGIC;
    \mulEarlyOutBypass0_reg[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \interpInputAttr10_reg[30]\ : out STD_LOGIC;
    \interpInputAttr10_reg[28]\ : out STD_LOGIC;
    \interpInputAttr10_reg[30]_0\ : out STD_LOGIC;
    \interpInputAttr10_reg[30]_1\ : out STD_LOGIC;
    \interpInputAttr10_reg[27]\ : out STD_LOGIC;
    \interpInputAttr10_reg[26]\ : out STD_LOGIC;
    \interpInputAttr10_reg[0]\ : out STD_LOGIC;
    \interpInputAttr20_reg[30]\ : out STD_LOGIC;
    \interpInputAttr20_reg[28]\ : out STD_LOGIC;
    \interpInputAttr20_reg[30]_0\ : out STD_LOGIC;
    \interpInputAttr20_reg[30]_1\ : out STD_LOGIC;
    \interpInputAttr20_reg[27]\ : out STD_LOGIC;
    \interpInputAttr20_reg[26]\ : out STD_LOGIC;
    \interpInputAttr20_reg[0]\ : out STD_LOGIC;
    \OADD_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_RastBarycentricB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    mulPipelineValidStage0_reg : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 33 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mulEarlyOutBypass0_reg[31]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \mulEarlyOutBypass0_reg[31]_0\ : in STD_LOGIC;
    mulEarlyOutBypassEnable0_reg_1 : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[30]_0\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[22]\ : in STD_LOGIC;
    mulResultMantissa1_reg : in STD_LOGIC;
    mulResultSign0_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mulEarlyOutBypass0_reg[31]_1\ : in STD_LOGIC;
    mulEarlyOutBypassEnable0_reg_2 : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[30]_1\ : in STD_LOGIC;
    \mulEarlyOutBypass0_reg[22]_0\ : in STD_LOGIC;
    \mulResultExp0_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \mulResultExp0_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_AttrInterpolator_0_0_FloatALU_Interpolator : entity is "FloatALU_Interpolator";
end MainDesign_AttrInterpolator_0_0_FloatALU_Interpolator;

architecture STRUCTURE of MainDesign_AttrInterpolator_0_0_FloatALU_Interpolator is
  signal Adder0_n_3 : STD_LOGIC;
  signal Adder0_n_39 : STD_LOGIC;
  signal Adder0_n_4 : STD_LOGIC;
  signal Adder0_n_40 : STD_LOGIC;
  signal Adder0_n_41 : STD_LOGIC;
  signal Adder0_n_42 : STD_LOGIC;
  signal Adder0_n_43 : STD_LOGIC;
  signal Adder0_n_44 : STD_LOGIC;
  signal Adder0_n_45 : STD_LOGIC;
  signal Adder0_n_46 : STD_LOGIC;
  signal Adder0_n_47 : STD_LOGIC;
  signal Adder0_n_48 : STD_LOGIC;
  signal Adder0_n_49 : STD_LOGIC;
  signal Adder0_n_5 : STD_LOGIC;
  signal Adder0_n_50 : STD_LOGIC;
  signal Adder0_n_51 : STD_LOGIC;
  signal Adder0_n_52 : STD_LOGIC;
  signal Adder0_n_53 : STD_LOGIC;
  signal Adder0_n_54 : STD_LOGIC;
  signal Adder0_n_55 : STD_LOGIC;
  signal Adder0_n_56 : STD_LOGIC;
  signal Adder0_n_57 : STD_LOGIC;
  signal Adder0_n_58 : STD_LOGIC;
  signal Adder0_n_59 : STD_LOGIC;
  signal Adder0_n_60 : STD_LOGIC;
  signal Adder0_n_61 : STD_LOGIC;
  signal Adder0_n_62 : STD_LOGIC;
  signal Adder0_n_63 : STD_LOGIC;
  signal Adder0_n_64 : STD_LOGIC;
  signal Adder0_n_65 : STD_LOGIC;
  signal Adder0_n_66 : STD_LOGIC;
  signal Adder0_n_67 : STD_LOGIC;
  signal Adder0_n_68 : STD_LOGIC;
  signal Adder0_n_69 : STD_LOGIC;
  signal Adder0_n_70 : STD_LOGIC;
  signal Adder0_n_71 : STD_LOGIC;
  signal Adder0_n_72 : STD_LOGIC;
  signal Adder0_n_73 : STD_LOGIC;
  signal Adder0_n_76 : STD_LOGIC;
  signal Adder0_n_84 : STD_LOGIC;
  signal Adder0_n_93 : STD_LOGIC;
  signal Adder0_n_94 : STD_LOGIC;
  signal Adder1_n_11 : STD_LOGIC;
  signal Adder1_n_12 : STD_LOGIC;
  signal Adder1_n_13 : STD_LOGIC;
  signal Adder1_n_15 : STD_LOGIC;
  signal Adder1_n_48 : STD_LOGIC;
  signal Adder1_n_5 : STD_LOGIC;
  signal Adder1_n_6 : STD_LOGIC;
  signal Adder1_n_7 : STD_LOGIC;
  signal Adder1_n_8 : STD_LOGIC;
  signal GetFloatIsINF013_in : STD_LOGIC;
  signal GetFloatIsINF013_in_8 : STD_LOGIC;
  signal GetFloatIsINF015_in : STD_LOGIC;
  signal GetFloatIsReal : STD_LOGIC;
  signal IADD_GO : STD_LOGIC;
  signal Multiplier0_n_1 : STD_LOGIC;
  signal Multiplier0_n_100 : STD_LOGIC;
  signal Multiplier0_n_101 : STD_LOGIC;
  signal Multiplier0_n_102 : STD_LOGIC;
  signal Multiplier0_n_103 : STD_LOGIC;
  signal Multiplier0_n_104 : STD_LOGIC;
  signal Multiplier0_n_105 : STD_LOGIC;
  signal Multiplier0_n_106 : STD_LOGIC;
  signal Multiplier0_n_107 : STD_LOGIC;
  signal Multiplier0_n_108 : STD_LOGIC;
  signal Multiplier0_n_109 : STD_LOGIC;
  signal Multiplier0_n_36 : STD_LOGIC;
  signal Multiplier0_n_44 : STD_LOGIC;
  signal Multiplier0_n_46 : STD_LOGIC;
  signal Multiplier0_n_47 : STD_LOGIC;
  signal Multiplier0_n_48 : STD_LOGIC;
  signal Multiplier0_n_49 : STD_LOGIC;
  signal Multiplier0_n_50 : STD_LOGIC;
  signal Multiplier0_n_51 : STD_LOGIC;
  signal Multiplier0_n_52 : STD_LOGIC;
  signal Multiplier0_n_53 : STD_LOGIC;
  signal Multiplier0_n_54 : STD_LOGIC;
  signal Multiplier0_n_55 : STD_LOGIC;
  signal Multiplier0_n_56 : STD_LOGIC;
  signal Multiplier0_n_57 : STD_LOGIC;
  signal Multiplier0_n_58 : STD_LOGIC;
  signal Multiplier0_n_59 : STD_LOGIC;
  signal Multiplier0_n_60 : STD_LOGIC;
  signal Multiplier0_n_61 : STD_LOGIC;
  signal Multiplier0_n_62 : STD_LOGIC;
  signal Multiplier0_n_63 : STD_LOGIC;
  signal Multiplier0_n_64 : STD_LOGIC;
  signal Multiplier0_n_65 : STD_LOGIC;
  signal Multiplier0_n_66 : STD_LOGIC;
  signal Multiplier0_n_67 : STD_LOGIC;
  signal Multiplier0_n_68 : STD_LOGIC;
  signal Multiplier0_n_69 : STD_LOGIC;
  signal Multiplier0_n_70 : STD_LOGIC;
  signal Multiplier0_n_71 : STD_LOGIC;
  signal Multiplier0_n_72 : STD_LOGIC;
  signal Multiplier0_n_73 : STD_LOGIC;
  signal Multiplier0_n_74 : STD_LOGIC;
  signal Multiplier0_n_75 : STD_LOGIC;
  signal Multiplier0_n_76 : STD_LOGIC;
  signal Multiplier0_n_77 : STD_LOGIC;
  signal Multiplier0_n_80 : STD_LOGIC;
  signal Multiplier0_n_83 : STD_LOGIC;
  signal Multiplier0_n_90 : STD_LOGIC;
  signal Multiplier0_n_91 : STD_LOGIC;
  signal Multiplier0_n_92 : STD_LOGIC;
  signal Multiplier0_n_93 : STD_LOGIC;
  signal Multiplier0_n_94 : STD_LOGIC;
  signal Multiplier0_n_97 : STD_LOGIC;
  signal Multiplier0_n_98 : STD_LOGIC;
  signal Multiplier0_n_99 : STD_LOGIC;
  signal Multiplier1_n_100 : STD_LOGIC;
  signal Multiplier1_n_4 : STD_LOGIC;
  signal Multiplier1_n_40 : STD_LOGIC;
  signal Multiplier1_n_41 : STD_LOGIC;
  signal Multiplier1_n_51 : STD_LOGIC;
  signal Multiplier1_n_52 : STD_LOGIC;
  signal Multiplier1_n_53 : STD_LOGIC;
  signal Multiplier1_n_87 : STD_LOGIC;
  signal Multiplier1_n_94 : STD_LOGIC;
  signal Multiplier1_n_95 : STD_LOGIC;
  signal Multiplier1_n_97 : STD_LOGIC;
  signal Multiplier1_n_98 : STD_LOGIC;
  signal OADD : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OMUL : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal addEarlyOutBypassEnable00 : STD_LOGIC;
  signal addEarlyOutBypassEnable01 : STD_LOGIC;
  signal addEarlyOutBypassEnable0120_out : STD_LOGIC;
  signal addEarlyOutBypassEnable0123_out : STD_LOGIC;
  signal addEarlyOutBypassEnable013_out : STD_LOGIC;
  signal \addEarlyOutBypassEnable0__0\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable0__0_2\ : STD_LOGIC;
  signal \addEarlyOutBypassEnable1_i_1__0_n_0\ : STD_LOGIC;
  signal addEarlyOutBypassEnable1_i_1_n_0 : STD_LOGIC;
  signal addExponentDeltaAMinusB0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addExponentDeltaAMinusB0_5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addExponentDeltaBMinusA0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal addExponentDeltaBMinusA0_6 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \addFinalSignIsNeg_i_1__0_n_0\ : STD_LOGIC;
  signal addFinalSignIsNeg_i_1_n_0 : STD_LOGIC;
  signal addPipelineValidStage0 : STD_LOGIC;
  signal addPipelineValidStage1 : STD_LOGIC;
  signal addSameNumberDifferentSigns0 : STD_LOGIC;
  signal addSameNumberDifferentSigns00 : STD_LOGIC;
  signal addSameNumberDifferentSigns00_7 : STD_LOGIC;
  signal addSameNumberDifferentSigns0_3 : STD_LOGIC;
  signal \addSameNumberDifferentSigns1_i_1__0_n_0\ : STD_LOGIC;
  signal addSameNumberDifferentSigns1_i_1_n_0 : STD_LOGIC;
  signal comAIsDenormal : STD_LOGIC;
  signal comALessThanB : STD_LOGIC;
  signal comALessThanB_10 : STD_LOGIC;
  signal comBIsDenormal : STD_LOGIC;
  signal comBIsDenormal_9 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \mulEarlyOutBypass0[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \mulEarlyOutBypass0[31]_i_1_n_0\ : STD_LOGIC;
  signal \^mulearlyoutbypassenable0_reg\ : STD_LOGIC;
  signal \^mulearlyoutbypassenable0_reg_0\ : STD_LOGIC;
  signal mulPipelineValidStage0 : STD_LOGIC;
  signal mulPipelineValidStage1 : STD_LOGIC;
  signal mulPipelineValidStage2 : STD_LOGIC;
  signal mulPipelineValidStage3 : STD_LOGIC;
  signal mulResultMantissa1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mulResultMantissa1_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mulResultSign0_i_1__0_n_0\ : STD_LOGIC;
  signal mulResultSign0_i_1_n_0 : STD_LOGIC;
  signal multResultAttr20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in_4 : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][0]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][10]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][11]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][12]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][13]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][14]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][15]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][16]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][17]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][18]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][19]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][1]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][20]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][21]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][22]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][23]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][24]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][25]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][26]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][27]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][28]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][29]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][2]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][30]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][31]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][3]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][4]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][5]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][6]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][7]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][8]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[7][9]_srl8_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][0]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][10]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][11]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][12]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][13]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][14]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][15]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][16]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][17]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][18]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][19]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][1]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][20]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][21]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][22]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][23]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][24]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][25]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][26]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][27]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][28]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][29]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][2]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][30]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][31]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][3]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][4]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][5]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][6]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][7]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][8]__0_n_0\ : STD_LOGIC;
  signal \pipelinedAttr0_reg[8][9]__0_n_0\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[5]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[6]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[7]\ : STD_LOGIC;
  signal \pipelinedGoSignal_reg_n_0_[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[31]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mulEarlyOutBypass0[31]_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of mulResultMantissa1_reg_i_1 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mulResultMantissa1_reg_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of mulResultSign0_i_1 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mulResultSign0_i_1__0\ : label is "soft_lutpair199";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pipelinedAttr0_reg[7][0]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \pipelinedAttr0_reg[7][0]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][0]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][10]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][10]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][10]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][11]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][11]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][11]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][12]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][12]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][12]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][13]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][13]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][13]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][14]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][14]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][14]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][15]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][15]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][15]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][16]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][16]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][16]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][17]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][17]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][17]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][18]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][18]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][18]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][19]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][19]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][19]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][1]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][1]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][1]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][20]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][20]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][20]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][21]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][21]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][21]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][22]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][22]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][22]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][23]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][23]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][23]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][24]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][24]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][24]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][25]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][25]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][25]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][26]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][26]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][26]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][27]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][27]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][27]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][28]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][28]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][28]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][29]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][29]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][29]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][2]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][2]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][2]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][30]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][30]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][30]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][31]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][31]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][31]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][3]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][3]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][3]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][4]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][4]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][4]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][5]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][5]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][5]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][6]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][6]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][6]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][7]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][7]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][7]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][8]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][8]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][8]_srl8 ";
  attribute srl_bus_name of \pipelinedAttr0_reg[7][9]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7] ";
  attribute srl_name of \pipelinedAttr0_reg[7][9]_srl8\ : label is "\U0/Interpolator/pipelinedAttr0_reg[7][9]_srl8 ";
begin
  mulEarlyOutBypassEnable0_reg <= \^mulearlyoutbypassenable0_reg\;
  mulEarlyOutBypassEnable0_reg_0 <= \^mulearlyoutbypassenable0_reg_0\;
Adder0: entity work.MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD
     port map (
      CO(0) => addSameNumberDifferentSigns00,
      D(31) => Adder0_n_42,
      D(30) => Adder0_n_43,
      D(29) => Adder0_n_44,
      D(28) => Adder0_n_45,
      D(27) => Adder0_n_46,
      D(26) => Adder0_n_47,
      D(25) => Adder0_n_48,
      D(24) => Adder0_n_49,
      D(23) => Adder0_n_50,
      D(22) => Adder0_n_51,
      D(21) => Adder0_n_52,
      D(20) => Adder0_n_53,
      D(19) => Adder0_n_54,
      D(18) => Adder0_n_55,
      D(17) => Adder0_n_56,
      D(16) => Adder0_n_57,
      D(15) => Adder0_n_58,
      D(14) => Adder0_n_59,
      D(13) => Adder0_n_60,
      D(12) => Adder0_n_61,
      D(11) => Adder0_n_62,
      D(10) => Adder0_n_63,
      D(9) => Adder0_n_64,
      D(8) => Adder0_n_65,
      D(7) => Adder0_n_66,
      D(6) => Adder0_n_67,
      D(5) => Adder0_n_68,
      D(4) => Adder0_n_69,
      D(3) => Adder0_n_70,
      D(2) => Adder0_n_71,
      D(1) => Adder0_n_72,
      D(0) => Adder0_n_73,
      E(0) => Adder0_n_39,
      GetFloatIsINF013_in => GetFloatIsINF013_in,
      \OADD_reg[0]_0\(0) => \pipelinedGoSignal_reg_n_0_[7]\,
      \OADD_reg[28]_0\ => Adder0_n_84,
      \OADD_reg[31]_0\(31 downto 0) => OADD(31 downto 0),
      OMUL(31 downto 0) => OMUL(31 downto 0),
      Q(1) => \pipelinedGoSignal_reg_n_0_[8]\,
      Q(0) => IADD_GO,
      \addDenormFlushedValA_reg[30]_0\ => Multiplier0_n_44,
      \addDenormFlushedValB_reg[30]_0\(30 downto 0) => data3(30 downto 0),
      \addDenormFlushedValB_reg[31]_0\(0) => p_0_in,
      \addEarlyOutBypass0_reg[0]_0\ => \pipelinedAttr0_reg[8][0]__0_n_0\,
      \addEarlyOutBypass0_reg[10]_0\ => \pipelinedAttr0_reg[8][10]__0_n_0\,
      \addEarlyOutBypass0_reg[11]_0\ => \pipelinedAttr0_reg[8][11]__0_n_0\,
      \addEarlyOutBypass0_reg[12]_0\ => \pipelinedAttr0_reg[8][12]__0_n_0\,
      \addEarlyOutBypass0_reg[13]_0\ => \pipelinedAttr0_reg[8][13]__0_n_0\,
      \addEarlyOutBypass0_reg[14]_0\ => \pipelinedAttr0_reg[8][14]__0_n_0\,
      \addEarlyOutBypass0_reg[15]_0\ => \pipelinedAttr0_reg[8][15]__0_n_0\,
      \addEarlyOutBypass0_reg[16]_0\ => \pipelinedAttr0_reg[8][16]__0_n_0\,
      \addEarlyOutBypass0_reg[17]_0\ => \pipelinedAttr0_reg[8][17]__0_n_0\,
      \addEarlyOutBypass0_reg[18]_0\ => \pipelinedAttr0_reg[8][18]__0_n_0\,
      \addEarlyOutBypass0_reg[19]_0\ => \pipelinedAttr0_reg[8][19]__0_n_0\,
      \addEarlyOutBypass0_reg[1]_0\ => \pipelinedAttr0_reg[8][1]__0_n_0\,
      \addEarlyOutBypass0_reg[20]_0\ => \pipelinedAttr0_reg[8][20]__0_n_0\,
      \addEarlyOutBypass0_reg[21]_0\ => \pipelinedAttr0_reg[8][21]__0_n_0\,
      \addEarlyOutBypass0_reg[22]_0\ => \pipelinedAttr0_reg[8][22]__0_n_0\,
      \addEarlyOutBypass0_reg[23]_0\ => \pipelinedAttr0_reg[8][23]__0_n_0\,
      \addEarlyOutBypass0_reg[24]_0\ => \pipelinedAttr0_reg[8][24]__0_n_0\,
      \addEarlyOutBypass0_reg[25]_0\ => \pipelinedAttr0_reg[8][25]__0_n_0\,
      \addEarlyOutBypass0_reg[26]_0\ => \pipelinedAttr0_reg[8][26]__0_n_0\,
      \addEarlyOutBypass0_reg[27]_0\ => \pipelinedAttr0_reg[8][27]__0_n_0\,
      \addEarlyOutBypass0_reg[28]_0\ => \pipelinedAttr0_reg[8][28]__0_n_0\,
      \addEarlyOutBypass0_reg[29]_0\ => \pipelinedAttr0_reg[8][29]__0_n_0\,
      \addEarlyOutBypass0_reg[2]_0\ => \pipelinedAttr0_reg[8][2]__0_n_0\,
      \addEarlyOutBypass0_reg[30]_0\ => \pipelinedAttr0_reg[8][30]__0_n_0\,
      \addEarlyOutBypass0_reg[31]_0\ => \pipelinedAttr0_reg[8][31]__0_n_0\,
      \addEarlyOutBypass0_reg[31]_1\ => Adder1_n_13,
      \addEarlyOutBypass0_reg[31]_2\(0) => Multiplier1_n_40,
      \addEarlyOutBypass0_reg[31]_3\(31) => Multiplier0_n_46,
      \addEarlyOutBypass0_reg[31]_3\(30) => Multiplier0_n_47,
      \addEarlyOutBypass0_reg[31]_3\(29) => Multiplier0_n_48,
      \addEarlyOutBypass0_reg[31]_3\(28) => Multiplier0_n_49,
      \addEarlyOutBypass0_reg[31]_3\(27) => Multiplier0_n_50,
      \addEarlyOutBypass0_reg[31]_3\(26) => Multiplier0_n_51,
      \addEarlyOutBypass0_reg[31]_3\(25) => Multiplier0_n_52,
      \addEarlyOutBypass0_reg[31]_3\(24) => Multiplier0_n_53,
      \addEarlyOutBypass0_reg[31]_3\(23) => Multiplier0_n_54,
      \addEarlyOutBypass0_reg[31]_3\(22) => Multiplier0_n_55,
      \addEarlyOutBypass0_reg[31]_3\(21) => Multiplier0_n_56,
      \addEarlyOutBypass0_reg[31]_3\(20) => Multiplier0_n_57,
      \addEarlyOutBypass0_reg[31]_3\(19) => Multiplier0_n_58,
      \addEarlyOutBypass0_reg[31]_3\(18) => Multiplier0_n_59,
      \addEarlyOutBypass0_reg[31]_3\(17) => Multiplier0_n_60,
      \addEarlyOutBypass0_reg[31]_3\(16) => Multiplier0_n_61,
      \addEarlyOutBypass0_reg[31]_3\(15) => Multiplier0_n_62,
      \addEarlyOutBypass0_reg[31]_3\(14) => Multiplier0_n_63,
      \addEarlyOutBypass0_reg[31]_3\(13) => Multiplier0_n_64,
      \addEarlyOutBypass0_reg[31]_3\(12) => Multiplier0_n_65,
      \addEarlyOutBypass0_reg[31]_3\(11) => Multiplier0_n_66,
      \addEarlyOutBypass0_reg[31]_3\(10) => Multiplier0_n_67,
      \addEarlyOutBypass0_reg[31]_3\(9) => Multiplier0_n_68,
      \addEarlyOutBypass0_reg[31]_3\(8) => Multiplier0_n_69,
      \addEarlyOutBypass0_reg[31]_3\(7) => Multiplier0_n_70,
      \addEarlyOutBypass0_reg[31]_3\(6) => Multiplier0_n_71,
      \addEarlyOutBypass0_reg[31]_3\(5) => Multiplier0_n_72,
      \addEarlyOutBypass0_reg[31]_3\(4) => Multiplier0_n_73,
      \addEarlyOutBypass0_reg[31]_3\(3) => Multiplier0_n_74,
      \addEarlyOutBypass0_reg[31]_3\(2) => Multiplier0_n_75,
      \addEarlyOutBypass0_reg[31]_3\(1) => Multiplier0_n_76,
      \addEarlyOutBypass0_reg[31]_3\(0) => Multiplier0_n_77,
      \addEarlyOutBypass0_reg[3]_0\ => \pipelinedAttr0_reg[8][3]__0_n_0\,
      \addEarlyOutBypass0_reg[4]_0\ => \pipelinedAttr0_reg[8][4]__0_n_0\,
      \addEarlyOutBypass0_reg[5]_0\ => \pipelinedAttr0_reg[8][5]__0_n_0\,
      \addEarlyOutBypass0_reg[6]_0\ => \pipelinedAttr0_reg[8][6]__0_n_0\,
      \addEarlyOutBypass0_reg[7]_0\ => \pipelinedAttr0_reg[8][7]__0_n_0\,
      \addEarlyOutBypass0_reg[8]_0\ => \pipelinedAttr0_reg[8][8]__0_n_0\,
      \addEarlyOutBypass0_reg[9]_0\ => \pipelinedAttr0_reg[8][9]__0_n_0\,
      \addEarlyOutBypassEnable0__0\ => \addEarlyOutBypassEnable0__0\,
      \addEarlyOutBypassEnable0__0_1\ => \addEarlyOutBypassEnable0__0_2\,
      addEarlyOutBypassEnable0_reg_0 => Adder0_n_41,
      addEarlyOutBypassEnable0_reg_1 => Multiplier1_n_52,
      addEarlyOutBypassEnable1_reg_0 => Adder0_n_5,
      addEarlyOutBypassEnable1_reg_1 => addEarlyOutBypassEnable1_i_1_n_0,
      addEarlyOutBypassEnable2_reg_0 => \pipelinedGoSignal_reg_n_0_[6]\,
      addExponentDeltaAMinusB0(7 downto 0) => addExponentDeltaAMinusB0(7 downto 0),
      addExponentDeltaAMinusB0_0(7 downto 0) => addExponentDeltaAMinusB0_5(7 downto 0),
      addExponentDeltaAMinusBShiftTooFar_reg_0 => Adder0_n_94,
      addExponentDeltaAMinusBShiftTooFar_reg_1 => Multiplier1_n_87,
      \addExponentDeltaAMinusB_reg[4]_0\ => Adder1_n_12,
      \addExponentDeltaAMinusB_reg[5]_0\ => Adder1_n_11,
      \addExponentDeltaAMinusB_reg[6]_0\ => Adder1_n_8,
      addExponentDeltaBMinusAShiftTooFar_reg_0 => Multiplier0_n_83,
      \addExponentDeltaBMinusA_reg[7]_0\(6 downto 0) => addExponentDeltaBMinusA0_6(7 downto 1),
      addFinalSignIsNeg_reg_0 => Adder0_n_4,
      addFinalSignIsNeg_reg_1 => addFinalSignIsNeg_i_1_n_0,
      \addMaxVal1_reg[23]_0\ => \pipelinedGoSignal_reg_n_0_[5]\,
      \addPostAddMantissa1_reg[25]_0\(0) => Adder0_n_93,
      addSameNumberDifferentSigns0 => addSameNumberDifferentSigns0,
      addSameNumberDifferentSigns00 => addSameNumberDifferentSigns00_7,
      addSameNumberDifferentSigns1_reg_0 => Adder0_n_3,
      addSameNumberDifferentSigns1_reg_1 => addSameNumberDifferentSigns1_i_1_n_0,
      clk => clk,
      comBIsDenormal => comBIsDenormal,
      multResultAttr20(0) => multResultAttr20(31),
      p_1_in => p_1_in,
      \pipelinedAttr0_reg[8][28]__0\ => Adder0_n_76,
      \pipelinedAttr0_reg[8][28]__0_0\(6 downto 0) => addExponentDeltaBMinusA0(7 downto 1),
      \pipelinedAttr0_reg[8][30]__0\(0) => comALessThanB,
      \pipelinedGoSignal_reg[8]\ => Adder0_n_40,
      sel0(0) => comALessThanB_10
    );
Adder1: entity work.MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_ADD_1
     port map (
      CO(0) => addSameNumberDifferentSigns00,
      D(0) => \pipelinedAttr0_reg[8][31]__0_n_0\,
      E(0) => Adder0_n_39,
      GetFloatIsINF013_in => GetFloatIsINF013_in,
      \OADD_reg[31]_0\(31 downto 0) => \OADD_reg[31]\(31 downto 0),
      Q(0) => \pipelinedGoSignal_reg_n_0_[8]\,
      addALessThanB_reg_0(0) => comALessThanB,
      \addDenormFlushedValA_reg[30]_0\ => Adder0_n_40,
      \addDenormFlushedValA_reg[31]_0\(31 downto 0) => OADD(31 downto 0),
      \addDenormFlushedValB_reg[0]_0\ => \pipelinedAttr0_reg[8][0]__0_n_0\,
      \addDenormFlushedValB_reg[10]_0\ => \pipelinedAttr0_reg[8][10]__0_n_0\,
      \addDenormFlushedValB_reg[11]_0\ => \pipelinedAttr0_reg[8][11]__0_n_0\,
      \addDenormFlushedValB_reg[12]_0\ => \pipelinedAttr0_reg[8][12]__0_n_0\,
      \addDenormFlushedValB_reg[13]_0\ => \pipelinedAttr0_reg[8][13]__0_n_0\,
      \addDenormFlushedValB_reg[14]_0\ => \pipelinedAttr0_reg[8][14]__0_n_0\,
      \addDenormFlushedValB_reg[15]_0\ => \pipelinedAttr0_reg[8][15]__0_n_0\,
      \addDenormFlushedValB_reg[16]_0\ => \pipelinedAttr0_reg[8][16]__0_n_0\,
      \addDenormFlushedValB_reg[17]_0\ => \pipelinedAttr0_reg[8][17]__0_n_0\,
      \addDenormFlushedValB_reg[18]_0\ => \pipelinedAttr0_reg[8][18]__0_n_0\,
      \addDenormFlushedValB_reg[19]_0\ => \pipelinedAttr0_reg[8][19]__0_n_0\,
      \addDenormFlushedValB_reg[1]_0\ => \pipelinedAttr0_reg[8][1]__0_n_0\,
      \addDenormFlushedValB_reg[20]_0\ => \pipelinedAttr0_reg[8][20]__0_n_0\,
      \addDenormFlushedValB_reg[21]_0\ => \pipelinedAttr0_reg[8][21]__0_n_0\,
      \addDenormFlushedValB_reg[22]_0\ => \pipelinedAttr0_reg[8][22]__0_n_0\,
      \addDenormFlushedValB_reg[23]_0\ => \pipelinedAttr0_reg[8][23]__0_n_0\,
      \addDenormFlushedValB_reg[24]_0\ => \pipelinedAttr0_reg[8][24]__0_n_0\,
      \addDenormFlushedValB_reg[25]_0\ => \pipelinedAttr0_reg[8][25]__0_n_0\,
      \addDenormFlushedValB_reg[26]_0\ => \pipelinedAttr0_reg[8][26]__0_n_0\,
      \addDenormFlushedValB_reg[27]_0\ => \pipelinedAttr0_reg[8][27]__0_n_0\,
      \addDenormFlushedValB_reg[28]_0\ => \pipelinedAttr0_reg[8][28]__0_n_0\,
      \addDenormFlushedValB_reg[29]_0\ => \pipelinedAttr0_reg[8][29]__0_n_0\,
      \addDenormFlushedValB_reg[2]_0\ => \pipelinedAttr0_reg[8][2]__0_n_0\,
      \addDenormFlushedValB_reg[30]_0\ => \pipelinedAttr0_reg[8][30]__0_n_0\,
      \addDenormFlushedValB_reg[31]_0\(0) => p_0_in_1,
      \addDenormFlushedValB_reg[3]_0\ => \pipelinedAttr0_reg[8][3]__0_n_0\,
      \addDenormFlushedValB_reg[4]_0\ => \pipelinedAttr0_reg[8][4]__0_n_0\,
      \addDenormFlushedValB_reg[5]_0\ => \pipelinedAttr0_reg[8][5]__0_n_0\,
      \addDenormFlushedValB_reg[6]_0\ => \pipelinedAttr0_reg[8][6]__0_n_0\,
      \addDenormFlushedValB_reg[7]_0\ => \pipelinedAttr0_reg[8][7]__0_n_0\,
      \addDenormFlushedValB_reg[8]_0\ => \pipelinedAttr0_reg[8][8]__0_n_0\,
      \addDenormFlushedValB_reg[9]_0\ => \pipelinedAttr0_reg[8][9]__0_n_0\,
      \addEarlyOutBypass0_reg[31]_0\(31) => Adder0_n_42,
      \addEarlyOutBypass0_reg[31]_0\(30) => Adder0_n_43,
      \addEarlyOutBypass0_reg[31]_0\(29) => Adder0_n_44,
      \addEarlyOutBypass0_reg[31]_0\(28) => Adder0_n_45,
      \addEarlyOutBypass0_reg[31]_0\(27) => Adder0_n_46,
      \addEarlyOutBypass0_reg[31]_0\(26) => Adder0_n_47,
      \addEarlyOutBypass0_reg[31]_0\(25) => Adder0_n_48,
      \addEarlyOutBypass0_reg[31]_0\(24) => Adder0_n_49,
      \addEarlyOutBypass0_reg[31]_0\(23) => Adder0_n_50,
      \addEarlyOutBypass0_reg[31]_0\(22) => Adder0_n_51,
      \addEarlyOutBypass0_reg[31]_0\(21) => Adder0_n_52,
      \addEarlyOutBypass0_reg[31]_0\(20) => Adder0_n_53,
      \addEarlyOutBypass0_reg[31]_0\(19) => Adder0_n_54,
      \addEarlyOutBypass0_reg[31]_0\(18) => Adder0_n_55,
      \addEarlyOutBypass0_reg[31]_0\(17) => Adder0_n_56,
      \addEarlyOutBypass0_reg[31]_0\(16) => Adder0_n_57,
      \addEarlyOutBypass0_reg[31]_0\(15) => Adder0_n_58,
      \addEarlyOutBypass0_reg[31]_0\(14) => Adder0_n_59,
      \addEarlyOutBypass0_reg[31]_0\(13) => Adder0_n_60,
      \addEarlyOutBypass0_reg[31]_0\(12) => Adder0_n_61,
      \addEarlyOutBypass0_reg[31]_0\(11) => Adder0_n_62,
      \addEarlyOutBypass0_reg[31]_0\(10) => Adder0_n_63,
      \addEarlyOutBypass0_reg[31]_0\(9) => Adder0_n_64,
      \addEarlyOutBypass0_reg[31]_0\(8) => Adder0_n_65,
      \addEarlyOutBypass0_reg[31]_0\(7) => Adder0_n_66,
      \addEarlyOutBypass0_reg[31]_0\(6) => Adder0_n_67,
      \addEarlyOutBypass0_reg[31]_0\(5) => Adder0_n_68,
      \addEarlyOutBypass0_reg[31]_0\(4) => Adder0_n_69,
      \addEarlyOutBypass0_reg[31]_0\(3) => Adder0_n_70,
      \addEarlyOutBypass0_reg[31]_0\(2) => Adder0_n_71,
      \addEarlyOutBypass0_reg[31]_0\(1) => Adder0_n_72,
      \addEarlyOutBypass0_reg[31]_0\(0) => Adder0_n_73,
      \addEarlyOutBypassEnable0__0\ => \addEarlyOutBypassEnable0__0_2\,
      addEarlyOutBypassEnable0_reg_0 => Adder0_n_41,
      addEarlyOutBypassEnable1_reg_0 => Adder1_n_7,
      addEarlyOutBypassEnable1_reg_1 => \addEarlyOutBypassEnable1_i_1__0_n_0\,
      addExponentDeltaAMinusB0(7 downto 0) => addExponentDeltaAMinusB0(7 downto 0),
      addExponentDeltaAMinusBShiftTooFar_reg_0 => Adder1_n_48,
      addExponentDeltaAMinusBShiftTooFar_reg_1 => Adder0_n_84,
      addExponentDeltaBMinusAShiftTooFar_reg_0 => Adder0_n_76,
      \addExponentDeltaBMinusA_reg[7]_0\(6 downto 0) => addExponentDeltaBMinusA0(7 downto 1),
      addFinalSignIsNeg_reg_0 => Adder1_n_6,
      addFinalSignIsNeg_reg_1 => \addFinalSignIsNeg_i_1__0_n_0\,
      addPipelineValidStage0 => addPipelineValidStage0,
      addPipelineValidStage1 => addPipelineValidStage1,
      \addPostAddMantissa1_reg[25]_0\(0) => Adder1_n_15,
      addSameNumberDifferentSigns0 => addSameNumberDifferentSigns0_3,
      addSameNumberDifferentSigns1_reg_0 => Adder1_n_5,
      addSameNumberDifferentSigns1_reg_1 => \addSameNumberDifferentSigns1_i_1__0_n_0\,
      clk => clk,
      comBIsDenormal => comBIsDenormal,
      p_1_in => p_1_in_4,
      \pipelinedAttr0_reg[8][23]__0\ => Adder1_n_11,
      \pipelinedAttr0_reg[8][25]__0\ => Adder1_n_12,
      \pipelinedAttr0_reg[8][26]__0\ => Adder1_n_8,
      \pipelinedAttr0_reg[8][30]__0\ => Adder1_n_13
    );
Multiplier0: entity work.MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL
     port map (
      CEA2 => CEA2,
      D(2) => Multiplier0_n_1,
      D(1 downto 0) => D(1 downto 0),
      DI(1) => Multiplier0_n_90,
      DI(0) => Multiplier0_n_91,
      DSP_ALU_INST(16 downto 0) => DSP_ALU_INST(16 downto 0),
      E(0) => mulPipelineValidStage0,
      GetFloatIsINF013_in => GetFloatIsINF013_in_8,
      GetFloatIsINF015_in => GetFloatIsINF015_in,
      GetFloatIsReal => GetFloatIsReal,
      OMUL(31 downto 0) => OMUL(31 downto 0),
      \OMUL_reg[25]_0\ => Multiplier0_n_92,
      \OMUL_reg[28]_0\ => Multiplier0_n_80,
      \OMUL_reg[28]_1\ => Multiplier0_n_83,
      \OMUL_reg[28]_2\(5 downto 0) => addExponentDeltaBMinusA0_6(7 downto 2),
      \OMUL_reg[30]_0\ => Multiplier0_n_94,
      \OMUL_reg[30]_1\(4) => Multiplier0_n_105,
      \OMUL_reg[30]_1\(3) => Multiplier0_n_106,
      \OMUL_reg[30]_1\(2) => Multiplier0_n_107,
      \OMUL_reg[30]_1\(1) => Multiplier0_n_108,
      \OMUL_reg[30]_1\(0) => Multiplier0_n_109,
      \OMUL_reg[30]_2\ => Multiplier1_n_51,
      \OMUL_reg[31]_0\(31) => Multiplier0_n_46,
      \OMUL_reg[31]_0\(30) => Multiplier0_n_47,
      \OMUL_reg[31]_0\(29) => Multiplier0_n_48,
      \OMUL_reg[31]_0\(28) => Multiplier0_n_49,
      \OMUL_reg[31]_0\(27) => Multiplier0_n_50,
      \OMUL_reg[31]_0\(26) => Multiplier0_n_51,
      \OMUL_reg[31]_0\(25) => Multiplier0_n_52,
      \OMUL_reg[31]_0\(24) => Multiplier0_n_53,
      \OMUL_reg[31]_0\(23) => Multiplier0_n_54,
      \OMUL_reg[31]_0\(22) => Multiplier0_n_55,
      \OMUL_reg[31]_0\(21) => Multiplier0_n_56,
      \OMUL_reg[31]_0\(20) => Multiplier0_n_57,
      \OMUL_reg[31]_0\(19) => Multiplier0_n_58,
      \OMUL_reg[31]_0\(18) => Multiplier0_n_59,
      \OMUL_reg[31]_0\(17) => Multiplier0_n_60,
      \OMUL_reg[31]_0\(16) => Multiplier0_n_61,
      \OMUL_reg[31]_0\(15) => Multiplier0_n_62,
      \OMUL_reg[31]_0\(14) => Multiplier0_n_63,
      \OMUL_reg[31]_0\(13) => Multiplier0_n_64,
      \OMUL_reg[31]_0\(12) => Multiplier0_n_65,
      \OMUL_reg[31]_0\(11) => Multiplier0_n_66,
      \OMUL_reg[31]_0\(10) => Multiplier0_n_67,
      \OMUL_reg[31]_0\(9) => Multiplier0_n_68,
      \OMUL_reg[31]_0\(8) => Multiplier0_n_69,
      \OMUL_reg[31]_0\(7) => Multiplier0_n_70,
      \OMUL_reg[31]_0\(6) => Multiplier0_n_71,
      \OMUL_reg[31]_0\(5) => Multiplier0_n_72,
      \OMUL_reg[31]_0\(4) => Multiplier0_n_73,
      \OMUL_reg[31]_0\(3) => Multiplier0_n_74,
      \OMUL_reg[31]_0\(2) => Multiplier0_n_75,
      \OMUL_reg[31]_0\(1) => Multiplier0_n_76,
      \OMUL_reg[31]_0\(0) => Multiplier0_n_77,
      Q(30 downto 0) => Q(30 downto 0),
      S(7) => Multiplier0_n_97,
      S(6) => Multiplier0_n_98,
      S(5) => Multiplier0_n_99,
      S(4) => Multiplier0_n_100,
      S(3) => Multiplier0_n_101,
      S(2) => Multiplier0_n_102,
      S(1) => Multiplier0_n_103,
      S(0) => Multiplier0_n_104,
      \addDenormFlushedValA_reg[30]\(0) => IADD_GO,
      \addEarlyOutBypass0[31]_i_6\ => Multiplier0_n_93,
      \addEarlyOutBypass0_reg[0]\ => Multiplier1_n_95,
      \addEarlyOutBypass0_reg[30]\ => Multiplier1_n_41,
      \addEarlyOutBypass0_reg[30]_0\ => Multiplier1_n_53,
      \addEarlyOutBypass0_reg[31]\ => Multiplier1_n_94,
      \addEarlyOutBypass0_reg[31]_0\ => Multiplier1_n_97,
      addEarlyOutBypassEnable00 => addEarlyOutBypassEnable00,
      addEarlyOutBypassEnable01 => addEarlyOutBypassEnable01,
      addEarlyOutBypassEnable0120_out => addEarlyOutBypassEnable0120_out,
      addEarlyOutBypassEnable0123_out => addEarlyOutBypassEnable0123_out,
      addEarlyOutBypassEnable013_out => addEarlyOutBypassEnable013_out,
      addExponentDeltaAMinusB0(1 downto 0) => addExponentDeltaAMinusB0_5(1 downto 0),
      \addExponentDeltaBMinusA_reg[3]\ => Multiplier1_n_98,
      addSameNumberDifferentSigns00 => addSameNumberDifferentSigns00_7,
      addSameNumberDifferentSigns0_reg(0) => Multiplier1_n_100,
      clk => clk,
      comAIsDenormal => comAIsDenormal,
      comBIsDenormal => comBIsDenormal_9,
      \interpInputAttr10_reg[0]\ => \interpInputAttr10_reg[0]\,
      \interpInputAttr10_reg[26]\ => \interpInputAttr10_reg[26]\,
      \interpInputAttr10_reg[27]\ => \interpInputAttr10_reg[27]\,
      \interpInputAttr10_reg[28]\ => \interpInputAttr10_reg[28]\,
      \interpInputAttr10_reg[30]\ => \interpInputAttr10_reg[30]\,
      \interpInputAttr10_reg[30]_0\ => \interpInputAttr10_reg[30]_0\,
      \interpInputAttr10_reg[30]_1\ => \interpInputAttr10_reg[30]_1\,
      \mulEarlyOutBypass0_reg[22]_0\ => \mulEarlyOutBypass0_reg[22]\,
      \mulEarlyOutBypass0_reg[30]_0\ => \mulEarlyOutBypass0_reg[30]_0\,
      \mulEarlyOutBypass0_reg[31]_0\ => \mulEarlyOutBypass0[31]_i_1_n_0\,
      mulEarlyOutBypassEnable0_reg_0 => \^mulearlyoutbypassenable0_reg\,
      mulEarlyOutBypassEnable0_reg_1 => mulEarlyOutBypassEnable0_reg_1,
      mulEarlyOutBypassEnable3_reg_0 => Multiplier0_n_36,
      mulPipelineValidStage3 => mulPipelineValidStage3,
      \mulResultExp0_reg[8]_0\(8 downto 0) => \mulResultExp0_reg[8]\(8 downto 0),
      \mulResultExp2_reg[8]_0\(0) => mulPipelineValidStage1,
      \mulResultExp3_reg[8]_0\(0) => mulPipelineValidStage2,
      mulResultMantissa1(0) => mulResultMantissa1(0),
      mulResultMantissa1_reg_0(5 downto 0) => \mulEarlyOutBypass0_reg[31]\(5 downto 0),
      mulResultSign0_reg_0 => mulPipelineValidStage0_reg,
      mulResultSign0_reg_1 => mulResultSign0_i_1_n_0,
      multResultAttr20(31 downto 0) => multResultAttr20(31 downto 0),
      \pipelinedGoSignal_reg[4]\ => Multiplier0_n_44,
      sel0(0) => comALessThanB_10
    );
Multiplier1: entity work.MainDesign_AttrInterpolator_0_0_StandaloneFloatALU_MUL_2
     port map (
      D(2) => Multiplier1_n_4,
      D(1 downto 0) => \mulEarlyOutBypass0_reg[30]\(1 downto 0),
      DI(1) => Multiplier0_n_90,
      DI(0) => Multiplier0_n_91,
      DSP_ALU_INST(16 downto 0) => DSP_ALU_INST(33 downto 17),
      E(0) => mulPipelineValidStage0,
      GetFloatIsINF013_in => GetFloatIsINF013_in_8,
      GetFloatIsINF015_in => GetFloatIsINF015_in,
      GetFloatIsReal => GetFloatIsReal,
      OMUL(31 downto 0) => OMUL(31 downto 0),
      \OMUL_reg[20]_0\ => Multiplier1_n_41,
      \OMUL_reg[23]_0\ => Multiplier1_n_94,
      \OMUL_reg[23]_1\(0) => addExponentDeltaBMinusA0_6(1),
      \OMUL_reg[25]_0\ => Multiplier1_n_98,
      \OMUL_reg[28]_0\ => Multiplier1_n_87,
      \OMUL_reg[30]_0\(30 downto 0) => data3(30 downto 0),
      \OMUL_reg[30]_1\ => Multiplier1_n_97,
      \OMUL_reg[30]_2\(0) => Multiplier1_n_100,
      \OMUL_reg[30]_3\ => Multiplier0_n_36,
      \OMUL_reg[31]_0\ => Multiplier1_n_53,
      \OMUL_reg[31]_1\ => Multiplier1_n_95,
      Q(0) => IADD_GO,
      S(7) => Multiplier0_n_97,
      S(6) => Multiplier0_n_98,
      S(5) => Multiplier0_n_99,
      S(4) => Multiplier0_n_100,
      S(3) => Multiplier0_n_101,
      S(2) => Multiplier0_n_102,
      S(1) => Multiplier0_n_103,
      S(0) => Multiplier0_n_104,
      addALessThanB_reg(4) => Multiplier0_n_105,
      addALessThanB_reg(3) => Multiplier0_n_106,
      addALessThanB_reg(2) => Multiplier0_n_107,
      addALessThanB_reg(1) => Multiplier0_n_108,
      addALessThanB_reg(0) => Multiplier0_n_109,
      \addEarlyOutBypass0_reg[31]\ => Multiplier0_n_80,
      \addEarlyOutBypass0_reg[31]_0\ => Multiplier0_n_94,
      addEarlyOutBypassEnable00 => addEarlyOutBypassEnable00,
      addEarlyOutBypassEnable01 => addEarlyOutBypassEnable01,
      addEarlyOutBypassEnable0120_out => addEarlyOutBypassEnable0120_out,
      addEarlyOutBypassEnable0123_out => addEarlyOutBypassEnable0123_out,
      addEarlyOutBypassEnable013_out => addEarlyOutBypassEnable013_out,
      \addEarlyOutBypassEnable0__0\ => \addEarlyOutBypassEnable0__0\,
      addEarlyOutBypassEnable0_reg => Multiplier1_n_52,
      addEarlyOutBypassEnable0_reg_0 => Multiplier0_n_93,
      addExponentDeltaAMinusB0(5 downto 0) => addExponentDeltaAMinusB0_5(7 downto 2),
      \addExponentDeltaAMinusB_reg[3]\ => Multiplier0_n_92,
      addSameNumberDifferentSigns00 => addSameNumberDifferentSigns00_7,
      clk => clk,
      comAIsDenormal => comAIsDenormal,
      comBIsDenormal => comBIsDenormal_9,
      \interpInputAttr20_reg[0]\ => \interpInputAttr20_reg[0]\,
      \interpInputAttr20_reg[26]\ => \interpInputAttr20_reg[26]\,
      \interpInputAttr20_reg[27]\ => \interpInputAttr20_reg[27]\,
      \interpInputAttr20_reg[28]\ => \interpInputAttr20_reg[28]\,
      \interpInputAttr20_reg[30]\ => \interpInputAttr20_reg[30]\,
      \interpInputAttr20_reg[30]_0\ => \interpInputAttr20_reg[30]_0\,
      \interpInputAttr20_reg[30]_1\ => \interpInputAttr20_reg[30]_1\,
      \mulEarlyOutBypass0_reg[22]_0\ => \mulEarlyOutBypass0_reg[22]_0\,
      \mulEarlyOutBypass0_reg[30]_0\ => \mulEarlyOutBypass0_reg[30]_1\,
      \mulEarlyOutBypass0_reg[31]_0\ => \mulEarlyOutBypass0[31]_i_1__0_n_0\,
      mulEarlyOutBypassEnable0_reg_0 => \^mulearlyoutbypassenable0_reg_0\,
      mulEarlyOutBypassEnable0_reg_1 => mulEarlyOutBypassEnable0_reg_2,
      mulPipelineValidStage0_reg_0 => mulPipelineValidStage0_reg,
      mulPipelineValidStage1_reg_0(0) => mulPipelineValidStage1,
      mulPipelineValidStage2_reg_0(0) => mulPipelineValidStage2,
      mulPipelineValidStage3 => mulPipelineValidStage3,
      mulPipelineValidStage3_reg_0 => Multiplier1_n_51,
      \mulResultExp0_reg[8]_0\(8 downto 0) => \mulResultExp0_reg[8]_0\(8 downto 0),
      mulResultMantissa1(0) => mulResultMantissa1_0(0),
      mulResultMantissa1_reg_0 => mulResultMantissa1_reg,
      mulResultMantissa1_reg_1(30 downto 0) => mulResultSign0_reg(30 downto 0),
      mulResultMantissa1_reg_2(5 downto 0) => \mulEarlyOutBypass0_reg[31]\(12 downto 7),
      mulResultSign0_reg_0 => \mulResultSign0_i_1__0_n_0\,
      multResultAttr20(31 downto 0) => multResultAttr20(31 downto 0),
      \pipelinedGoSignal_reg[4]\(0) => Multiplier1_n_40,
      sel0(0) => comALessThanB_10
    );
addEarlyOutBypassEnable1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addEarlyOutBypassEnable0__0\,
      I1 => Adder0_n_94,
      O => addEarlyOutBypassEnable1_i_1_n_0
    );
\addEarlyOutBypassEnable1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addEarlyOutBypassEnable0__0_2\,
      I1 => Adder1_n_48,
      O => \addEarlyOutBypassEnable1_i_1__0_n_0\
    );
addFinalSignIsNeg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => Adder0_n_93,
      I1 => \pipelinedGoSignal_reg_n_0_[6]\,
      I2 => Adder0_n_3,
      I3 => Adder0_n_5,
      I4 => Adder0_n_4,
      O => addFinalSignIsNeg_i_1_n_0
    );
\addFinalSignIsNeg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => Adder1_n_15,
      I1 => addPipelineValidStage1,
      I2 => Adder1_n_5,
      I3 => Adder1_n_7,
      I4 => Adder1_n_6,
      O => \addFinalSignIsNeg_i_1__0_n_0\
    );
addSameNumberDifferentSigns1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF28FF00002800"
    )
        port map (
      I0 => addSameNumberDifferentSigns0,
      I1 => p_0_in,
      I2 => p_1_in,
      I3 => \pipelinedGoSignal_reg_n_0_[5]\,
      I4 => \addEarlyOutBypassEnable0__0\,
      I5 => Adder0_n_3,
      O => addSameNumberDifferentSigns1_i_1_n_0
    );
\addSameNumberDifferentSigns1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF28FF00002800"
    )
        port map (
      I0 => addSameNumberDifferentSigns0_3,
      I1 => p_0_in_1,
      I2 => p_1_in_4,
      I3 => addPipelineValidStage0,
      I4 => \addEarlyOutBypassEnable0__0_2\,
      I5 => Adder1_n_5,
      O => \addSameNumberDifferentSigns1_i_1__0_n_0\
    );
\mulEarlyOutBypass0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => Q(31),
      I1 => \mulEarlyOutBypass0_reg[31]\(6),
      I2 => \mulEarlyOutBypass0_reg[31]_0\,
      I3 => Multiplier0_n_1,
      O => \mulEarlyOutBypass0[31]_i_1_n_0\
    );
\mulEarlyOutBypass0[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => mulResultSign0_reg(31),
      I1 => \mulEarlyOutBypass0_reg[31]\(13),
      I2 => \mulEarlyOutBypass0_reg[31]_1\,
      I3 => Multiplier1_n_4,
      O => \mulEarlyOutBypass0[31]_i_1__0_n_0\
    );
mulResultMantissa1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mulPipelineValidStage0,
      I1 => \^mulearlyoutbypassenable0_reg\,
      O => mulResultMantissa1(0)
    );
\mulResultMantissa1_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mulPipelineValidStage0,
      I1 => \^mulearlyoutbypassenable0_reg_0\,
      O => mulResultMantissa1_0(0)
    );
mulResultSign0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(31),
      I1 => \mulEarlyOutBypass0_reg[31]\(6),
      O => mulResultSign0_i_1_n_0
    );
\mulResultSign0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mulResultSign0_reg(31),
      I1 => \mulEarlyOutBypass0_reg[31]\(13),
      O => \mulResultSign0_i_1__0_n_0\
    );
\pipelinedAttr0_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(0),
      Q => \pipelinedAttr0_reg[7][0]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][10]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(10),
      Q => \pipelinedAttr0_reg[7][10]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][11]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(11),
      Q => \pipelinedAttr0_reg[7][11]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][12]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(12),
      Q => \pipelinedAttr0_reg[7][12]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][13]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(13),
      Q => \pipelinedAttr0_reg[7][13]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][14]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(14),
      Q => \pipelinedAttr0_reg[7][14]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][15]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(15),
      Q => \pipelinedAttr0_reg[7][15]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][16]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(16),
      Q => \pipelinedAttr0_reg[7][16]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][17]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(17),
      Q => \pipelinedAttr0_reg[7][17]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][18]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(18),
      Q => \pipelinedAttr0_reg[7][18]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][19]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(19),
      Q => \pipelinedAttr0_reg[7][19]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(1),
      Q => \pipelinedAttr0_reg[7][1]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][20]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(20),
      Q => \pipelinedAttr0_reg[7][20]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][21]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(21),
      Q => \pipelinedAttr0_reg[7][21]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][22]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(22),
      Q => \pipelinedAttr0_reg[7][22]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][23]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(23),
      Q => \pipelinedAttr0_reg[7][23]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][24]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(24),
      Q => \pipelinedAttr0_reg[7][24]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][25]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(25),
      Q => \pipelinedAttr0_reg[7][25]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][26]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(26),
      Q => \pipelinedAttr0_reg[7][26]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][27]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(27),
      Q => \pipelinedAttr0_reg[7][27]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][28]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(28),
      Q => \pipelinedAttr0_reg[7][28]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][29]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(29),
      Q => \pipelinedAttr0_reg[7][29]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(2),
      Q => \pipelinedAttr0_reg[7][2]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][30]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(30),
      Q => \pipelinedAttr0_reg[7][30]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][31]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(31),
      Q => \pipelinedAttr0_reg[7][31]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(3),
      Q => \pipelinedAttr0_reg[7][3]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(4),
      Q => \pipelinedAttr0_reg[7][4]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(5),
      Q => \pipelinedAttr0_reg[7][5]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(6),
      Q => \pipelinedAttr0_reg[7][6]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(7),
      Q => \pipelinedAttr0_reg[7][7]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(8),
      Q => \pipelinedAttr0_reg[7][8]_srl8_n_0\
    );
\pipelinedAttr0_reg[7][9]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => DBG_RastBarycentricB(9),
      Q => \pipelinedAttr0_reg[7][9]_srl8_n_0\
    );
\pipelinedAttr0_reg[8][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][0]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][0]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][10]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][10]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][11]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][11]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][12]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][12]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][13]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][13]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][14]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][14]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][15]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][15]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][16]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][16]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][17]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][17]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][18]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][18]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][19]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][19]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][1]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][1]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][20]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][20]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][21]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][21]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][22]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][22]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][23]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][23]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][24]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][24]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][25]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][25]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][26]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][26]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][27]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][27]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][28]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][28]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][29]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][29]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][2]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][2]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][30]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][30]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][31]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][31]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][3]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][3]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][4]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][4]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][5]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][5]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][6]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][6]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][7]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][7]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][8]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][8]__0_n_0\,
      R => '0'
    );
\pipelinedAttr0_reg[8][9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedAttr0_reg[7][9]_srl8_n_0\,
      Q => \pipelinedAttr0_reg[8][9]__0_n_0\,
      R => '0'
    );
\pipelinedGoSignal_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mulPipelineValidStage3,
      Q => IADD_GO,
      R => '0'
    );
\pipelinedGoSignal_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => IADD_GO,
      Q => \pipelinedGoSignal_reg_n_0_[5]\,
      R => '0'
    );
\pipelinedGoSignal_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[5]\,
      Q => \pipelinedGoSignal_reg_n_0_[6]\,
      R => '0'
    );
\pipelinedGoSignal_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[6]\,
      Q => \pipelinedGoSignal_reg_n_0_[7]\,
      R => '0'
    );
\pipelinedGoSignal_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \pipelinedGoSignal_reg_n_0_[7]\,
      Q => \pipelinedGoSignal_reg_n_0_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_AttrInterpolator_0_0_AttrInterpolator is
  port (
    DBG_RastBarycentricB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_PixelWFIFO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_ConverterDriver_State : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FPU_MUL_B : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_CurrentDrawEvent : out STD_LOGIC_VECTOR ( 15 downto 0 );
    FPU_MUL_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_MUL_GO : out STD_LOGIC;
    FPU_CNV0_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV0_GO : out STD_LOGIC;
    FPU_CNV1_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV1_Mode : out STD_LOGIC_VECTOR ( 0 to 0 );
    FPU_CNV1_GO : out STD_LOGIC;
    TEXSAMP_OutFIFO_wr_data : out STD_LOGIC_VECTOR ( 95 downto 0 );
    TEXSAMP_OutFIFO_wr_en : out STD_LOGIC;
    STAT_CurrentDrawEventID : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_NewMessage : out STD_LOGIC;
    STAT_CyclesIdle : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesSpentWorking : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesWaitingForOutput : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_AttrInterpolator_State : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DBG_InterpolatorDriver_State : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DBG_MultiplierDriver_State : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DBG_OutputDriver_State : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DINTERP_FIFO_rd_en : out STD_LOGIC;
    TRICACHE_PopTriangleSlot : out STD_LOGIC;
    STATE_ConsumeStateSlot : out STD_LOGIC;
    CMD_IsIdle : out STD_LOGIC;
    FPU_CNV0_Mode : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    DINTERP_FIFO_rd_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TEXSAMP_OutFIFO_almost_full : in STD_LOGIC;
    STATE_StateBitsAtDrawID : in STD_LOGIC_VECTOR ( 6 downto 0 );
    TRICACHE_inT0X : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inT0Y : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inColorRGBA0 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    FPU_MUL_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    TRICACHE_inT20X : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inT20Y : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inColorRGBA20 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_inT10X : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inT10Y : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inColorRGBA10 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    STATE_StateIsValid : in STD_LOGIC;
    DINTERP_FIFO_empty : in STD_LOGIC;
    STATE_NextDrawID : in STD_LOGIC_VECTOR ( 15 downto 0 );
    FPU_CNV0_OUT : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of MainDesign_AttrInterpolator_0_0_AttrInterpolator : entity is "AttrInterpolator";
end MainDesign_AttrInterpolator_0_0_AttrInterpolator;

architecture STRUCTURE of MainDesign_AttrInterpolator_0_0_AttrInterpolator is
  signal BarycentricBCFIFO_InNewData : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal BarycentricBCFIFO_PopElement : STD_LOGIC;
  signal BarycentricBCFIFO_PushElement_reg_n_0 : STD_LOGIC;
  signal BarycentricBCFIFO_n_0 : STD_LOGIC;
  signal BarycentricBCFIFO_n_15 : STD_LOGIC;
  signal BarycentricBCFIFO_n_16 : STD_LOGIC;
  signal BarycentricBCFIFO_n_17 : STD_LOGIC;
  signal BarycentricBCFIFO_n_18 : STD_LOGIC;
  signal BarycentricBCFIFO_n_20 : STD_LOGIC;
  signal BarycentricBCFIFO_n_21 : STD_LOGIC;
  signal BarycentricBCFIFO_n_22 : STD_LOGIC;
  signal BarycentricBCFIFO_n_23 : STD_LOGIC;
  signal BarycentricBCFIFO_n_24 : STD_LOGIC;
  signal BarycentricBCFIFO_n_25 : STD_LOGIC;
  signal BarycentricBCFIFO_n_26 : STD_LOGIC;
  signal BarycentricBCFIFO_n_27 : STD_LOGIC;
  signal BarycentricBCFIFO_n_28 : STD_LOGIC;
  signal BarycentricBCFIFO_n_29 : STD_LOGIC;
  signal BarycentricBCFIFO_n_30 : STD_LOGIC;
  signal BarycentricBCFIFO_n_31 : STD_LOGIC;
  signal BarycentricBCFIFO_n_32 : STD_LOGIC;
  signal BarycentricBCFIFO_n_34 : STD_LOGIC;
  signal BarycentricBCFIFO_n_35 : STD_LOGIC;
  signal BarycentricBCFIFO_n_36 : STD_LOGIC;
  signal BarycentricBCFIFO_n_37 : STD_LOGIC;
  signal BarycentricBCFIFO_n_38 : STD_LOGIC;
  signal BarycentricBCFIFO_n_39 : STD_LOGIC;
  signal BarycentricBCFIFO_n_40 : STD_LOGIC;
  signal BarycentricBCFIFO_n_41 : STD_LOGIC;
  signal BarycentricBCFIFO_n_42 : STD_LOGIC;
  signal BarycentricBCFIFO_n_43 : STD_LOGIC;
  signal BarycentricBCFIFO_n_46 : STD_LOGIC;
  signal BarycentricBCFIFO_n_47 : STD_LOGIC;
  signal BarycentricBCFIFO_n_49 : STD_LOGIC;
  signal BarycentricBCFIFO_n_50 : STD_LOGIC;
  signal BarycentricBCFIFO_n_51 : STD_LOGIC;
  signal \CMD_IsIdle121_out__0\ : STD_LOGIC;
  signal ConverterDriverIsIdle : STD_LOGIC;
  signal ConverterDriverIsIdle_reg_n_0 : STD_LOGIC;
  signal CurrentSize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dbg_currentdrawevent\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dbg_pixelwfifo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dbg_rastbarycentricb\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DINTERP_FIFO_rd_en8_out__0\ : STD_LOGIC;
  signal DINTERP_FIFO_rd_en_i_1_n_0 : STD_LOGIC;
  signal FIFO_NextElementDataRd : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal \FPU_CNV0_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[10]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[11]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[12]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[13]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[14]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[15]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[16]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[17]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[18]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[19]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[1]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[20]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[21]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[22]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[23]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[24]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[25]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[26]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[27]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[28]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[29]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[2]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_3_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_4_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_5_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_6_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_7_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_8_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[30]_i_9_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[31]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[3]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[4]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[5]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[6]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[7]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[8]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_A[9]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV0_Mode[2]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[10]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[11]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[12]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[13]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[14]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[15]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[16]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[17]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[18]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[19]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[1]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[20]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[21]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[22]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[23]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[24]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[25]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[26]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[27]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[28]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[29]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[2]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[30]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[31]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[3]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[4]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[5]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[6]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[7]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[8]_i_1_n_0\ : STD_LOGIC;
  signal \FPU_CNV1_A[9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentMultiplierState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_currentMultiplierState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_currentMultiplierState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_currentMultiplierState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_currentMultiplierState_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_currentOutputCollectorState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_currentOutputCollectorState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_currentState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState[6]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_currentState_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_sequential_currentConverterState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentConverterState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentInterpolatorState[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentInterpolatorState[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentInterpolatorState[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentInterpolatorState[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\ : STD_LOGIC;
  signal InterpolatorDriverIsIdle : STD_LOGIC;
  signal InterpolatorDriverIsIdle_reg_n_0 : STD_LOGIC;
  signal Interpolator_n_0 : STD_LOGIC;
  signal Interpolator_n_1 : STD_LOGIC;
  signal Interpolator_n_10 : STD_LOGIC;
  signal Interpolator_n_11 : STD_LOGIC;
  signal Interpolator_n_12 : STD_LOGIC;
  signal Interpolator_n_13 : STD_LOGIC;
  signal Interpolator_n_14 : STD_LOGIC;
  signal Interpolator_n_15 : STD_LOGIC;
  signal Interpolator_n_16 : STD_LOGIC;
  signal Interpolator_n_17 : STD_LOGIC;
  signal Interpolator_n_18 : STD_LOGIC;
  signal Interpolator_n_19 : STD_LOGIC;
  signal Interpolator_n_2 : STD_LOGIC;
  signal Interpolator_n_3 : STD_LOGIC;
  signal Interpolator_n_4 : STD_LOGIC;
  signal Interpolator_n_5 : STD_LOGIC;
  signal Interpolator_n_6 : STD_LOGIC;
  signal Interpolator_n_7 : STD_LOGIC;
  signal Interpolator_n_8 : STD_LOGIC;
  signal Interpolator_n_9 : STD_LOGIC;
  signal \Multiplier0/mulResultExp0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Multiplier1/mulResultExp0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MultiplierDriverIsIdle_i_1_n_0 : STD_LOGIC;
  signal MultiplierDriverIsIdle_reg_n_0 : STD_LOGIC;
  signal OINTERP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OutputDriverIsIdle_i_1_n_0 : STD_LOGIC;
  signal OutputDriverIsIdle_reg_n_0 : STD_LOGIC;
  signal PixelWFIFO_InNewData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PixelWFIFO_PopElement : STD_LOGIC;
  signal PixelXYFIFO_InNewData : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PixelXYFIFO_PopElement : STD_LOGIC;
  signal \PixelXYFIFO_PushElement12_out__0\ : STD_LOGIC;
  signal PixelXYFIFO_PushElement_reg_n_0 : STD_LOGIC;
  signal PixelXYFIFO_n_16 : STD_LOGIC;
  signal PixelXYFIFO_n_17 : STD_LOGIC;
  signal PixelXYFIFO_n_19 : STD_LOGIC;
  signal PixelXYFIFO_n_20 : STD_LOGIC;
  signal PixelXYFIFO_n_21 : STD_LOGIC;
  signal PixelXYFIFO_n_22 : STD_LOGIC;
  signal PixelXYFIFO_n_23 : STD_LOGIC;
  signal PixelXYFIFO_n_24 : STD_LOGIC;
  signal PixelXYFIFO_n_25 : STD_LOGIC;
  signal PixelXYFIFO_n_26 : STD_LOGIC;
  signal PixelXYFIFO_n_27 : STD_LOGIC;
  signal PixelXYFIFO_n_28 : STD_LOGIC;
  signal PixelXYFIFO_n_29 : STD_LOGIC;
  signal PixelXYFIFO_n_30 : STD_LOGIC;
  signal PixelXYFIFO_n_31 : STD_LOGIC;
  signal PixelXYFIFO_n_32 : STD_LOGIC;
  signal PixelXYFIFO_n_33 : STD_LOGIC;
  signal PixelXYFIFO_n_34 : STD_LOGIC;
  signal PixelXYFIFO_n_35 : STD_LOGIC;
  signal PixelXYFIFO_n_36 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stat_cyclesidle\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stat_cyclesspentworking\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^stat_cycleswaitingforoutput\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SaturateFloat1 : STD_LOGIC;
  signal TEXSAMP_OutFIFO_wr_en_i_1_n_0 : STD_LOGIC;
  signal TRICACHE_PopTriangleSlot_i_10_n_0 : STD_LOGIC;
  signal TRICACHE_PopTriangleSlot_i_11_n_0 : STD_LOGIC;
  signal TRICACHE_PopTriangleSlot_i_12_n_0 : STD_LOGIC;
  signal TRICACHE_PopTriangleSlot_i_5_n_0 : STD_LOGIC;
  signal TRICACHE_PopTriangleSlot_i_6_n_0 : STD_LOGIC;
  signal TRICACHE_PopTriangleSlot_i_9_n_0 : STD_LOGIC;
  signal clampedTexcoordTX : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clampedTexcoordTX[31]_i_1_n_0\ : STD_LOGIC;
  signal clampedTexcoordTX_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clampedTexcoordTY : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clampedTexcoordTY[0]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[10]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[11]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[12]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[13]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[14]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[15]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[16]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[17]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[18]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[19]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[1]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[20]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[21]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[22]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[23]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[24]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[25]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[26]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[27]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[28]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[29]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[2]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[30]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[31]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[31]_i_2_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[31]_i_3_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[3]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[4]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[5]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[6]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[7]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[8]_i_1_n_0\ : STD_LOGIC;
  signal \clampedTexcoordTY[9]_i_1_n_0\ : STD_LOGIC;
  signal cnv0GoSignal : STD_LOGIC;
  signal \cnv0GoSignal0__1\ : STD_LOGIC;
  signal cnv0GoSignal_i_3_n_0 : STD_LOGIC;
  signal cnv1GoSignal : STD_LOGIC;
  signal compressedOutPixelDataColorB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal compressedOutPixelDataColorB_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal compressedOutPixelDataColorG : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal compressedOutPixelDataColorG_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal compressedOutPixelDataColorR : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal compressedOutPixelDataColorR_4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal compressedOutPixelDataTX : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal currentConverterState : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \currentConverterState__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal currentDrawEventID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal currentInterpolatorState : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \currentInterpolatorState__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal currentOutputCollectorState_n_0 : STD_LOGIC;
  signal interpDriverReadyForNextPixel : STD_LOGIC;
  signal interpDriverReadyForNextPixel_reg_n_0 : STD_LOGIC;
  signal interpGoSignal_reg_n_0 : STD_LOGIC;
  signal interpInputAttr0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interpInputAttr0[0]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[10]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[11]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[12]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[13]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[14]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[15]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[16]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[17]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[18]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[19]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[1]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[20]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[21]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[22]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[23]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[24]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[25]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[26]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[27]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[28]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[29]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[2]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[30]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[31]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[3]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[4]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[5]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[6]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[7]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[8]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr0[9]_i_2_n_0\ : STD_LOGIC;
  signal interpInputAttr10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interpInputAttr10[0]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[0]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[10]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[10]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[11]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[11]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[12]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[12]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[13]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[13]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[14]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[14]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[15]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[15]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[16]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[16]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[17]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[17]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[18]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[18]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[19]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[19]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[1]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[1]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[20]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[20]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[21]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[21]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[22]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[22]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[23]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[23]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[24]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[24]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[25]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[25]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[26]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[26]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[27]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[27]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[28]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[28]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[29]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[29]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[2]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[2]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[30]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[30]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[31]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[31]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[3]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[3]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[4]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[4]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[5]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[5]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[6]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[6]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[7]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[7]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[8]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[8]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[9]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr10[9]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[0]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[10]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[11]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[12]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[13]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[14]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[15]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[16]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[17]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[18]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[19]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[1]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[20]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[21]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[22]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[23]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[24]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[25]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[26]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[27]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[28]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[29]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[2]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[30]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[31]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[3]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[4]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[5]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[6]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[7]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[8]\ : STD_LOGIC;
  signal \interpInputAttr10_reg_n_0_[9]\ : STD_LOGIC;
  signal interpInputAttr20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \interpInputAttr20[0]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[0]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[10]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[10]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[11]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[11]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[12]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[12]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[13]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[13]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[14]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[14]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[15]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[15]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[16]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[16]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[17]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[17]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[18]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[18]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[19]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[19]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[1]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[1]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[20]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[20]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[21]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[21]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[22]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[22]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[23]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[23]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[24]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[24]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[25]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[25]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[26]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[26]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[27]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[27]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[28]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[28]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[29]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[29]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[2]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[2]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[30]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[30]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[31]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[31]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[3]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[3]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[4]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[4]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[5]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[5]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[6]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[6]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[7]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[7]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[8]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[8]_i_3_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[9]_i_2_n_0\ : STD_LOGIC;
  signal \interpInputAttr20[9]_i_3_n_0\ : STD_LOGIC;
  signal interpInputB : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal interpInputC : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal mulGoSignal : STD_LOGIC;
  signal newCnvWaveIsReady : STD_LOGIC;
  signal newMulWaveIsReady : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \newMulWaveIsReady_reg[0]__0_n_0\ : STD_LOGIC;
  signal \newMulWaveIsReady_reg[1]_srl7_n_0\ : STD_LOGIC;
  signal newWaveIsReady : STD_LOGIC;
  signal newWaveIsReady_reg_n_0 : STD_LOGIC;
  signal outputCollectorConverterProcessGoSignal : STD_LOGIC;
  signal outputCollectorConverterProcessGoSignal_reg_n_0 : STD_LOGIC;
  signal outputCollectorMainProcessGoSignal_reg_n_0 : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pixelY : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal readyForNewPixel : STD_LOGIC;
  signal readyForNewPixel_reg_n_0 : STD_LOGIC;
  signal statCyclesIdle0 : STD_LOGIC;
  signal \statCyclesIdle[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesIdle_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput[31]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWaitingForOutput_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWorking[31]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking[7]_i_2_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \statCyclesWorking_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal texcoord0AddressingModeU : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal texcoord0AddressingModeU_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal texcoord0AddressingModeV : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \unpackedVertex0[tx]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \unpackedVertex0_reg[color_a]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex0_reg[color_b]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex0_reg[color_g]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex0_reg[color_r]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex0_reg[tx]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex0_reg[ty]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex10_reg[color_a]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex10_reg[color_b]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex10_reg[color_g]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex10_reg[color_r]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex10_reg[tx]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex10_reg[ty]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex20_reg[color_a]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex20_reg[color_b]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex20_reg[color_g]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex20_reg[color_r]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex20_reg[tx]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \unpackedVertex20_reg[ty]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal useFlatShading : STD_LOGIC;
  signal \NLW_statCyclesIdle_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_statCyclesWaitingForOutput_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_statCyclesWorking_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BarycentricBCFIFO_PopElement_i_1 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of ConverterDriverIsIdle_i_1 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \DBG_AttrInterpolator_State[0]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \DBG_AttrInterpolator_State[1]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \DBG_ConverterDriver_State[0]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \DBG_ConverterDriver_State[1]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \DBG_ConverterDriver_State[2]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \DBG_InterpolatorDriver_State[0]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \DBG_InterpolatorDriver_State[1]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \DBG_InterpolatorDriver_State[2]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \DBG_MultiplierDriver_State[0]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \DBG_MultiplierDriver_State[1]_INST_0\ : label is "soft_lutpair250";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of DBG_NewMessage_reg : label is "no";
  attribute SOFT_HLUTNM of \DBG_OutputDriver_State[0]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \DBG_OutputDriver_State[1]_INST_0\ : label is "soft_lutpair255";
  attribute x_interface_info : string;
  attribute x_interface_info of DINTERP_FIFO_rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 ATTR_FIFO RD_EN";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[10]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[11]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[12]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[13]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[14]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[15]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[16]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[17]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[18]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[19]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[20]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[21]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[22]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[23]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[24]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[25]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[26]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[27]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[28]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[29]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[30]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[31]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[5]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[6]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[7]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[8]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \FPU_CNV0_A[9]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \FPU_CNV0_Mode[2]_i_1\ : label is "soft_lutpair252";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentMultiplierState_reg[0]\ : label is "is_tx:000001,is_ty:000010,is_r:000100,is_g:001000,is_b:010000,is_a:100000,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentMultiplierState_reg[1]\ : label is "is_tx:000001,is_ty:000010,is_r:000100,is_g:001000,is_b:010000,is_a:100000,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentMultiplierState_reg[2]\ : label is "is_tx:000001,is_ty:000010,is_r:000100,is_g:001000,is_b:010000,is_a:100000,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentMultiplierState_reg[3]\ : label is "is_tx:000001,is_ty:000010,is_r:000100,is_g:001000,is_b:010000,is_a:100000,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentMultiplierState_reg[4]\ : label is "is_tx:000001,is_ty:000010,is_r:000100,is_g:001000,is_b:010000,is_a:100000,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentMultiplierState_reg[5]\ : label is "is_tx:000001,is_ty:000010,is_r:000100,is_g:001000,is_b:010000,is_a:100000,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentOutputCollectorState_reg[0]\ : label is "iSTATE:1000,is_tx:0001,is_ty:0010,is_r:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentOutputCollectorState_reg[1]\ : label is "iSTATE:1000,is_tx:0001,is_ty:0010,is_r:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentOutputCollectorState_reg[2]\ : label is "iSTATE:1000,is_tx:0001,is_ty:0010,is_r:0100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentOutputCollectorState_reg[3]\ : label is "iSTATE:1000,is_tx:0001,is_ty:0010,is_r:0100,";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[0]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \FSM_onehot_currentState[6]_i_2\ : label is "soft_lutpair241";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[0]\ : label is "waitingforread:0000001,waitingforwrite:0100000,setnewstate:0000010,dispatchnewpixel:1000000,terminatecurrentprimitive:0000100,dispatchnewspecialmessage:0010000,setnewprimitive:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[1]\ : label is "waitingforread:0000001,waitingforwrite:0100000,setnewstate:0000010,dispatchnewpixel:1000000,terminatecurrentprimitive:0000100,dispatchnewspecialmessage:0010000,setnewprimitive:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[2]\ : label is "waitingforread:0000001,waitingforwrite:0100000,setnewstate:0000010,dispatchnewpixel:1000000,terminatecurrentprimitive:0000100,dispatchnewspecialmessage:0010000,setnewprimitive:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[3]\ : label is "waitingforread:0000001,waitingforwrite:0100000,setnewstate:0000010,dispatchnewpixel:1000000,terminatecurrentprimitive:0000100,dispatchnewspecialmessage:0010000,setnewprimitive:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[4]\ : label is "waitingforread:0000001,waitingforwrite:0100000,setnewstate:0000010,dispatchnewpixel:1000000,terminatecurrentprimitive:0000100,dispatchnewspecialmessage:0010000,setnewprimitive:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[5]\ : label is "waitingforread:0000001,waitingforwrite:0100000,setnewstate:0000010,dispatchnewpixel:1000000,terminatecurrentprimitive:0000100,dispatchnewspecialmessage:0010000,setnewprimitive:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_currentState_reg[6]\ : label is "waitingforread:0000001,waitingforwrite:0100000,setnewstate:0000010,dispatchnewpixel:1000000,terminatecurrentprimitive:0000100,dispatchnewspecialmessage:0010000,setnewprimitive:0001000";
  attribute SOFT_HLUTNM of \FSM_sequential_currentConverterState[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \FSM_sequential_currentConverterState[2]_i_2\ : label is "soft_lutpair244";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentConverterState_reg[0]\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentConverterState_reg[1]\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentConverterState_reg[2]\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute SOFT_HLUTNM of \FSM_sequential_currentInterpolatorState[1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \FSM_sequential_currentInterpolatorState[2]_i_2\ : label is "soft_lutpair249";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentInterpolatorState_reg[0]\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_currentInterpolatorState_reg[0]\ : label is "FSM_sequential_currentInterpolatorState_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentInterpolatorState_reg[0]_rep\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute ORIG_CELL_NAME of \FSM_sequential_currentInterpolatorState_reg[0]_rep\ : label is "FSM_sequential_currentInterpolatorState_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentInterpolatorState_reg[0]_rep__0\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute ORIG_CELL_NAME of \FSM_sequential_currentInterpolatorState_reg[0]_rep__0\ : label is "FSM_sequential_currentInterpolatorState_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentInterpolatorState_reg[1]\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentInterpolatorState_reg[2]\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute ORIG_CELL_NAME of \FSM_sequential_currentInterpolatorState_reg[2]\ : label is "FSM_sequential_currentInterpolatorState_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentInterpolatorState_reg[2]_rep\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute ORIG_CELL_NAME of \FSM_sequential_currentInterpolatorState_reg[2]_rep\ : label is "FSM_sequential_currentInterpolatorState_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_currentInterpolatorState_reg[2]_rep__0\ : label is "is_tx:000,is_ty:001,is_r:010,is_g:011,is_b:100,is_a:101,";
  attribute ORIG_CELL_NAME of \FSM_sequential_currentInterpolatorState_reg[2]_rep__0\ : label is "FSM_sequential_currentInterpolatorState_reg[2]";
  attribute SOFT_HLUTNM of InterpolatorDriverIsIdle_i_1 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of OutputDriverIsIdle_i_1 : label is "soft_lutpair245";
  attribute equivalent_register_removal of PixelXYFIFO_PopElement_reg : label is "no";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode : string;
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[0]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[10]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[11]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[12]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[13]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[14]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[15]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[15]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[16]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[16]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[17]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[17]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[18]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[18]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[19]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[19]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[1]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[20]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[20]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[21]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[21]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[22]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[22]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[23]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[23]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[24]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[24]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[25]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[25]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[26]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[26]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[27]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[27]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[28]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[28]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[29]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[29]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[2]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[30]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[30]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[31]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[31]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[32]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[32]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[33]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[33]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[34]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[34]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[35]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[35]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[36]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[36]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[37]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[37]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[38]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[38]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[39]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[39]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[3]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[40]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[40]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[41]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[41]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[42]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[42]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[43]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[43]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[44]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[44]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[45]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[45]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[46]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[46]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[47]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[47]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[48]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[48]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[49]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[49]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[4]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[50]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[50]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[51]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[51]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[52]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[52]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[53]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[53]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[54]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[54]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[55]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[55]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[56]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[56]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[57]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[57]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[58]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[58]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[59]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[59]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[5]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[60]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[60]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[61]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[61]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[62]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[62]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[63]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[63]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[64]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[64]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[65]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[65]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[66]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[66]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[67]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[67]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[68]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[68]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[69]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[69]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[6]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[70]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[70]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[71]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[71]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[72]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[72]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[73]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[73]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[74]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[74]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[75]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[75]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[76]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[76]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[77]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[77]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[78]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[78]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[79]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[79]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[7]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[80]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[80]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[81]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[81]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[82]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[82]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[83]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[83]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[84]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[84]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[85]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[85]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[86]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[86]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[87]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[87]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[88]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[88]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[89]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[89]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[8]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[90]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[90]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[91]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[91]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[92]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[92]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[93]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[93]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[94]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[94]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[95]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[95]\ : label is "master";
  attribute x_interface_info of \TEXSAMP_OutFIFO_wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of \TEXSAMP_OutFIFO_wr_data_reg[9]\ : label is "master";
  attribute SOFT_HLUTNM of TEXSAMP_OutFIFO_wr_en_i_1 : label is "soft_lutpair245";
  attribute x_interface_info of TEXSAMP_OutFIFO_wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_EN";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[0]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[10]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[11]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[12]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[13]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[14]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[15]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[16]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[17]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[18]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[19]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[20]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[21]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[22]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[23]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[24]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[25]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[26]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[27]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[28]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[29]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[30]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[31]_i_3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[4]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[5]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[6]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[7]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[8]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \clampedTexcoordTY[9]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of interpDriverReadyForNextPixel_i_1 : label is "soft_lutpair243";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \newMulWaveIsReady_reg[1]_srl7\ : label is "\U0/newMulWaveIsReady_reg ";
  attribute srl_name : string;
  attribute srl_name of \newMulWaveIsReady_reg[1]_srl7\ : label is "\U0/newMulWaveIsReady_reg[1]_srl7 ";
  attribute SOFT_HLUTNM of outputCollectorConverterProcessGoSignal_i_1 : label is "soft_lutpair252";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \statCyclesIdle_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesIdle_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesIdle_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesIdle_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWaitingForOutput_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWaitingForOutput_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWaitingForOutput_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWaitingForOutput_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWorking_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWorking_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWorking_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \statCyclesWorking_reg[7]_i_1\ : label is 35;
begin
  DBG_CurrentDrawEvent(15 downto 0) <= \^dbg_currentdrawevent\(15 downto 0);
  DBG_PixelWFIFO(31 downto 0) <= \^dbg_pixelwfifo\(31 downto 0);
  DBG_RastBarycentricB(31 downto 0) <= \^dbg_rastbarycentricb\(31 downto 0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  STAT_CyclesIdle(31 downto 0) <= \^stat_cyclesidle\(31 downto 0);
  STAT_CyclesSpentWorking(31 downto 0) <= \^stat_cyclesspentworking\(31 downto 0);
  STAT_CyclesWaitingForOutput(31 downto 0) <= \^stat_cycleswaitingforoutput\(31 downto 0);
BarycentricBCFIFO: entity work.MainDesign_AttrInterpolator_0_0_SimpleFIFO
     port map (
      CEA2 => \Multiplier0/mulResultExp0\(0),
      \CMD_IsIdle121_out__0\ => \CMD_IsIdle121_out__0\,
      \CurrentSize_reg[2]_0\ => BarycentricBCFIFO_n_50,
      \CurrentWrPtr_reg[0]_0\ => BarycentricBCFIFO_PushElement_reg_n_0,
      D(1) => Interpolator_n_1,
      D(0) => Interpolator_n_2,
      DINTERP_FIFO_rd_data(4) => DINTERP_FIFO_rd_data(15),
      DINTERP_FIFO_rd_data(3 downto 0) => DINTERP_FIFO_rd_data(3 downto 0),
      \DINTERP_FIFO_rd_data[15]\ => BarycentricBCFIFO_n_0,
      \DINTERP_FIFO_rd_data[15]_0\ => BarycentricBCFIFO_n_46,
      \DINTERP_FIFO_rd_data[15]_1\ => BarycentricBCFIFO_n_49,
      DINTERP_FIFO_rd_data_1_sp_1 => BarycentricBCFIFO_n_47,
      \DINTERP_FIFO_rd_en8_out__0\ => \DINTERP_FIFO_rd_en8_out__0\,
      DINTERP_FIFO_rd_en_reg => OutputDriverIsIdle_reg_n_0,
      DINTERP_FIFO_rd_en_reg_0 => ConverterDriverIsIdle_reg_n_0,
      DINTERP_FIFO_rd_en_reg_1 => InterpolatorDriverIsIdle_reg_n_0,
      DINTERP_FIFO_rd_en_reg_2 => MultiplierDriverIsIdle_reg_n_0,
      E(0) => currentDrawEventID(0),
      \FIFO_NextElementDataRd_reg[23]_0\ => BarycentricBCFIFO_n_16,
      \FIFO_NextElementDataRd_reg[55]_0\ => BarycentricBCFIFO_n_30,
      \FIFO_NextElementDataRd_reg[57]_0\(63 downto 0) => BarycentricBCFIFO_InNewData(63 downto 0),
      \FSM_onehot_currentState[6]_i_3\ => \FSM_onehot_currentState[6]_i_5_n_0\,
      \FSM_onehot_currentState_reg[0]\ => BarycentricBCFIFO_n_51,
      \PixelXYFIFO_PushElement12_out__0\ => \PixelXYFIFO_PushElement12_out__0\,
      Q(13) => interpInputC(31),
      Q(12 downto 7) => interpInputC(22 downto 17),
      Q(6) => interpInputB(31),
      Q(5 downto 0) => interpInputB(22 downto 17),
      TEXSAMP_OutFIFO_almost_full => TEXSAMP_OutFIFO_almost_full,
      TRICACHE_PopTriangleSlot_i_3_0(2 downto 0) => CurrentSize(2 downto 0),
      clk => clk,
      clk_0(33 downto 17) => FIFO_NextElementDataRd(48 downto 32),
      clk_0(16 downto 0) => FIFO_NextElementDataRd(16 downto 0),
      \currentDrawEventID_reg[0]\ => PixelXYFIFO_n_20,
      interpGoSignal_reg => \Multiplier1/mulResultExp0\(0),
      \mulEarlyOutBypass0_reg[22]\ => BarycentricBCFIFO_n_17,
      \mulEarlyOutBypass0_reg[22]_0\ => BarycentricBCFIFO_n_31,
      \mulEarlyOutBypass0_reg[22]_1\ => Interpolator_n_12,
      \mulEarlyOutBypass0_reg[22]_2\ => Interpolator_n_19,
      \mulEarlyOutBypass0_reg[30]\ => BarycentricBCFIFO_n_15,
      \mulEarlyOutBypass0_reg[30]_0\ => BarycentricBCFIFO_n_29,
      \mulEarlyOutBypass0_reg[30]_1\ => Interpolator_n_9,
      \mulEarlyOutBypass0_reg[30]_2\ => Interpolator_n_16,
      \mulEarlyOutBypass0_reg[30]_3\(1) => Interpolator_n_4,
      \mulEarlyOutBypass0_reg[30]_3\(0) => Interpolator_n_5,
      mulEarlyOutBypassEnable0_reg => BarycentricBCFIFO_n_18,
      mulEarlyOutBypassEnable0_reg_0 => BarycentricBCFIFO_n_32,
      mulEarlyOutBypassEnable0_reg_1 => Interpolator_n_0,
      mulEarlyOutBypassEnable0_reg_2 => interpGoSignal_reg_n_0,
      mulEarlyOutBypassEnable0_reg_3 => Interpolator_n_8,
      mulEarlyOutBypassEnable0_reg_4 => Interpolator_n_3,
      mulEarlyOutBypassEnable0_reg_5 => Interpolator_n_15,
      \mulResultExp0_reg[7]\(7) => \interpInputAttr10_reg_n_0_[30]\,
      \mulResultExp0_reg[7]\(6) => \interpInputAttr10_reg_n_0_[29]\,
      \mulResultExp0_reg[7]\(5) => \interpInputAttr10_reg_n_0_[28]\,
      \mulResultExp0_reg[7]\(4) => \interpInputAttr10_reg_n_0_[27]\,
      \mulResultExp0_reg[7]\(3) => \interpInputAttr10_reg_n_0_[26]\,
      \mulResultExp0_reg[7]\(2) => \interpInputAttr10_reg_n_0_[25]\,
      \mulResultExp0_reg[7]\(1) => \interpInputAttr10_reg_n_0_[24]\,
      \mulResultExp0_reg[7]\(0) => \interpInputAttr10_reg_n_0_[23]\,
      \mulResultExp0_reg[7]_0\(7 downto 0) => \^q\(30 downto 23),
      \mulResultExp0_reg[7]_1\ => Interpolator_n_11,
      \mulResultExp0_reg[7]_2\ => Interpolator_n_10,
      \mulResultExp0_reg[7]_3\ => Interpolator_n_7,
      \mulResultExp0_reg[7]_4\ => Interpolator_n_18,
      \mulResultExp0_reg[7]_5\ => Interpolator_n_17,
      \mulResultExp0_reg[7]_6\ => Interpolator_n_14,
      \mulResultExp0_reg[7]_i_1_0\(8) => BarycentricBCFIFO_n_20,
      \mulResultExp0_reg[7]_i_1_0\(7) => BarycentricBCFIFO_n_21,
      \mulResultExp0_reg[7]_i_1_0\(6) => BarycentricBCFIFO_n_22,
      \mulResultExp0_reg[7]_i_1_0\(5) => BarycentricBCFIFO_n_23,
      \mulResultExp0_reg[7]_i_1_0\(4) => BarycentricBCFIFO_n_24,
      \mulResultExp0_reg[7]_i_1_0\(3) => BarycentricBCFIFO_n_25,
      \mulResultExp0_reg[7]_i_1_0\(2) => BarycentricBCFIFO_n_26,
      \mulResultExp0_reg[7]_i_1_0\(1) => BarycentricBCFIFO_n_27,
      \mulResultExp0_reg[7]_i_1_0\(0) => BarycentricBCFIFO_n_28,
      \mulResultExp0_reg[7]_i_1__0_0\(8) => BarycentricBCFIFO_n_34,
      \mulResultExp0_reg[7]_i_1__0_0\(7) => BarycentricBCFIFO_n_35,
      \mulResultExp0_reg[7]_i_1__0_0\(6) => BarycentricBCFIFO_n_36,
      \mulResultExp0_reg[7]_i_1__0_0\(5) => BarycentricBCFIFO_n_37,
      \mulResultExp0_reg[7]_i_1__0_0\(4) => BarycentricBCFIFO_n_38,
      \mulResultExp0_reg[7]_i_1__0_0\(3) => BarycentricBCFIFO_n_39,
      \mulResultExp0_reg[7]_i_1__0_0\(2) => BarycentricBCFIFO_n_40,
      \mulResultExp0_reg[7]_i_1__0_0\(1) => BarycentricBCFIFO_n_41,
      \mulResultExp0_reg[7]_i_1__0_0\(0) => BarycentricBCFIFO_n_42,
      mulResultMantissa1_reg => Interpolator_n_6,
      mulResultMantissa1_reg_0 => Interpolator_n_13,
      newMulWaveIsReady(0) => newMulWaveIsReady(7),
      p_20_in => p_20_in,
      readyForNewPixel_reg => BarycentricBCFIFO_n_43,
      readyForNewPixel_reg_0 => readyForNewPixel_reg_n_0,
      readyForNewPixel_reg_1(0) => readyForNewPixel
    );
\BarycentricBCFIFO_InNewData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(32),
      Q => BarycentricBCFIFO_InNewData(0),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(42),
      Q => BarycentricBCFIFO_InNewData(10),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(43),
      Q => BarycentricBCFIFO_InNewData(11),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(44),
      Q => BarycentricBCFIFO_InNewData(12),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(45),
      Q => BarycentricBCFIFO_InNewData(13),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(46),
      Q => BarycentricBCFIFO_InNewData(14),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(47),
      Q => BarycentricBCFIFO_InNewData(15),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(48),
      Q => BarycentricBCFIFO_InNewData(16),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(49),
      Q => BarycentricBCFIFO_InNewData(17),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(50),
      Q => BarycentricBCFIFO_InNewData(18),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(51),
      Q => BarycentricBCFIFO_InNewData(19),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(33),
      Q => BarycentricBCFIFO_InNewData(1),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(52),
      Q => BarycentricBCFIFO_InNewData(20),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(53),
      Q => BarycentricBCFIFO_InNewData(21),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(54),
      Q => BarycentricBCFIFO_InNewData(22),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(55),
      Q => BarycentricBCFIFO_InNewData(23),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(56),
      Q => BarycentricBCFIFO_InNewData(24),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(57),
      Q => BarycentricBCFIFO_InNewData(25),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(58),
      Q => BarycentricBCFIFO_InNewData(26),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(59),
      Q => BarycentricBCFIFO_InNewData(27),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(60),
      Q => BarycentricBCFIFO_InNewData(28),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(61),
      Q => BarycentricBCFIFO_InNewData(29),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(34),
      Q => BarycentricBCFIFO_InNewData(2),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(62),
      Q => BarycentricBCFIFO_InNewData(30),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(63),
      Q => BarycentricBCFIFO_InNewData(31),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(64),
      Q => BarycentricBCFIFO_InNewData(32),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(65),
      Q => BarycentricBCFIFO_InNewData(33),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(66),
      Q => BarycentricBCFIFO_InNewData(34),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(67),
      Q => BarycentricBCFIFO_InNewData(35),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(68),
      Q => BarycentricBCFIFO_InNewData(36),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(69),
      Q => BarycentricBCFIFO_InNewData(37),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(70),
      Q => BarycentricBCFIFO_InNewData(38),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(71),
      Q => BarycentricBCFIFO_InNewData(39),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(35),
      Q => BarycentricBCFIFO_InNewData(3),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(72),
      Q => BarycentricBCFIFO_InNewData(40),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(73),
      Q => BarycentricBCFIFO_InNewData(41),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(74),
      Q => BarycentricBCFIFO_InNewData(42),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(75),
      Q => BarycentricBCFIFO_InNewData(43),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(76),
      Q => BarycentricBCFIFO_InNewData(44),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(77),
      Q => BarycentricBCFIFO_InNewData(45),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(78),
      Q => BarycentricBCFIFO_InNewData(46),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(79),
      Q => BarycentricBCFIFO_InNewData(47),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(80),
      Q => BarycentricBCFIFO_InNewData(48),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(81),
      Q => BarycentricBCFIFO_InNewData(49),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(36),
      Q => BarycentricBCFIFO_InNewData(4),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(82),
      Q => BarycentricBCFIFO_InNewData(50),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(83),
      Q => BarycentricBCFIFO_InNewData(51),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(84),
      Q => BarycentricBCFIFO_InNewData(52),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(85),
      Q => BarycentricBCFIFO_InNewData(53),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(86),
      Q => BarycentricBCFIFO_InNewData(54),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(87),
      Q => BarycentricBCFIFO_InNewData(55),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(88),
      Q => BarycentricBCFIFO_InNewData(56),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(89),
      Q => BarycentricBCFIFO_InNewData(57),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(90),
      Q => BarycentricBCFIFO_InNewData(58),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(91),
      Q => BarycentricBCFIFO_InNewData(59),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(37),
      Q => BarycentricBCFIFO_InNewData(5),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(92),
      Q => BarycentricBCFIFO_InNewData(60),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(93),
      Q => BarycentricBCFIFO_InNewData(61),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(94),
      Q => BarycentricBCFIFO_InNewData(62),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(95),
      Q => BarycentricBCFIFO_InNewData(63),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(38),
      Q => BarycentricBCFIFO_InNewData(6),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(39),
      Q => BarycentricBCFIFO_InNewData(7),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(40),
      Q => BarycentricBCFIFO_InNewData(8),
      R => '0'
    );
\BarycentricBCFIFO_InNewData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(41),
      Q => BarycentricBCFIFO_InNewData(9),
      R => '0'
    );
BarycentricBCFIFO_PopElement_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      O => BarycentricBCFIFO_PopElement
    );
BarycentricBCFIFO_PopElement_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_PopElement,
      Q => newMulWaveIsReady(7),
      R => '0'
    );
BarycentricBCFIFO_PushElement_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_0,
      Q => BarycentricBCFIFO_PushElement_reg_n_0,
      R => DINTERP_FIFO_rd_en_i_1_n_0
    );
CMD_IsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_43,
      Q => CMD_IsIdle,
      R => DINTERP_FIFO_rd_en_i_1_n_0
    );
ConverterDriverIsIdle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => currentConverterState(0),
      I1 => cnv1GoSignal,
      I2 => PixelWFIFO_PopElement,
      I3 => currentConverterState(1),
      O => ConverterDriverIsIdle
    );
ConverterDriverIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ConverterDriverIsIdle,
      Q => ConverterDriverIsIdle_reg_n_0,
      R => '0'
    );
\DBG_AttrInterpolator_State[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I2 => newWaveIsReady,
      O => DBG_AttrInterpolator_State(0)
    );
\DBG_AttrInterpolator_State[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[4]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \FSM_onehot_currentState_reg_n_0_[5]\,
      O => DBG_AttrInterpolator_State(1)
    );
\DBG_AttrInterpolator_State[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[2]\,
      I1 => \FSM_onehot_currentState_reg_n_0_[1]\,
      I2 => \unpackedVertex0[tx]\(0),
      O => DBG_AttrInterpolator_State(2)
    );
\DBG_ConverterDriver_State[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => currentConverterState(0),
      I1 => cnv1GoSignal,
      I2 => currentConverterState(1),
      O => DBG_ConverterDriver_State(0)
    );
\DBG_ConverterDriver_State[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => currentConverterState(1),
      I1 => cnv1GoSignal,
      O => DBG_ConverterDriver_State(1)
    );
\DBG_ConverterDriver_State[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cnv1GoSignal,
      I1 => currentConverterState(1),
      O => DBG_ConverterDriver_State(2)
    );
\DBG_InterpolatorDriver_State[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => currentInterpolatorState(0),
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      O => DBG_InterpolatorDriver_State(0)
    );
\DBG_InterpolatorDriver_State[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => currentInterpolatorState(1),
      I1 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      O => DBG_InterpolatorDriver_State(1)
    );
\DBG_InterpolatorDriver_State[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => currentInterpolatorState(1),
      O => DBG_InterpolatorDriver_State(2)
    );
\DBG_MultiplierDriver_State[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_currentMultiplierState_reg_n_0_[3]\,
      I1 => \FSM_onehot_currentMultiplierState_reg_n_0_[1]\,
      I2 => newCnvWaveIsReady,
      O => DBG_MultiplierDriver_State(0)
    );
\DBG_MultiplierDriver_State[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_currentMultiplierState_reg_n_0_[2]\,
      I1 => \FSM_onehot_currentMultiplierState_reg_n_0_[3]\,
      O => DBG_MultiplierDriver_State(1)
    );
\DBG_MultiplierDriver_State[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_currentMultiplierState_reg_n_0_[4]\,
      I1 => newCnvWaveIsReady,
      O => DBG_MultiplierDriver_State(2)
    );
DBG_NewMessage_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => TEXSAMP_OutFIFO_wr_en_i_1_n_0,
      Q => DBG_NewMessage,
      R => '0'
    );
\DBG_OutputDriver_State[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => compressedOutPixelDataColorG_1(0),
      I1 => \FSM_onehot_currentOutputCollectorState_reg_n_0_[3]\,
      O => DBG_OutputDriver_State(0)
    );
\DBG_OutputDriver_State[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => compressedOutPixelDataColorB_0(0),
      I1 => \FSM_onehot_currentOutputCollectorState_reg_n_0_[3]\,
      O => DBG_OutputDriver_State(1)
    );
DINTERP_FIFO_rd_en_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readyForNewPixel,
      O => DINTERP_FIFO_rd_en_i_1_n_0
    );
DINTERP_FIFO_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \DINTERP_FIFO_rd_en8_out__0\,
      Q => DINTERP_FIFO_rd_en,
      R => DINTERP_FIFO_rd_en_i_1_n_0
    );
\FPU_CNV0_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(0),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[0]_i_1_n_0\
    );
\FPU_CNV0_A[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(10),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[10]_i_1_n_0\
    );
\FPU_CNV0_A[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(11),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[11]_i_1_n_0\
    );
\FPU_CNV0_A[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(12),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[12]_i_1_n_0\
    );
\FPU_CNV0_A[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(13),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[13]_i_1_n_0\
    );
\FPU_CNV0_A[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(14),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[14]_i_1_n_0\
    );
\FPU_CNV0_A[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(15),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[15]_i_1_n_0\
    );
\FPU_CNV0_A[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(16),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[16]_i_1_n_0\
    );
\FPU_CNV0_A[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(17),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[17]_i_1_n_0\
    );
\FPU_CNV0_A[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(18),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[18]_i_1_n_0\
    );
\FPU_CNV0_A[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(19),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[19]_i_1_n_0\
    );
\FPU_CNV0_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(1),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[1]_i_1_n_0\
    );
\FPU_CNV0_A[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(20),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[20]_i_1_n_0\
    );
\FPU_CNV0_A[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(21),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[21]_i_1_n_0\
    );
\FPU_CNV0_A[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(22),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[22]_i_1_n_0\
    );
\FPU_CNV0_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33223F20"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(23),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[23]_i_1_n_0\
    );
\FPU_CNV0_A[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33223F20"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(24),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[24]_i_1_n_0\
    );
\FPU_CNV0_A[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33223F20"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(25),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[25]_i_1_n_0\
    );
\FPU_CNV0_A[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33223F20"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(26),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[26]_i_1_n_0\
    );
\FPU_CNV0_A[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33223F20"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(27),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[27]_i_1_n_0\
    );
\FPU_CNV0_A[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33223F20"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(28),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[28]_i_1_n_0\
    );
\FPU_CNV0_A[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33223F20"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(29),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[29]_i_1_n_0\
    );
\FPU_CNV0_A[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(2),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[2]_i_1_n_0\
    );
\FPU_CNV0_A[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(30),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[30]_i_1_n_0\
    );
\FPU_CNV0_A[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => FPU_MUL_OUT(30),
      I1 => \FPU_CNV0_A[30]_i_3_n_0\,
      I2 => FPU_MUL_OUT(24),
      I3 => FPU_MUL_OUT(23),
      I4 => FPU_MUL_OUT(26),
      I5 => FPU_MUL_OUT(25),
      O => SaturateFloat1
    );
\FPU_CNV0_A[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777FFFFFFFFF"
    )
        port map (
      I0 => FPU_MUL_OUT(28),
      I1 => FPU_MUL_OUT(27),
      I2 => \FPU_CNV0_A[30]_i_4_n_0\,
      I3 => \FPU_CNV0_A[30]_i_5_n_0\,
      I4 => \FPU_CNV0_A[30]_i_6_n_0\,
      I5 => FPU_MUL_OUT(29),
      O => \FPU_CNV0_A[30]_i_3_n_0\
    );
\FPU_CNV0_A[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => FPU_MUL_OUT(2),
      I1 => FPU_MUL_OUT(3),
      I2 => FPU_MUL_OUT(1),
      I3 => \FPU_CNV0_A[30]_i_7_n_0\,
      O => \FPU_CNV0_A[30]_i_4_n_0\
    );
\FPU_CNV0_A[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => FPU_MUL_OUT(18),
      I1 => FPU_MUL_OUT(19),
      I2 => FPU_MUL_OUT(16),
      I3 => FPU_MUL_OUT(17),
      I4 => \FPU_CNV0_A[30]_i_8_n_0\,
      O => \FPU_CNV0_A[30]_i_5_n_0\
    );
\FPU_CNV0_A[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => FPU_MUL_OUT(10),
      I1 => FPU_MUL_OUT(11),
      I2 => FPU_MUL_OUT(8),
      I3 => FPU_MUL_OUT(9),
      I4 => \FPU_CNV0_A[30]_i_9_n_0\,
      O => \FPU_CNV0_A[30]_i_6_n_0\
    );
\FPU_CNV0_A[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => FPU_MUL_OUT(5),
      I1 => FPU_MUL_OUT(4),
      I2 => FPU_MUL_OUT(7),
      I3 => FPU_MUL_OUT(6),
      O => \FPU_CNV0_A[30]_i_7_n_0\
    );
\FPU_CNV0_A[30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => FPU_MUL_OUT(21),
      I1 => FPU_MUL_OUT(20),
      I2 => FPU_MUL_OUT(0),
      I3 => FPU_MUL_OUT(22),
      O => \FPU_CNV0_A[30]_i_8_n_0\
    );
\FPU_CNV0_A[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => FPU_MUL_OUT(13),
      I1 => FPU_MUL_OUT(12),
      I2 => FPU_MUL_OUT(15),
      I3 => FPU_MUL_OUT(14),
      O => \FPU_CNV0_A[30]_i_9_n_0\
    );
\FPU_CNV0_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => currentConverterState(1),
      I1 => FPU_MUL_OUT(31),
      I2 => cnv1GoSignal,
      O => \FPU_CNV0_A[31]_i_1_n_0\
    );
\FPU_CNV0_A[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(3),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[3]_i_1_n_0\
    );
\FPU_CNV0_A[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(4),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[4]_i_1_n_0\
    );
\FPU_CNV0_A[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(5),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[5]_i_1_n_0\
    );
\FPU_CNV0_A[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(6),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[6]_i_1_n_0\
    );
\FPU_CNV0_A[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(7),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[7]_i_1_n_0\
    );
\FPU_CNV0_A[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(8),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[8]_i_1_n_0\
    );
\FPU_CNV0_A[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001F00"
    )
        port map (
      I0 => SaturateFloat1,
      I1 => FPU_MUL_OUT(31),
      I2 => currentConverterState(1),
      I3 => FPU_MUL_OUT(9),
      I4 => cnv1GoSignal,
      O => \FPU_CNV0_A[9]_i_1_n_0\
    );
\FPU_CNV0_A_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[0]_i_1_n_0\,
      Q => FPU_CNV0_A(0),
      R => '0'
    );
\FPU_CNV0_A_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[10]_i_1_n_0\,
      Q => FPU_CNV0_A(10),
      R => '0'
    );
\FPU_CNV0_A_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[11]_i_1_n_0\,
      Q => FPU_CNV0_A(11),
      R => '0'
    );
\FPU_CNV0_A_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[12]_i_1_n_0\,
      Q => FPU_CNV0_A(12),
      R => '0'
    );
\FPU_CNV0_A_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[13]_i_1_n_0\,
      Q => FPU_CNV0_A(13),
      R => '0'
    );
\FPU_CNV0_A_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[14]_i_1_n_0\,
      Q => FPU_CNV0_A(14),
      R => '0'
    );
\FPU_CNV0_A_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[15]_i_1_n_0\,
      Q => FPU_CNV0_A(15),
      R => '0'
    );
\FPU_CNV0_A_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[16]_i_1_n_0\,
      Q => FPU_CNV0_A(16),
      R => '0'
    );
\FPU_CNV0_A_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[17]_i_1_n_0\,
      Q => FPU_CNV0_A(17),
      R => '0'
    );
\FPU_CNV0_A_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[18]_i_1_n_0\,
      Q => FPU_CNV0_A(18),
      R => '0'
    );
\FPU_CNV0_A_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[19]_i_1_n_0\,
      Q => FPU_CNV0_A(19),
      R => '0'
    );
\FPU_CNV0_A_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[1]_i_1_n_0\,
      Q => FPU_CNV0_A(1),
      R => '0'
    );
\FPU_CNV0_A_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[20]_i_1_n_0\,
      Q => FPU_CNV0_A(20),
      R => '0'
    );
\FPU_CNV0_A_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[21]_i_1_n_0\,
      Q => FPU_CNV0_A(21),
      R => '0'
    );
\FPU_CNV0_A_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[22]_i_1_n_0\,
      Q => FPU_CNV0_A(22),
      R => '0'
    );
\FPU_CNV0_A_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[23]_i_1_n_0\,
      Q => FPU_CNV0_A(23),
      R => '0'
    );
\FPU_CNV0_A_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[24]_i_1_n_0\,
      Q => FPU_CNV0_A(24),
      R => '0'
    );
\FPU_CNV0_A_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[25]_i_1_n_0\,
      Q => FPU_CNV0_A(25),
      R => '0'
    );
\FPU_CNV0_A_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[26]_i_1_n_0\,
      Q => FPU_CNV0_A(26),
      R => '0'
    );
\FPU_CNV0_A_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[27]_i_1_n_0\,
      Q => FPU_CNV0_A(27),
      R => '0'
    );
\FPU_CNV0_A_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[28]_i_1_n_0\,
      Q => FPU_CNV0_A(28),
      R => '0'
    );
\FPU_CNV0_A_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[29]_i_1_n_0\,
      Q => FPU_CNV0_A(29),
      R => '0'
    );
\FPU_CNV0_A_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[2]_i_1_n_0\,
      Q => FPU_CNV0_A(2),
      R => '0'
    );
\FPU_CNV0_A_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[30]_i_1_n_0\,
      Q => FPU_CNV0_A(30),
      R => '0'
    );
\FPU_CNV0_A_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[31]_i_1_n_0\,
      Q => FPU_CNV0_A(31),
      R => '0'
    );
\FPU_CNV0_A_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[3]_i_1_n_0\,
      Q => FPU_CNV0_A(3),
      R => '0'
    );
\FPU_CNV0_A_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[4]_i_1_n_0\,
      Q => FPU_CNV0_A(4),
      R => '0'
    );
\FPU_CNV0_A_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[5]_i_1_n_0\,
      Q => FPU_CNV0_A(5),
      R => '0'
    );
\FPU_CNV0_A_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[6]_i_1_n_0\,
      Q => FPU_CNV0_A(6),
      R => '0'
    );
\FPU_CNV0_A_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[7]_i_1_n_0\,
      Q => FPU_CNV0_A(7),
      R => '0'
    );
\FPU_CNV0_A_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[8]_i_1_n_0\,
      Q => FPU_CNV0_A(8),
      R => '0'
    );
\FPU_CNV0_A_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_A[9]_i_1_n_0\,
      Q => FPU_CNV0_A(9),
      R => '0'
    );
\FPU_CNV0_Mode[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnv1GoSignal,
      I1 => currentConverterState(1),
      O => \FPU_CNV0_Mode[2]_i_1_n_0\
    );
\FPU_CNV0_Mode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FPU_CNV0_Mode[2]_i_1_n_0\,
      Q => FPU_CNV0_Mode(0),
      R => '0'
    );
\FPU_CNV1_A[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(0),
      I2 => currentConverterState(0),
      I3 => D(16),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(0),
      O => \FPU_CNV1_A[0]_i_1_n_0\
    );
\FPU_CNV1_A[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(10),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(2),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(10),
      O => \FPU_CNV1_A[10]_i_1_n_0\
    );
\FPU_CNV1_A[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(11),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(3),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(11),
      O => \FPU_CNV1_A[11]_i_1_n_0\
    );
\FPU_CNV1_A[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(12),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(4),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(12),
      O => \FPU_CNV1_A[12]_i_1_n_0\
    );
\FPU_CNV1_A[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(13),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(5),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(13),
      O => \FPU_CNV1_A[13]_i_1_n_0\
    );
\FPU_CNV1_A[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(14),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(6),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(14),
      O => \FPU_CNV1_A[14]_i_1_n_0\
    );
\FPU_CNV1_A[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(15),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(7),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(15),
      O => \FPU_CNV1_A[15]_i_1_n_0\
    );
\FPU_CNV1_A[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(16),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(8),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(16),
      O => \FPU_CNV1_A[16]_i_1_n_0\
    );
\FPU_CNV1_A[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(17),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(9),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(17),
      O => \FPU_CNV1_A[17]_i_1_n_0\
    );
\FPU_CNV1_A[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(18),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(10),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(18),
      O => \FPU_CNV1_A[18]_i_1_n_0\
    );
\FPU_CNV1_A[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(19),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(11),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(19),
      O => \FPU_CNV1_A[19]_i_1_n_0\
    );
\FPU_CNV1_A[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(1),
      I2 => currentConverterState(0),
      I3 => D(17),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(1),
      O => \FPU_CNV1_A[1]_i_1_n_0\
    );
\FPU_CNV1_A[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(20),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(12),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(20),
      O => \FPU_CNV1_A[20]_i_1_n_0\
    );
\FPU_CNV1_A[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(21),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(13),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(21),
      O => \FPU_CNV1_A[21]_i_1_n_0\
    );
\FPU_CNV1_A[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(22),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(14),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(22),
      O => \FPU_CNV1_A[22]_i_1_n_0\
    );
\FPU_CNV1_A[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(23),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(15),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(23),
      O => \FPU_CNV1_A[23]_i_1_n_0\
    );
\FPU_CNV1_A[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(24),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(16),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(24),
      O => \FPU_CNV1_A[24]_i_1_n_0\
    );
\FPU_CNV1_A[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(25),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(17),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(25),
      O => \FPU_CNV1_A[25]_i_1_n_0\
    );
\FPU_CNV1_A[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(26),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(18),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(26),
      O => \FPU_CNV1_A[26]_i_1_n_0\
    );
\FPU_CNV1_A[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(27),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(19),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(27),
      O => \FPU_CNV1_A[27]_i_1_n_0\
    );
\FPU_CNV1_A[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(28),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(20),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(28),
      O => \FPU_CNV1_A[28]_i_1_n_0\
    );
\FPU_CNV1_A[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(29),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(21),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(29),
      O => \FPU_CNV1_A[29]_i_1_n_0\
    );
\FPU_CNV1_A[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(2),
      I2 => currentConverterState(0),
      I3 => D(18),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(2),
      O => \FPU_CNV1_A[2]_i_1_n_0\
    );
\FPU_CNV1_A[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(30),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(22),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(30),
      O => \FPU_CNV1_A[30]_i_1_n_0\
    );
\FPU_CNV1_A[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(31),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(23),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(31),
      O => \FPU_CNV1_A[31]_i_1_n_0\
    );
\FPU_CNV1_A[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(3),
      I2 => currentConverterState(0),
      I3 => D(19),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(3),
      O => \FPU_CNV1_A[3]_i_1_n_0\
    );
\FPU_CNV1_A[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(4),
      I2 => currentConverterState(0),
      I3 => D(20),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(4),
      O => \FPU_CNV1_A[4]_i_1_n_0\
    );
\FPU_CNV1_A[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(5),
      I2 => currentConverterState(0),
      I3 => D(21),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(5),
      O => \FPU_CNV1_A[5]_i_1_n_0\
    );
\FPU_CNV1_A[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(6),
      I2 => currentConverterState(0),
      I3 => D(22),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(6),
      O => \FPU_CNV1_A[6]_i_1_n_0\
    );
\FPU_CNV1_A[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(7),
      I2 => currentConverterState(0),
      I3 => D(23),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(7),
      O => \FPU_CNV1_A[7]_i_1_n_0\
    );
\FPU_CNV1_A[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(8),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(0),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(8),
      O => \FPU_CNV1_A[8]_i_1_n_0\
    );
\FPU_CNV1_A[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40EF4FEF40E040"
    )
        port map (
      I0 => cnv0GoSignal_i_3_n_0,
      I1 => clampedTexcoordTY(9),
      I2 => currentConverterState(0),
      I3 => FPU_CNV0_OUT(1),
      I4 => \cnv0GoSignal0__1\,
      I5 => clampedTexcoordTX(9),
      O => \FPU_CNV1_A[9]_i_1_n_0\
    );
\FPU_CNV1_A_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[0]_i_1_n_0\,
      Q => FPU_CNV1_A(0),
      R => '0'
    );
\FPU_CNV1_A_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[10]_i_1_n_0\,
      Q => FPU_CNV1_A(10),
      R => '0'
    );
\FPU_CNV1_A_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[11]_i_1_n_0\,
      Q => FPU_CNV1_A(11),
      R => '0'
    );
\FPU_CNV1_A_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[12]_i_1_n_0\,
      Q => FPU_CNV1_A(12),
      R => '0'
    );
\FPU_CNV1_A_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[13]_i_1_n_0\,
      Q => FPU_CNV1_A(13),
      R => '0'
    );
\FPU_CNV1_A_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[14]_i_1_n_0\,
      Q => FPU_CNV1_A(14),
      R => '0'
    );
\FPU_CNV1_A_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[15]_i_1_n_0\,
      Q => FPU_CNV1_A(15),
      R => '0'
    );
\FPU_CNV1_A_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[16]_i_1_n_0\,
      Q => FPU_CNV1_A(16),
      R => '0'
    );
\FPU_CNV1_A_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[17]_i_1_n_0\,
      Q => FPU_CNV1_A(17),
      R => '0'
    );
\FPU_CNV1_A_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[18]_i_1_n_0\,
      Q => FPU_CNV1_A(18),
      R => '0'
    );
\FPU_CNV1_A_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[19]_i_1_n_0\,
      Q => FPU_CNV1_A(19),
      R => '0'
    );
\FPU_CNV1_A_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[1]_i_1_n_0\,
      Q => FPU_CNV1_A(1),
      R => '0'
    );
\FPU_CNV1_A_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[20]_i_1_n_0\,
      Q => FPU_CNV1_A(20),
      R => '0'
    );
\FPU_CNV1_A_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[21]_i_1_n_0\,
      Q => FPU_CNV1_A(21),
      R => '0'
    );
\FPU_CNV1_A_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[22]_i_1_n_0\,
      Q => FPU_CNV1_A(22),
      R => '0'
    );
\FPU_CNV1_A_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[23]_i_1_n_0\,
      Q => FPU_CNV1_A(23),
      R => '0'
    );
\FPU_CNV1_A_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[24]_i_1_n_0\,
      Q => FPU_CNV1_A(24),
      R => '0'
    );
\FPU_CNV1_A_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[25]_i_1_n_0\,
      Q => FPU_CNV1_A(25),
      R => '0'
    );
\FPU_CNV1_A_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[26]_i_1_n_0\,
      Q => FPU_CNV1_A(26),
      R => '0'
    );
\FPU_CNV1_A_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[27]_i_1_n_0\,
      Q => FPU_CNV1_A(27),
      R => '0'
    );
\FPU_CNV1_A_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[28]_i_1_n_0\,
      Q => FPU_CNV1_A(28),
      R => '0'
    );
\FPU_CNV1_A_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[29]_i_1_n_0\,
      Q => FPU_CNV1_A(29),
      R => '0'
    );
\FPU_CNV1_A_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[2]_i_1_n_0\,
      Q => FPU_CNV1_A(2),
      R => '0'
    );
\FPU_CNV1_A_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[30]_i_1_n_0\,
      Q => FPU_CNV1_A(30),
      R => '0'
    );
\FPU_CNV1_A_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[31]_i_1_n_0\,
      Q => FPU_CNV1_A(31),
      R => '0'
    );
\FPU_CNV1_A_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[3]_i_1_n_0\,
      Q => FPU_CNV1_A(3),
      R => '0'
    );
\FPU_CNV1_A_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[4]_i_1_n_0\,
      Q => FPU_CNV1_A(4),
      R => '0'
    );
\FPU_CNV1_A_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[5]_i_1_n_0\,
      Q => FPU_CNV1_A(5),
      R => '0'
    );
\FPU_CNV1_A_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[6]_i_1_n_0\,
      Q => FPU_CNV1_A(6),
      R => '0'
    );
\FPU_CNV1_A_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[7]_i_1_n_0\,
      Q => FPU_CNV1_A(7),
      R => '0'
    );
\FPU_CNV1_A_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[8]_i_1_n_0\,
      Q => FPU_CNV1_A(8),
      R => '0'
    );
\FPU_CNV1_A_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => cnv1GoSignal,
      D => \FPU_CNV1_A[9]_i_1_n_0\,
      Q => FPU_CNV1_A(9),
      R => '0'
    );
\FPU_CNV1_Mode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '1',
      Q => FPU_CNV1_Mode(0),
      R => '0'
    );
\FPU_MUL_A_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(0),
      Q => FPU_MUL_A(0),
      R => '0'
    );
\FPU_MUL_A_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(10),
      Q => FPU_MUL_A(10),
      R => '0'
    );
\FPU_MUL_A_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(11),
      Q => FPU_MUL_A(11),
      R => '0'
    );
\FPU_MUL_A_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(12),
      Q => FPU_MUL_A(12),
      R => '0'
    );
\FPU_MUL_A_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(13),
      Q => FPU_MUL_A(13),
      R => '0'
    );
\FPU_MUL_A_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(14),
      Q => FPU_MUL_A(14),
      R => '0'
    );
\FPU_MUL_A_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(15),
      Q => FPU_MUL_A(15),
      R => '0'
    );
\FPU_MUL_A_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(16),
      Q => FPU_MUL_A(16),
      R => '0'
    );
\FPU_MUL_A_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(17),
      Q => FPU_MUL_A(17),
      R => '0'
    );
\FPU_MUL_A_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(18),
      Q => FPU_MUL_A(18),
      R => '0'
    );
\FPU_MUL_A_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(19),
      Q => FPU_MUL_A(19),
      R => '0'
    );
\FPU_MUL_A_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(1),
      Q => FPU_MUL_A(1),
      R => '0'
    );
\FPU_MUL_A_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(20),
      Q => FPU_MUL_A(20),
      R => '0'
    );
\FPU_MUL_A_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(21),
      Q => FPU_MUL_A(21),
      R => '0'
    );
\FPU_MUL_A_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(22),
      Q => FPU_MUL_A(22),
      R => '0'
    );
\FPU_MUL_A_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(23),
      Q => FPU_MUL_A(23),
      R => '0'
    );
\FPU_MUL_A_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(24),
      Q => FPU_MUL_A(24),
      R => '0'
    );
\FPU_MUL_A_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(25),
      Q => FPU_MUL_A(25),
      R => '0'
    );
\FPU_MUL_A_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(26),
      Q => FPU_MUL_A(26),
      R => '0'
    );
\FPU_MUL_A_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(27),
      Q => FPU_MUL_A(27),
      R => '0'
    );
\FPU_MUL_A_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(28),
      Q => FPU_MUL_A(28),
      R => '0'
    );
\FPU_MUL_A_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(29),
      Q => FPU_MUL_A(29),
      R => '0'
    );
\FPU_MUL_A_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(2),
      Q => FPU_MUL_A(2),
      R => '0'
    );
\FPU_MUL_A_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(30),
      Q => FPU_MUL_A(30),
      R => '0'
    );
\FPU_MUL_A_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(31),
      Q => FPU_MUL_A(31),
      R => '0'
    );
\FPU_MUL_A_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(3),
      Q => FPU_MUL_A(3),
      R => '0'
    );
\FPU_MUL_A_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(4),
      Q => FPU_MUL_A(4),
      R => '0'
    );
\FPU_MUL_A_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(5),
      Q => FPU_MUL_A(5),
      R => '0'
    );
\FPU_MUL_A_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(6),
      Q => FPU_MUL_A(6),
      R => '0'
    );
\FPU_MUL_A_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(7),
      Q => FPU_MUL_A(7),
      R => '0'
    );
\FPU_MUL_A_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(8),
      Q => FPU_MUL_A(8),
      R => '0'
    );
\FPU_MUL_A_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => OINTERP(9),
      Q => FPU_MUL_A(9),
      R => '0'
    );
\FPU_MUL_B_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(0),
      Q => FPU_MUL_B(0),
      R => '0'
    );
\FPU_MUL_B_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(10),
      Q => FPU_MUL_B(10),
      R => '0'
    );
\FPU_MUL_B_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(11),
      Q => FPU_MUL_B(11),
      R => '0'
    );
\FPU_MUL_B_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(12),
      Q => FPU_MUL_B(12),
      R => '0'
    );
\FPU_MUL_B_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(13),
      Q => FPU_MUL_B(13),
      R => '0'
    );
\FPU_MUL_B_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(14),
      Q => FPU_MUL_B(14),
      R => '0'
    );
\FPU_MUL_B_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(15),
      Q => FPU_MUL_B(15),
      R => '0'
    );
\FPU_MUL_B_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(16),
      Q => FPU_MUL_B(16),
      R => '0'
    );
\FPU_MUL_B_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(17),
      Q => FPU_MUL_B(17),
      R => '0'
    );
\FPU_MUL_B_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(18),
      Q => FPU_MUL_B(18),
      R => '0'
    );
\FPU_MUL_B_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(19),
      Q => FPU_MUL_B(19),
      R => '0'
    );
\FPU_MUL_B_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(1),
      Q => FPU_MUL_B(1),
      R => '0'
    );
\FPU_MUL_B_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(20),
      Q => FPU_MUL_B(20),
      R => '0'
    );
\FPU_MUL_B_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(21),
      Q => FPU_MUL_B(21),
      R => '0'
    );
\FPU_MUL_B_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(22),
      Q => FPU_MUL_B(22),
      R => '0'
    );
\FPU_MUL_B_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(23),
      Q => FPU_MUL_B(23),
      R => '0'
    );
\FPU_MUL_B_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(24),
      Q => FPU_MUL_B(24),
      R => '0'
    );
\FPU_MUL_B_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(25),
      Q => FPU_MUL_B(25),
      R => '0'
    );
\FPU_MUL_B_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(26),
      Q => FPU_MUL_B(26),
      R => '0'
    );
\FPU_MUL_B_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(27),
      Q => FPU_MUL_B(27),
      R => '0'
    );
\FPU_MUL_B_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(28),
      Q => FPU_MUL_B(28),
      R => '0'
    );
\FPU_MUL_B_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(29),
      Q => FPU_MUL_B(29),
      R => '0'
    );
\FPU_MUL_B_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(2),
      Q => FPU_MUL_B(2),
      R => '0'
    );
\FPU_MUL_B_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(30),
      Q => FPU_MUL_B(30),
      R => '0'
    );
\FPU_MUL_B_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(31),
      Q => FPU_MUL_B(31),
      R => '0'
    );
\FPU_MUL_B_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(3),
      Q => FPU_MUL_B(3),
      R => '0'
    );
\FPU_MUL_B_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(4),
      Q => FPU_MUL_B(4),
      R => '0'
    );
\FPU_MUL_B_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(5),
      Q => FPU_MUL_B(5),
      R => '0'
    );
\FPU_MUL_B_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(6),
      Q => FPU_MUL_B(6),
      R => '0'
    );
\FPU_MUL_B_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(7),
      Q => FPU_MUL_B(7),
      R => '0'
    );
\FPU_MUL_B_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(8),
      Q => FPU_MUL_B(8),
      R => '0'
    );
\FPU_MUL_B_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_pixelwfifo\(9),
      Q => FPU_MUL_B(9),
      R => '0'
    );
\FSM_onehot_currentMultiplierState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => mulGoSignal,
      D => newCnvWaveIsReady,
      Q => \FSM_onehot_currentMultiplierState_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_currentMultiplierState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulGoSignal,
      D => \FSM_onehot_currentMultiplierState_reg_n_0_[0]\,
      Q => \FSM_onehot_currentMultiplierState_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_currentMultiplierState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulGoSignal,
      D => \FSM_onehot_currentMultiplierState_reg_n_0_[1]\,
      Q => \FSM_onehot_currentMultiplierState_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_currentMultiplierState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulGoSignal,
      D => \FSM_onehot_currentMultiplierState_reg_n_0_[2]\,
      Q => \FSM_onehot_currentMultiplierState_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_currentMultiplierState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulGoSignal,
      D => \FSM_onehot_currentMultiplierState_reg_n_0_[3]\,
      Q => \FSM_onehot_currentMultiplierState_reg_n_0_[4]\,
      R => '0'
    );
\FSM_onehot_currentMultiplierState_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mulGoSignal,
      D => \FSM_onehot_currentMultiplierState_reg_n_0_[4]\,
      Q => newCnvWaveIsReady,
      R => '0'
    );
\FSM_onehot_currentOutputCollectorState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => currentOutputCollectorState_n_0,
      D => TEXSAMP_OutFIFO_wr_en_i_1_n_0,
      Q => \FSM_onehot_currentOutputCollectorState_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_currentOutputCollectorState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentOutputCollectorState_n_0,
      D => \FSM_onehot_currentOutputCollectorState_reg_n_0_[0]\,
      Q => compressedOutPixelDataColorG_1(0),
      R => '0'
    );
\FSM_onehot_currentOutputCollectorState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentOutputCollectorState_n_0,
      D => compressedOutPixelDataColorG_1(0),
      Q => compressedOutPixelDataColorB_0(0),
      R => '0'
    );
\FSM_onehot_currentOutputCollectorState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentOutputCollectorState_n_0,
      D => compressedOutPixelDataColorB_0(0),
      Q => \FSM_onehot_currentOutputCollectorState_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_currentState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => readyForNewPixel,
      I1 => newWaveIsReady,
      I2 => \FSM_onehot_currentState_reg_n_0_[4]\,
      O => \FSM_onehot_currentState[0]_i_1_n_0\
    );
\FSM_onehot_currentState[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \CMD_IsIdle121_out__0\,
      I1 => readyForNewPixel,
      O => \FSM_onehot_currentState[1]_i_1_n_0\
    );
\FSM_onehot_currentState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => readyForNewPixel,
      I1 => \CMD_IsIdle121_out__0\,
      I2 => DINTERP_FIFO_rd_data(1),
      I3 => DINTERP_FIFO_rd_data(15),
      O => \FSM_onehot_currentState[2]_i_1_n_0\
    );
\FSM_onehot_currentState[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \CMD_IsIdle121_out__0\,
      I1 => DINTERP_FIFO_rd_data(15),
      I2 => DINTERP_FIFO_rd_data(0),
      I3 => DINTERP_FIFO_rd_data(1),
      I4 => readyForNewPixel,
      O => \FSM_onehot_currentState[3]_i_1_n_0\
    );
\FSM_onehot_currentState[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => DINTERP_FIFO_rd_data(15),
      I1 => DINTERP_FIFO_rd_data(0),
      I2 => readyForNewPixel,
      I3 => \CMD_IsIdle121_out__0\,
      I4 => DINTERP_FIFO_rd_data(1),
      O => \FSM_onehot_currentState[4]_i_1_n_0\
    );
\FSM_onehot_currentState[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_currentState_reg_n_0_[4]\,
      I1 => newWaveIsReady,
      I2 => readyForNewPixel,
      O => \FSM_onehot_currentState[5]_i_1_n_0\
    );
\FSM_onehot_currentState[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => readyForNewPixel,
      I1 => DINTERP_FIFO_rd_data(15),
      I2 => \CMD_IsIdle121_out__0\,
      O => \FSM_onehot_currentState[6]_i_2_n_0\
    );
\FSM_onehot_currentState[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => DINTERP_FIFO_rd_data(3),
      I1 => DINTERP_FIFO_rd_data(2),
      O => \FSM_onehot_currentState[6]_i_5_n_0\
    );
\FSM_onehot_currentState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_n_17,
      D => \FSM_onehot_currentState[0]_i_1_n_0\,
      Q => readyForNewPixel,
      R => '0'
    );
\FSM_onehot_currentState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_n_17,
      D => \FSM_onehot_currentState[1]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_currentState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_n_17,
      D => \FSM_onehot_currentState[2]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_currentState_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_n_17,
      D => \FSM_onehot_currentState[3]_i_1_n_0\,
      Q => \unpackedVertex0[tx]\(0),
      R => '0'
    );
\FSM_onehot_currentState_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_n_17,
      D => \FSM_onehot_currentState[4]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[4]\,
      R => '0'
    );
\FSM_onehot_currentState_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_n_17,
      D => \FSM_onehot_currentState[5]_i_1_n_0\,
      Q => \FSM_onehot_currentState_reg_n_0_[5]\,
      R => '0'
    );
\FSM_onehot_currentState_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => PixelXYFIFO_n_17,
      D => \FSM_onehot_currentState[6]_i_2_n_0\,
      Q => newWaveIsReady,
      R => '0'
    );
\FSM_sequential_currentConverterState[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentConverterState(0),
      O => \currentConverterState__0\(0)
    );
\FSM_sequential_currentConverterState[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => currentConverterState(1),
      I1 => currentConverterState(0),
      I2 => cnv1GoSignal,
      O => \FSM_sequential_currentConverterState[1]_i_1_n_0\
    );
\FSM_sequential_currentConverterState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PixelWFIFO_PopElement,
      I1 => cnv1GoSignal,
      I2 => currentConverterState(0),
      I3 => currentConverterState(1),
      O => \FSM_sequential_currentConverterState[2]_i_1_n_0\
    );
\FSM_sequential_currentConverterState[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => currentConverterState(1),
      I1 => currentConverterState(0),
      I2 => cnv1GoSignal,
      O => \currentConverterState__0\(2)
    );
\FSM_sequential_currentConverterState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentConverterState[2]_i_1_n_0\,
      D => \currentConverterState__0\(0),
      Q => currentConverterState(0),
      R => '0'
    );
\FSM_sequential_currentConverterState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentConverterState[2]_i_1_n_0\,
      D => \FSM_sequential_currentConverterState[1]_i_1_n_0\,
      Q => currentConverterState(1),
      R => '0'
    );
\FSM_sequential_currentConverterState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentConverterState[2]_i_1_n_0\,
      D => \currentConverterState__0\(2),
      Q => cnv1GoSignal,
      R => '0'
    );
\FSM_sequential_currentInterpolatorState[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentInterpolatorState(0),
      O => \currentInterpolatorState__0\(0)
    );
\FSM_sequential_currentInterpolatorState[0]_rep_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentInterpolatorState(0),
      O => \FSM_sequential_currentInterpolatorState[0]_rep_i_1_n_0\
    );
\FSM_sequential_currentInterpolatorState[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => currentInterpolatorState(0),
      O => \FSM_sequential_currentInterpolatorState[0]_rep_i_1__0_n_0\
    );
\FSM_sequential_currentInterpolatorState[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => currentInterpolatorState(1),
      I1 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      O => \currentInterpolatorState__0\(1)
    );
\FSM_sequential_currentInterpolatorState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => newWaveIsReady_reg_n_0,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      O => \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\
    );
\FSM_sequential_currentInterpolatorState[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => currentInterpolatorState(1),
      I1 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I2 => currentInterpolatorState(2),
      O => \currentInterpolatorState__0\(2)
    );
\FSM_sequential_currentInterpolatorState[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => currentInterpolatorState(1),
      I1 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I2 => currentInterpolatorState(2),
      O => \FSM_sequential_currentInterpolatorState[2]_rep_i_1_n_0\
    );
\FSM_sequential_currentInterpolatorState[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => currentInterpolatorState(1),
      I1 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I2 => currentInterpolatorState(2),
      O => \FSM_sequential_currentInterpolatorState[2]_rep_i_1__0_n_0\
    );
\FSM_sequential_currentInterpolatorState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\,
      D => \currentInterpolatorState__0\(0),
      Q => currentInterpolatorState(0),
      R => '0'
    );
\FSM_sequential_currentInterpolatorState_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\,
      D => \FSM_sequential_currentInterpolatorState[0]_rep_i_1_n_0\,
      Q => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      R => '0'
    );
\FSM_sequential_currentInterpolatorState_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\,
      D => \FSM_sequential_currentInterpolatorState[0]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      R => '0'
    );
\FSM_sequential_currentInterpolatorState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\,
      D => \currentInterpolatorState__0\(1),
      Q => currentInterpolatorState(1),
      R => '0'
    );
\FSM_sequential_currentInterpolatorState_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\,
      D => \currentInterpolatorState__0\(2),
      Q => currentInterpolatorState(2),
      R => '0'
    );
\FSM_sequential_currentInterpolatorState_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\,
      D => \FSM_sequential_currentInterpolatorState[2]_rep_i_1_n_0\,
      Q => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      R => '0'
    );
\FSM_sequential_currentInterpolatorState_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\,
      D => \FSM_sequential_currentInterpolatorState[2]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      R => '0'
    );
Interpolator: entity work.MainDesign_AttrInterpolator_0_0_FloatALU_Interpolator
     port map (
      CEA2 => \Multiplier0/mulResultExp0\(0),
      D(1) => Interpolator_n_1,
      D(0) => Interpolator_n_2,
      DBG_RastBarycentricB(31 downto 0) => \^dbg_rastbarycentricb\(31 downto 0),
      DSP_ALU_INST(33 downto 17) => FIFO_NextElementDataRd(48 downto 32),
      DSP_ALU_INST(16 downto 0) => FIFO_NextElementDataRd(16 downto 0),
      \OADD_reg[31]\(31 downto 0) => OINTERP(31 downto 0),
      Q(31) => \interpInputAttr10_reg_n_0_[31]\,
      Q(30) => \interpInputAttr10_reg_n_0_[30]\,
      Q(29) => \interpInputAttr10_reg_n_0_[29]\,
      Q(28) => \interpInputAttr10_reg_n_0_[28]\,
      Q(27) => \interpInputAttr10_reg_n_0_[27]\,
      Q(26) => \interpInputAttr10_reg_n_0_[26]\,
      Q(25) => \interpInputAttr10_reg_n_0_[25]\,
      Q(24) => \interpInputAttr10_reg_n_0_[24]\,
      Q(23) => \interpInputAttr10_reg_n_0_[23]\,
      Q(22) => \interpInputAttr10_reg_n_0_[22]\,
      Q(21) => \interpInputAttr10_reg_n_0_[21]\,
      Q(20) => \interpInputAttr10_reg_n_0_[20]\,
      Q(19) => \interpInputAttr10_reg_n_0_[19]\,
      Q(18) => \interpInputAttr10_reg_n_0_[18]\,
      Q(17) => \interpInputAttr10_reg_n_0_[17]\,
      Q(16) => \interpInputAttr10_reg_n_0_[16]\,
      Q(15) => \interpInputAttr10_reg_n_0_[15]\,
      Q(14) => \interpInputAttr10_reg_n_0_[14]\,
      Q(13) => \interpInputAttr10_reg_n_0_[13]\,
      Q(12) => \interpInputAttr10_reg_n_0_[12]\,
      Q(11) => \interpInputAttr10_reg_n_0_[11]\,
      Q(10) => \interpInputAttr10_reg_n_0_[10]\,
      Q(9) => \interpInputAttr10_reg_n_0_[9]\,
      Q(8) => \interpInputAttr10_reg_n_0_[8]\,
      Q(7) => \interpInputAttr10_reg_n_0_[7]\,
      Q(6) => \interpInputAttr10_reg_n_0_[6]\,
      Q(5) => \interpInputAttr10_reg_n_0_[5]\,
      Q(4) => \interpInputAttr10_reg_n_0_[4]\,
      Q(3) => \interpInputAttr10_reg_n_0_[3]\,
      Q(2) => \interpInputAttr10_reg_n_0_[2]\,
      Q(1) => \interpInputAttr10_reg_n_0_[1]\,
      Q(0) => \interpInputAttr10_reg_n_0_[0]\,
      clk => clk,
      \interpInputAttr10_reg[0]\ => Interpolator_n_12,
      \interpInputAttr10_reg[26]\ => Interpolator_n_11,
      \interpInputAttr10_reg[27]\ => Interpolator_n_10,
      \interpInputAttr10_reg[28]\ => Interpolator_n_7,
      \interpInputAttr10_reg[30]\ => Interpolator_n_6,
      \interpInputAttr10_reg[30]_0\ => Interpolator_n_8,
      \interpInputAttr10_reg[30]_1\ => Interpolator_n_9,
      \interpInputAttr20_reg[0]\ => Interpolator_n_19,
      \interpInputAttr20_reg[26]\ => Interpolator_n_18,
      \interpInputAttr20_reg[27]\ => Interpolator_n_17,
      \interpInputAttr20_reg[28]\ => Interpolator_n_14,
      \interpInputAttr20_reg[30]\ => Interpolator_n_13,
      \interpInputAttr20_reg[30]_0\ => Interpolator_n_15,
      \interpInputAttr20_reg[30]_1\ => Interpolator_n_16,
      \mulEarlyOutBypass0_reg[22]\ => BarycentricBCFIFO_n_17,
      \mulEarlyOutBypass0_reg[22]_0\ => BarycentricBCFIFO_n_31,
      \mulEarlyOutBypass0_reg[30]\(1) => Interpolator_n_4,
      \mulEarlyOutBypass0_reg[30]\(0) => Interpolator_n_5,
      \mulEarlyOutBypass0_reg[30]_0\ => BarycentricBCFIFO_n_15,
      \mulEarlyOutBypass0_reg[30]_1\ => BarycentricBCFIFO_n_29,
      \mulEarlyOutBypass0_reg[31]\(13) => interpInputC(31),
      \mulEarlyOutBypass0_reg[31]\(12 downto 7) => interpInputC(22 downto 17),
      \mulEarlyOutBypass0_reg[31]\(6) => interpInputB(31),
      \mulEarlyOutBypass0_reg[31]\(5 downto 0) => interpInputB(22 downto 17),
      \mulEarlyOutBypass0_reg[31]_0\ => BarycentricBCFIFO_n_16,
      \mulEarlyOutBypass0_reg[31]_1\ => BarycentricBCFIFO_n_30,
      mulEarlyOutBypassEnable0_reg => Interpolator_n_0,
      mulEarlyOutBypassEnable0_reg_0 => Interpolator_n_3,
      mulEarlyOutBypassEnable0_reg_1 => BarycentricBCFIFO_n_18,
      mulEarlyOutBypassEnable0_reg_2 => BarycentricBCFIFO_n_32,
      mulPipelineValidStage0_reg => interpGoSignal_reg_n_0,
      \mulResultExp0_reg[8]\(8) => BarycentricBCFIFO_n_20,
      \mulResultExp0_reg[8]\(7) => BarycentricBCFIFO_n_21,
      \mulResultExp0_reg[8]\(6) => BarycentricBCFIFO_n_22,
      \mulResultExp0_reg[8]\(5) => BarycentricBCFIFO_n_23,
      \mulResultExp0_reg[8]\(4) => BarycentricBCFIFO_n_24,
      \mulResultExp0_reg[8]\(3) => BarycentricBCFIFO_n_25,
      \mulResultExp0_reg[8]\(2) => BarycentricBCFIFO_n_26,
      \mulResultExp0_reg[8]\(1) => BarycentricBCFIFO_n_27,
      \mulResultExp0_reg[8]\(0) => BarycentricBCFIFO_n_28,
      \mulResultExp0_reg[8]_0\(8) => BarycentricBCFIFO_n_34,
      \mulResultExp0_reg[8]_0\(7) => BarycentricBCFIFO_n_35,
      \mulResultExp0_reg[8]_0\(6) => BarycentricBCFIFO_n_36,
      \mulResultExp0_reg[8]_0\(5) => BarycentricBCFIFO_n_37,
      \mulResultExp0_reg[8]_0\(4) => BarycentricBCFIFO_n_38,
      \mulResultExp0_reg[8]_0\(3) => BarycentricBCFIFO_n_39,
      \mulResultExp0_reg[8]_0\(2) => BarycentricBCFIFO_n_40,
      \mulResultExp0_reg[8]_0\(1) => BarycentricBCFIFO_n_41,
      \mulResultExp0_reg[8]_0\(0) => BarycentricBCFIFO_n_42,
      mulResultMantissa1_reg => \Multiplier1/mulResultExp0\(0),
      mulResultSign0_reg(31 downto 0) => \^q\(31 downto 0)
    );
InterpolatorDriverIsIdle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => currentInterpolatorState(0),
      I1 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I2 => currentInterpolatorState(1),
      I3 => newWaveIsReady_reg_n_0,
      O => InterpolatorDriverIsIdle
    );
InterpolatorDriverIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => InterpolatorDriverIsIdle,
      Q => InterpolatorDriverIsIdle_reg_n_0,
      R => '0'
    );
MultiplierDriverIsIdle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_currentMultiplierState_reg_n_0_[0]\,
      I1 => \newMulWaveIsReady_reg[0]__0_n_0\,
      O => MultiplierDriverIsIdle_i_1_n_0
    );
MultiplierDriverIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => MultiplierDriverIsIdle_i_1_n_0,
      Q => MultiplierDriverIsIdle_reg_n_0,
      R => '0'
    );
OutputDriverIsIdle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_currentOutputCollectorState_reg_n_0_[0]\,
      I1 => outputCollectorMainProcessGoSignal_reg_n_0,
      I2 => outputCollectorConverterProcessGoSignal_reg_n_0,
      O => OutputDriverIsIdle_i_1_n_0
    );
OutputDriverIsIdle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => OutputDriverIsIdle_i_1_n_0,
      Q => OutputDriverIsIdle_reg_n_0,
      R => '0'
    );
PixelWFIFO: entity work.\MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1\
     port map (
      \CurrentSize_reg[2]_0\(2 downto 0) => CurrentSize(2 downto 0),
      \CurrentWrPtr_reg[2]_0\ => BarycentricBCFIFO_PushElement_reg_n_0,
      DBG_PixelWFIFO(31 downto 0) => \^dbg_pixelwfifo\(31 downto 0),
      PixelWFIFO_PopElement => PixelWFIFO_PopElement,
      Q(31 downto 0) => PixelWFIFO_InNewData(31 downto 0),
      clk => clk
    );
\PixelWFIFO_InNewData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(96),
      Q => PixelWFIFO_InNewData(0),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(106),
      Q => PixelWFIFO_InNewData(10),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(107),
      Q => PixelWFIFO_InNewData(11),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(108),
      Q => PixelWFIFO_InNewData(12),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(109),
      Q => PixelWFIFO_InNewData(13),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(110),
      Q => PixelWFIFO_InNewData(14),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(111),
      Q => PixelWFIFO_InNewData(15),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(112),
      Q => PixelWFIFO_InNewData(16),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(113),
      Q => PixelWFIFO_InNewData(17),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(114),
      Q => PixelWFIFO_InNewData(18),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(115),
      Q => PixelWFIFO_InNewData(19),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(97),
      Q => PixelWFIFO_InNewData(1),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(116),
      Q => PixelWFIFO_InNewData(20),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(117),
      Q => PixelWFIFO_InNewData(21),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(118),
      Q => PixelWFIFO_InNewData(22),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(119),
      Q => PixelWFIFO_InNewData(23),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(120),
      Q => PixelWFIFO_InNewData(24),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(121),
      Q => PixelWFIFO_InNewData(25),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(122),
      Q => PixelWFIFO_InNewData(26),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(123),
      Q => PixelWFIFO_InNewData(27),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(124),
      Q => PixelWFIFO_InNewData(28),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(125),
      Q => PixelWFIFO_InNewData(29),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(98),
      Q => PixelWFIFO_InNewData(2),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(126),
      Q => PixelWFIFO_InNewData(30),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(127),
      Q => PixelWFIFO_InNewData(31),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(99),
      Q => PixelWFIFO_InNewData(3),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(100),
      Q => PixelWFIFO_InNewData(4),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(101),
      Q => PixelWFIFO_InNewData(5),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(102),
      Q => PixelWFIFO_InNewData(6),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(103),
      Q => PixelWFIFO_InNewData(7),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(104),
      Q => PixelWFIFO_InNewData(8),
      R => '0'
    );
\PixelWFIFO_InNewData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(105),
      Q => PixelWFIFO_InNewData(9),
      R => '0'
    );
PixelWFIFO_PopElement_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newCnvWaveIsReady,
      Q => PixelWFIFO_PopElement,
      R => '0'
    );
PixelXYFIFO: entity work.\MainDesign_AttrInterpolator_0_0_SimpleFIFO__parameterized1_0\
     port map (
      \CMD_IsIdle121_out__0\ => \CMD_IsIdle121_out__0\,
      \CurrentSize_reg[1]_0\ => PixelXYFIFO_n_19,
      \CurrentSize_reg[1]_1\ => PixelXYFIFO_n_20,
      \CurrentWrPtr_reg[2]_0\ => PixelXYFIFO_PushElement_reg_n_0,
      DINTERP_FIFO_empty => DINTERP_FIFO_empty,
      E(0) => PixelXYFIFO_n_17,
      FIFO_NextElementDataRd(15) => PixelXYFIFO_n_21,
      FIFO_NextElementDataRd(14) => PixelXYFIFO_n_22,
      FIFO_NextElementDataRd(13) => PixelXYFIFO_n_23,
      FIFO_NextElementDataRd(12) => PixelXYFIFO_n_24,
      FIFO_NextElementDataRd(11) => PixelXYFIFO_n_25,
      FIFO_NextElementDataRd(10) => PixelXYFIFO_n_26,
      FIFO_NextElementDataRd(9) => PixelXYFIFO_n_27,
      FIFO_NextElementDataRd(8) => PixelXYFIFO_n_28,
      FIFO_NextElementDataRd(7) => PixelXYFIFO_n_29,
      FIFO_NextElementDataRd(6) => PixelXYFIFO_n_30,
      FIFO_NextElementDataRd(5) => PixelXYFIFO_n_31,
      FIFO_NextElementDataRd(4) => PixelXYFIFO_n_32,
      FIFO_NextElementDataRd(3) => PixelXYFIFO_n_33,
      FIFO_NextElementDataRd(2) => PixelXYFIFO_n_34,
      FIFO_NextElementDataRd(1) => PixelXYFIFO_n_35,
      FIFO_NextElementDataRd(0) => PixelXYFIFO_n_36,
      \FSM_onehot_currentState_reg[0]\(0) => texcoord0AddressingModeU_2(0),
      \FSM_onehot_currentState_reg[0]_0\(6) => newWaveIsReady,
      \FSM_onehot_currentState_reg[0]_0\(5) => \FSM_onehot_currentState_reg_n_0_[5]\,
      \FSM_onehot_currentState_reg[0]_0\(4) => \FSM_onehot_currentState_reg_n_0_[4]\,
      \FSM_onehot_currentState_reg[0]_0\(3) => \unpackedVertex0[tx]\(0),
      \FSM_onehot_currentState_reg[0]_0\(2) => \FSM_onehot_currentState_reg_n_0_[2]\,
      \FSM_onehot_currentState_reg[0]_0\(1) => \FSM_onehot_currentState_reg_n_0_[1]\,
      \FSM_onehot_currentState_reg[0]_0\(0) => readyForNewPixel,
      \FSM_onehot_currentState_reg[0]_1\ => OutputDriverIsIdle_reg_n_0,
      \FSM_onehot_currentState_reg[0]_2\ => BarycentricBCFIFO_n_49,
      PixelXYFIFO_PopElement => PixelXYFIFO_PopElement,
      Q(31 downto 0) => PixelXYFIFO_InNewData(31 downto 0),
      STATE_StateBitsAtDrawID(0) => STATE_StateBitsAtDrawID(0),
      STATE_StateBitsAtDrawID_0_sp_1 => PixelXYFIFO_n_16,
      TRICACHE_PopTriangleSlot_i_3 => readyForNewPixel_reg_n_0,
      TRICACHE_PopTriangleSlot_i_3_0 => interpDriverReadyForNextPixel_reg_n_0,
      clk => clk,
      p_20_in => p_20_in,
      pixelY(15 downto 0) => pixelY(15 downto 0),
      useFlatShading => useFlatShading,
      useFlatShading_reg => BarycentricBCFIFO_n_50
    );
\PixelXYFIFO_InNewData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(0),
      Q => PixelXYFIFO_InNewData(0),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(10),
      Q => PixelXYFIFO_InNewData(10),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(11),
      Q => PixelXYFIFO_InNewData(11),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(12),
      Q => PixelXYFIFO_InNewData(12),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(13),
      Q => PixelXYFIFO_InNewData(13),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(14),
      Q => PixelXYFIFO_InNewData(14),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(15),
      Q => PixelXYFIFO_InNewData(15),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(16),
      Q => PixelXYFIFO_InNewData(16),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(17),
      Q => PixelXYFIFO_InNewData(17),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(18),
      Q => PixelXYFIFO_InNewData(18),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(19),
      Q => PixelXYFIFO_InNewData(19),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(1),
      Q => PixelXYFIFO_InNewData(1),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(20),
      Q => PixelXYFIFO_InNewData(20),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(21),
      Q => PixelXYFIFO_InNewData(21),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(22),
      Q => PixelXYFIFO_InNewData(22),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(23),
      Q => PixelXYFIFO_InNewData(23),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(24),
      Q => PixelXYFIFO_InNewData(24),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(25),
      Q => PixelXYFIFO_InNewData(25),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(26),
      Q => PixelXYFIFO_InNewData(26),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(27),
      Q => PixelXYFIFO_InNewData(27),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(28),
      Q => PixelXYFIFO_InNewData(28),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(29),
      Q => PixelXYFIFO_InNewData(29),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(2),
      Q => PixelXYFIFO_InNewData(2),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(30),
      Q => PixelXYFIFO_InNewData(30),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(31),
      Q => PixelXYFIFO_InNewData(31),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(3),
      Q => PixelXYFIFO_InNewData(3),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(4),
      Q => PixelXYFIFO_InNewData(4),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(5),
      Q => PixelXYFIFO_InNewData(5),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(6),
      Q => PixelXYFIFO_InNewData(6),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(7),
      Q => PixelXYFIFO_InNewData(7),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(8),
      Q => PixelXYFIFO_InNewData(8),
      R => '0'
    );
\PixelXYFIFO_InNewData_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => DINTERP_FIFO_rd_data(9),
      Q => PixelXYFIFO_InNewData(9),
      R => '0'
    );
PixelXYFIFO_PopElement_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => TEXSAMP_OutFIFO_wr_en_i_1_n_0,
      Q => PixelXYFIFO_PopElement,
      R => '0'
    );
PixelXYFIFO_PushElement_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \PixelXYFIFO_PushElement12_out__0\,
      Q => PixelXYFIFO_PushElement_reg_n_0,
      R => DINTERP_FIFO_rd_en_i_1_n_0
    );
STATE_ConsumeStateSlot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_19,
      Q => STATE_ConsumeStateSlot,
      R => DINTERP_FIFO_rd_en_i_1_n_0
    );
\STAT_CurrentDrawEventID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(0),
      Q => STAT_CurrentDrawEventID(0),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(10),
      Q => STAT_CurrentDrawEventID(10),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(11),
      Q => STAT_CurrentDrawEventID(11),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(12),
      Q => STAT_CurrentDrawEventID(12),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(13),
      Q => STAT_CurrentDrawEventID(13),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(14),
      Q => STAT_CurrentDrawEventID(14),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(15),
      Q => STAT_CurrentDrawEventID(15),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(1),
      Q => STAT_CurrentDrawEventID(1),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(2),
      Q => STAT_CurrentDrawEventID(2),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(3),
      Q => STAT_CurrentDrawEventID(3),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(4),
      Q => STAT_CurrentDrawEventID(4),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(5),
      Q => STAT_CurrentDrawEventID(5),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(6),
      Q => STAT_CurrentDrawEventID(6),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(7),
      Q => STAT_CurrentDrawEventID(7),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(8),
      Q => STAT_CurrentDrawEventID(8),
      R => '0'
    );
\STAT_CurrentDrawEventID_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \^dbg_currentdrawevent\(9),
      Q => STAT_CurrentDrawEventID(9),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_36,
      Q => TEXSAMP_OutFIFO_wr_data(0),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_26,
      Q => TEXSAMP_OutFIFO_wr_data(10),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_25,
      Q => TEXSAMP_OutFIFO_wr_data(11),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_24,
      Q => TEXSAMP_OutFIFO_wr_data(12),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_23,
      Q => TEXSAMP_OutFIFO_wr_data(13),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_22,
      Q => TEXSAMP_OutFIFO_wr_data(14),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_21,
      Q => TEXSAMP_OutFIFO_wr_data(15),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(0),
      Q => TEXSAMP_OutFIFO_wr_data(16),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(1),
      Q => TEXSAMP_OutFIFO_wr_data(17),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(2),
      Q => TEXSAMP_OutFIFO_wr_data(18),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(3),
      Q => TEXSAMP_OutFIFO_wr_data(19),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_35,
      Q => TEXSAMP_OutFIFO_wr_data(1),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(4),
      Q => TEXSAMP_OutFIFO_wr_data(20),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(5),
      Q => TEXSAMP_OutFIFO_wr_data(21),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(6),
      Q => TEXSAMP_OutFIFO_wr_data(22),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(7),
      Q => TEXSAMP_OutFIFO_wr_data(23),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(8),
      Q => TEXSAMP_OutFIFO_wr_data(24),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(9),
      Q => TEXSAMP_OutFIFO_wr_data(25),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(10),
      Q => TEXSAMP_OutFIFO_wr_data(26),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(11),
      Q => TEXSAMP_OutFIFO_wr_data(27),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(12),
      Q => TEXSAMP_OutFIFO_wr_data(28),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(13),
      Q => TEXSAMP_OutFIFO_wr_data(29),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_34,
      Q => TEXSAMP_OutFIFO_wr_data(2),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(14),
      Q => TEXSAMP_OutFIFO_wr_data(30),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => pixelY(15),
      Q => TEXSAMP_OutFIFO_wr_data(31),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(0),
      Q => TEXSAMP_OutFIFO_wr_data(32),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(1),
      Q => TEXSAMP_OutFIFO_wr_data(33),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(2),
      Q => TEXSAMP_OutFIFO_wr_data(34),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(3),
      Q => TEXSAMP_OutFIFO_wr_data(35),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(4),
      Q => TEXSAMP_OutFIFO_wr_data(36),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(5),
      Q => TEXSAMP_OutFIFO_wr_data(37),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(6),
      Q => TEXSAMP_OutFIFO_wr_data(38),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(7),
      Q => TEXSAMP_OutFIFO_wr_data(39),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_33,
      Q => TEXSAMP_OutFIFO_wr_data(3),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(8),
      Q => TEXSAMP_OutFIFO_wr_data(40),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(9),
      Q => TEXSAMP_OutFIFO_wr_data(41),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(10),
      Q => TEXSAMP_OutFIFO_wr_data(42),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(11),
      Q => TEXSAMP_OutFIFO_wr_data(43),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(12),
      Q => TEXSAMP_OutFIFO_wr_data(44),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(13),
      Q => TEXSAMP_OutFIFO_wr_data(45),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(14),
      Q => TEXSAMP_OutFIFO_wr_data(46),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataTX(15),
      Q => TEXSAMP_OutFIFO_wr_data(47),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(0),
      Q => TEXSAMP_OutFIFO_wr_data(48),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(1),
      Q => TEXSAMP_OutFIFO_wr_data(49),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_32,
      Q => TEXSAMP_OutFIFO_wr_data(4),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(2),
      Q => TEXSAMP_OutFIFO_wr_data(50),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(3),
      Q => TEXSAMP_OutFIFO_wr_data(51),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(4),
      Q => TEXSAMP_OutFIFO_wr_data(52),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(5),
      Q => TEXSAMP_OutFIFO_wr_data(53),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(6),
      Q => TEXSAMP_OutFIFO_wr_data(54),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(7),
      Q => TEXSAMP_OutFIFO_wr_data(55),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(8),
      Q => TEXSAMP_OutFIFO_wr_data(56),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(9),
      Q => TEXSAMP_OutFIFO_wr_data(57),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(10),
      Q => TEXSAMP_OutFIFO_wr_data(58),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(11),
      Q => TEXSAMP_OutFIFO_wr_data(59),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_31,
      Q => TEXSAMP_OutFIFO_wr_data(5),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(12),
      Q => TEXSAMP_OutFIFO_wr_data(60),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(13),
      Q => TEXSAMP_OutFIFO_wr_data(61),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(14),
      Q => TEXSAMP_OutFIFO_wr_data(62),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(15),
      Q => TEXSAMP_OutFIFO_wr_data(63),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorR(0),
      Q => TEXSAMP_OutFIFO_wr_data(64),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorR(1),
      Q => TEXSAMP_OutFIFO_wr_data(65),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorR(2),
      Q => TEXSAMP_OutFIFO_wr_data(66),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorR(3),
      Q => TEXSAMP_OutFIFO_wr_data(67),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorR(4),
      Q => TEXSAMP_OutFIFO_wr_data(68),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorR(5),
      Q => TEXSAMP_OutFIFO_wr_data(69),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_30,
      Q => TEXSAMP_OutFIFO_wr_data(6),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorR(6),
      Q => TEXSAMP_OutFIFO_wr_data(70),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorR(7),
      Q => TEXSAMP_OutFIFO_wr_data(71),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorG(0),
      Q => TEXSAMP_OutFIFO_wr_data(72),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorG(1),
      Q => TEXSAMP_OutFIFO_wr_data(73),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorG(2),
      Q => TEXSAMP_OutFIFO_wr_data(74),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorG(3),
      Q => TEXSAMP_OutFIFO_wr_data(75),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorG(4),
      Q => TEXSAMP_OutFIFO_wr_data(76),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorG(5),
      Q => TEXSAMP_OutFIFO_wr_data(77),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorG(6),
      Q => TEXSAMP_OutFIFO_wr_data(78),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorG(7),
      Q => TEXSAMP_OutFIFO_wr_data(79),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_29,
      Q => TEXSAMP_OutFIFO_wr_data(7),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorB(0),
      Q => TEXSAMP_OutFIFO_wr_data(80),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorB(1),
      Q => TEXSAMP_OutFIFO_wr_data(81),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorB(2),
      Q => TEXSAMP_OutFIFO_wr_data(82),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorB(3),
      Q => TEXSAMP_OutFIFO_wr_data(83),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorB(4),
      Q => TEXSAMP_OutFIFO_wr_data(84),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorB(5),
      Q => TEXSAMP_OutFIFO_wr_data(85),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorB(6),
      Q => TEXSAMP_OutFIFO_wr_data(86),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => compressedOutPixelDataColorB(7),
      Q => TEXSAMP_OutFIFO_wr_data(87),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(16),
      Q => TEXSAMP_OutFIFO_wr_data(88),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(17),
      Q => TEXSAMP_OutFIFO_wr_data(89),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_28,
      Q => TEXSAMP_OutFIFO_wr_data(8),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(18),
      Q => TEXSAMP_OutFIFO_wr_data(90),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(19),
      Q => TEXSAMP_OutFIFO_wr_data(91),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(20),
      Q => TEXSAMP_OutFIFO_wr_data(92),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(21),
      Q => TEXSAMP_OutFIFO_wr_data(93),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(22),
      Q => TEXSAMP_OutFIFO_wr_data(94),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => D(23),
      Q => TEXSAMP_OutFIFO_wr_data(95),
      R => '0'
    );
\TEXSAMP_OutFIFO_wr_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_27,
      Q => TEXSAMP_OutFIFO_wr_data(9),
      R => '0'
    );
TEXSAMP_OutFIFO_wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => compressedOutPixelDataColorG_1(0),
      I1 => \FSM_onehot_currentOutputCollectorState_reg_n_0_[0]\,
      I2 => compressedOutPixelDataColorB_0(0),
      O => TEXSAMP_OutFIFO_wr_en_i_1_n_0
    );
TEXSAMP_OutFIFO_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => TEXSAMP_OutFIFO_wr_en_i_1_n_0,
      Q => TEXSAMP_OutFIFO_wr_en,
      R => '0'
    );
TRICACHE_PopTriangleSlot_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dbg_currentdrawevent\(9),
      I1 => STATE_NextDrawID(9),
      I2 => STATE_NextDrawID(11),
      I3 => \^dbg_currentdrawevent\(11),
      I4 => STATE_NextDrawID(10),
      I5 => \^dbg_currentdrawevent\(10),
      O => TRICACHE_PopTriangleSlot_i_10_n_0
    );
TRICACHE_PopTriangleSlot_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dbg_currentdrawevent\(0),
      I1 => STATE_NextDrawID(0),
      I2 => STATE_NextDrawID(2),
      I3 => \^dbg_currentdrawevent\(2),
      I4 => STATE_NextDrawID(1),
      I5 => \^dbg_currentdrawevent\(1),
      O => TRICACHE_PopTriangleSlot_i_11_n_0
    );
TRICACHE_PopTriangleSlot_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dbg_currentdrawevent\(3),
      I1 => STATE_NextDrawID(3),
      I2 => STATE_NextDrawID(5),
      I3 => \^dbg_currentdrawevent\(5),
      I4 => STATE_NextDrawID(4),
      I5 => \^dbg_currentdrawevent\(4),
      O => TRICACHE_PopTriangleSlot_i_12_n_0
    );
TRICACHE_PopTriangleSlot_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => TRICACHE_PopTriangleSlot_i_5_n_0,
      I1 => TRICACHE_PopTriangleSlot_i_6_n_0,
      I2 => STATE_StateIsValid,
      O => \CMD_IsIdle121_out__0\
    );
TRICACHE_PopTriangleSlot_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => OutputDriverIsIdle_reg_n_0,
      I1 => ConverterDriverIsIdle_reg_n_0,
      I2 => InterpolatorDriverIsIdle_reg_n_0,
      I3 => MultiplierDriverIsIdle_reg_n_0,
      O => p_20_in
    );
TRICACHE_PopTriangleSlot_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \^dbg_currentdrawevent\(15),
      I1 => STATE_NextDrawID(15),
      I2 => TRICACHE_PopTriangleSlot_i_9_n_0,
      I3 => TRICACHE_PopTriangleSlot_i_10_n_0,
      I4 => TRICACHE_PopTriangleSlot_i_11_n_0,
      I5 => TRICACHE_PopTriangleSlot_i_12_n_0,
      O => TRICACHE_PopTriangleSlot_i_5_n_0
    );
TRICACHE_PopTriangleSlot_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dbg_currentdrawevent\(12),
      I1 => STATE_NextDrawID(12),
      I2 => STATE_NextDrawID(14),
      I3 => \^dbg_currentdrawevent\(14),
      I4 => STATE_NextDrawID(13),
      I5 => \^dbg_currentdrawevent\(13),
      O => TRICACHE_PopTriangleSlot_i_6_n_0
    );
TRICACHE_PopTriangleSlot_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^dbg_currentdrawevent\(6),
      I1 => STATE_NextDrawID(6),
      I2 => STATE_NextDrawID(8),
      I3 => \^dbg_currentdrawevent\(8),
      I4 => STATE_NextDrawID(7),
      I5 => \^dbg_currentdrawevent\(7),
      O => TRICACHE_PopTriangleSlot_i_9_n_0
    );
TRICACHE_PopTriangleSlot_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_47,
      Q => TRICACHE_PopTriangleSlot,
      R => DINTERP_FIFO_rd_en_i_1_n_0
    );
\clampedTexcoordTX[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => FPU_MUL_OUT(31),
      I1 => cnv1GoSignal,
      I2 => currentConverterState(0),
      I3 => currentConverterState(1),
      O => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => currentConverterState(1),
      I1 => currentConverterState(0),
      I2 => cnv1GoSignal,
      O => clampedTexcoordTX_3(0)
    );
\clampedTexcoordTX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[0]_i_1_n_0\,
      Q => clampedTexcoordTX(0),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[10]_i_1_n_0\,
      Q => clampedTexcoordTX(10),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[11]_i_1_n_0\,
      Q => clampedTexcoordTX(11),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[12]_i_1_n_0\,
      Q => clampedTexcoordTX(12),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[13]_i_1_n_0\,
      Q => clampedTexcoordTX(13),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[14]_i_1_n_0\,
      Q => clampedTexcoordTX(14),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[15]_i_1_n_0\,
      Q => clampedTexcoordTX(15),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[16]_i_1_n_0\,
      Q => clampedTexcoordTX(16),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[17]_i_1_n_0\,
      Q => clampedTexcoordTX(17),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[18]_i_1_n_0\,
      Q => clampedTexcoordTX(18),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[19]_i_1_n_0\,
      Q => clampedTexcoordTX(19),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[1]_i_1_n_0\,
      Q => clampedTexcoordTX(1),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[20]_i_1_n_0\,
      Q => clampedTexcoordTX(20),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[21]_i_1_n_0\,
      Q => clampedTexcoordTX(21),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[22]_i_1_n_0\,
      Q => clampedTexcoordTX(22),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[23]_i_1_n_0\,
      Q => clampedTexcoordTX(23),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[24]_i_1_n_0\,
      Q => clampedTexcoordTX(24),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[25]_i_1_n_0\,
      Q => clampedTexcoordTX(25),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[26]_i_1_n_0\,
      Q => clampedTexcoordTX(26),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[27]_i_1_n_0\,
      Q => clampedTexcoordTX(27),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[28]_i_1_n_0\,
      Q => clampedTexcoordTX(28),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[29]_i_1_n_0\,
      Q => clampedTexcoordTX(29),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[2]_i_1_n_0\,
      Q => clampedTexcoordTX(2),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[30]_i_1_n_0\,
      Q => clampedTexcoordTX(30),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[31]_i_3_n_0\,
      Q => clampedTexcoordTX(31),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[3]_i_1_n_0\,
      Q => clampedTexcoordTX(3),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[4]_i_1_n_0\,
      Q => clampedTexcoordTX(4),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[5]_i_1_n_0\,
      Q => clampedTexcoordTX(5),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[6]_i_1_n_0\,
      Q => clampedTexcoordTX(6),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[7]_i_1_n_0\,
      Q => clampedTexcoordTX(7),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[8]_i_1_n_0\,
      Q => clampedTexcoordTX(8),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => clampedTexcoordTX_3(0),
      D => \clampedTexcoordTY[9]_i_1_n_0\,
      Q => clampedTexcoordTX(9),
      R => \clampedTexcoordTX[31]_i_1_n_0\
    );
\clampedTexcoordTY[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(0),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[0]_i_1_n_0\
    );
\clampedTexcoordTY[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(10),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[10]_i_1_n_0\
    );
\clampedTexcoordTY[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(11),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[11]_i_1_n_0\
    );
\clampedTexcoordTY[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(12),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[12]_i_1_n_0\
    );
\clampedTexcoordTY[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(13),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[13]_i_1_n_0\
    );
\clampedTexcoordTY[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(14),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[14]_i_1_n_0\
    );
\clampedTexcoordTY[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(15),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[15]_i_1_n_0\
    );
\clampedTexcoordTY[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(16),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[16]_i_1_n_0\
    );
\clampedTexcoordTY[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(17),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[17]_i_1_n_0\
    );
\clampedTexcoordTY[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(18),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[18]_i_1_n_0\
    );
\clampedTexcoordTY[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(19),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[19]_i_1_n_0\
    );
\clampedTexcoordTY[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(1),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[1]_i_1_n_0\
    );
\clampedTexcoordTY[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(20),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[20]_i_1_n_0\
    );
\clampedTexcoordTY[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(21),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[21]_i_1_n_0\
    );
\clampedTexcoordTY[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(22),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[22]_i_1_n_0\
    );
\clampedTexcoordTY[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FPU_MUL_OUT(23),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[23]_i_1_n_0\
    );
\clampedTexcoordTY[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FPU_MUL_OUT(24),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[24]_i_1_n_0\
    );
\clampedTexcoordTY[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FPU_MUL_OUT(25),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[25]_i_1_n_0\
    );
\clampedTexcoordTY[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FPU_MUL_OUT(26),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[26]_i_1_n_0\
    );
\clampedTexcoordTY[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FPU_MUL_OUT(27),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[27]_i_1_n_0\
    );
\clampedTexcoordTY[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FPU_MUL_OUT(28),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[28]_i_1_n_0\
    );
\clampedTexcoordTY[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => FPU_MUL_OUT(29),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[29]_i_1_n_0\
    );
\clampedTexcoordTY[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(2),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[2]_i_1_n_0\
    );
\clampedTexcoordTY[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(30),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[30]_i_1_n_0\
    );
\clampedTexcoordTY[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => FPU_MUL_OUT(31),
      I1 => currentConverterState(1),
      I2 => cnv1GoSignal,
      I3 => currentConverterState(0),
      O => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => currentConverterState(0),
      I1 => cnv1GoSignal,
      I2 => currentConverterState(1),
      O => \clampedTexcoordTY[31]_i_2_n_0\
    );
\clampedTexcoordTY[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(31),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[31]_i_3_n_0\
    );
\clampedTexcoordTY[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(3),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[3]_i_1_n_0\
    );
\clampedTexcoordTY[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(4),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[4]_i_1_n_0\
    );
\clampedTexcoordTY[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(5),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[5]_i_1_n_0\
    );
\clampedTexcoordTY[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(6),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[6]_i_1_n_0\
    );
\clampedTexcoordTY[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(7),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[7]_i_1_n_0\
    );
\clampedTexcoordTY[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(8),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[8]_i_1_n_0\
    );
\clampedTexcoordTY[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => FPU_MUL_OUT(9),
      I1 => SaturateFloat1,
      O => \clampedTexcoordTY[9]_i_1_n_0\
    );
\clampedTexcoordTY_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[0]_i_1_n_0\,
      Q => clampedTexcoordTY(0),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[10]_i_1_n_0\,
      Q => clampedTexcoordTY(10),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[11]_i_1_n_0\,
      Q => clampedTexcoordTY(11),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[12]_i_1_n_0\,
      Q => clampedTexcoordTY(12),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[13]_i_1_n_0\,
      Q => clampedTexcoordTY(13),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[14]_i_1_n_0\,
      Q => clampedTexcoordTY(14),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[15]_i_1_n_0\,
      Q => clampedTexcoordTY(15),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[16]_i_1_n_0\,
      Q => clampedTexcoordTY(16),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[17]_i_1_n_0\,
      Q => clampedTexcoordTY(17),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[18]_i_1_n_0\,
      Q => clampedTexcoordTY(18),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[19]_i_1_n_0\,
      Q => clampedTexcoordTY(19),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[1]_i_1_n_0\,
      Q => clampedTexcoordTY(1),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[20]_i_1_n_0\,
      Q => clampedTexcoordTY(20),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[21]_i_1_n_0\,
      Q => clampedTexcoordTY(21),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[22]_i_1_n_0\,
      Q => clampedTexcoordTY(22),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[23]_i_1_n_0\,
      Q => clampedTexcoordTY(23),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[24]_i_1_n_0\,
      Q => clampedTexcoordTY(24),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[25]_i_1_n_0\,
      Q => clampedTexcoordTY(25),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[26]_i_1_n_0\,
      Q => clampedTexcoordTY(26),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[27]_i_1_n_0\,
      Q => clampedTexcoordTY(27),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[28]_i_1_n_0\,
      Q => clampedTexcoordTY(28),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[29]_i_1_n_0\,
      Q => clampedTexcoordTY(29),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[2]_i_1_n_0\,
      Q => clampedTexcoordTY(2),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[30]_i_1_n_0\,
      Q => clampedTexcoordTY(30),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[31]_i_3_n_0\,
      Q => clampedTexcoordTY(31),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[3]_i_1_n_0\,
      Q => clampedTexcoordTY(3),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[4]_i_1_n_0\,
      Q => clampedTexcoordTY(4),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[5]_i_1_n_0\,
      Q => clampedTexcoordTY(5),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[6]_i_1_n_0\,
      Q => clampedTexcoordTY(6),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[7]_i_1_n_0\,
      Q => clampedTexcoordTY(7),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[8]_i_1_n_0\,
      Q => clampedTexcoordTY(8),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
\clampedTexcoordTY_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \clampedTexcoordTY[31]_i_2_n_0\,
      D => \clampedTexcoordTY[9]_i_1_n_0\,
      Q => clampedTexcoordTY(9),
      R => \clampedTexcoordTY[31]_i_1_n_0\
    );
cnv0GoSignal_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEEEEEFEEE"
    )
        port map (
      I0 => cnv1GoSignal,
      I1 => currentConverterState(1),
      I2 => PixelWFIFO_PopElement,
      I3 => \cnv0GoSignal0__1\,
      I4 => currentConverterState(0),
      I5 => cnv0GoSignal_i_3_n_0,
      O => cnv0GoSignal
    );
cnv0GoSignal_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => texcoord0AddressingModeU(1),
      I1 => texcoord0AddressingModeU(2),
      I2 => texcoord0AddressingModeU(0),
      O => \cnv0GoSignal0__1\
    );
cnv0GoSignal_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => texcoord0AddressingModeV(1),
      I1 => texcoord0AddressingModeV(2),
      I2 => texcoord0AddressingModeV(0),
      O => cnv0GoSignal_i_3_n_0
    );
cnv0GoSignal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cnv0GoSignal,
      Q => FPU_CNV0_GO,
      R => '0'
    );
cnv1GoSignal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => cnv1GoSignal,
      Q => FPU_CNV1_GO,
      R => '0'
    );
\compressedOutPixelDataColorB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(16),
      Q => compressedOutPixelDataColorB(0),
      R => '0'
    );
\compressedOutPixelDataColorB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(17),
      Q => compressedOutPixelDataColorB(1),
      R => '0'
    );
\compressedOutPixelDataColorB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(18),
      Q => compressedOutPixelDataColorB(2),
      R => '0'
    );
\compressedOutPixelDataColorB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(19),
      Q => compressedOutPixelDataColorB(3),
      R => '0'
    );
\compressedOutPixelDataColorB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(20),
      Q => compressedOutPixelDataColorB(4),
      R => '0'
    );
\compressedOutPixelDataColorB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(21),
      Q => compressedOutPixelDataColorB(5),
      R => '0'
    );
\compressedOutPixelDataColorB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(22),
      Q => compressedOutPixelDataColorB(6),
      R => '0'
    );
\compressedOutPixelDataColorB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(23),
      Q => compressedOutPixelDataColorB(7),
      R => '0'
    );
\compressedOutPixelDataColorG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorG_1(0),
      D => D(16),
      Q => compressedOutPixelDataColorG(0),
      R => '0'
    );
\compressedOutPixelDataColorG_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorG_1(0),
      D => D(17),
      Q => compressedOutPixelDataColorG(1),
      R => '0'
    );
\compressedOutPixelDataColorG_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorG_1(0),
      D => D(18),
      Q => compressedOutPixelDataColorG(2),
      R => '0'
    );
\compressedOutPixelDataColorG_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorG_1(0),
      D => D(19),
      Q => compressedOutPixelDataColorG(3),
      R => '0'
    );
\compressedOutPixelDataColorG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorG_1(0),
      D => D(20),
      Q => compressedOutPixelDataColorG(4),
      R => '0'
    );
\compressedOutPixelDataColorG_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorG_1(0),
      D => D(21),
      Q => compressedOutPixelDataColorG(5),
      R => '0'
    );
\compressedOutPixelDataColorG_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorG_1(0),
      D => D(22),
      Q => compressedOutPixelDataColorG(6),
      R => '0'
    );
\compressedOutPixelDataColorG_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorG_1(0),
      D => D(23),
      Q => compressedOutPixelDataColorG(7),
      R => '0'
    );
\compressedOutPixelDataColorR[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \FSM_onehot_currentOutputCollectorState_reg_n_0_[0]\,
      I1 => outputCollectorMainProcessGoSignal_reg_n_0,
      I2 => outputCollectorConverterProcessGoSignal_reg_n_0,
      O => compressedOutPixelDataColorR_4(0)
    );
\compressedOutPixelDataColorR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorR_4(0),
      D => D(16),
      Q => compressedOutPixelDataColorR(0),
      R => '0'
    );
\compressedOutPixelDataColorR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorR_4(0),
      D => D(17),
      Q => compressedOutPixelDataColorR(1),
      R => '0'
    );
\compressedOutPixelDataColorR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorR_4(0),
      D => D(18),
      Q => compressedOutPixelDataColorR(2),
      R => '0'
    );
\compressedOutPixelDataColorR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorR_4(0),
      D => D(19),
      Q => compressedOutPixelDataColorR(3),
      R => '0'
    );
\compressedOutPixelDataColorR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorR_4(0),
      D => D(20),
      Q => compressedOutPixelDataColorR(4),
      R => '0'
    );
\compressedOutPixelDataColorR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorR_4(0),
      D => D(21),
      Q => compressedOutPixelDataColorR(5),
      R => '0'
    );
\compressedOutPixelDataColorR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorR_4(0),
      D => D(22),
      Q => compressedOutPixelDataColorR(6),
      R => '0'
    );
\compressedOutPixelDataColorR_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorR_4(0),
      D => D(23),
      Q => compressedOutPixelDataColorR(7),
      R => '0'
    );
\compressedOutPixelDataTX_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(0),
      Q => compressedOutPixelDataTX(0),
      R => '0'
    );
\compressedOutPixelDataTX_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(10),
      Q => compressedOutPixelDataTX(10),
      R => '0'
    );
\compressedOutPixelDataTX_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(11),
      Q => compressedOutPixelDataTX(11),
      R => '0'
    );
\compressedOutPixelDataTX_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(12),
      Q => compressedOutPixelDataTX(12),
      R => '0'
    );
\compressedOutPixelDataTX_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(13),
      Q => compressedOutPixelDataTX(13),
      R => '0'
    );
\compressedOutPixelDataTX_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(14),
      Q => compressedOutPixelDataTX(14),
      R => '0'
    );
\compressedOutPixelDataTX_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(15),
      Q => compressedOutPixelDataTX(15),
      R => '0'
    );
\compressedOutPixelDataTX_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(1),
      Q => compressedOutPixelDataTX(1),
      R => '0'
    );
\compressedOutPixelDataTX_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(2),
      Q => compressedOutPixelDataTX(2),
      R => '0'
    );
\compressedOutPixelDataTX_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(3),
      Q => compressedOutPixelDataTX(3),
      R => '0'
    );
\compressedOutPixelDataTX_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(4),
      Q => compressedOutPixelDataTX(4),
      R => '0'
    );
\compressedOutPixelDataTX_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(5),
      Q => compressedOutPixelDataTX(5),
      R => '0'
    );
\compressedOutPixelDataTX_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(6),
      Q => compressedOutPixelDataTX(6),
      R => '0'
    );
\compressedOutPixelDataTX_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(7),
      Q => compressedOutPixelDataTX(7),
      R => '0'
    );
\compressedOutPixelDataTX_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(8),
      Q => compressedOutPixelDataTX(8),
      R => '0'
    );
\compressedOutPixelDataTX_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => compressedOutPixelDataColorB_0(0),
      D => D(9),
      Q => compressedOutPixelDataTX(9),
      R => '0'
    );
\currentDrawEventID_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(16),
      Q => \^dbg_currentdrawevent\(0),
      R => '0'
    );
\currentDrawEventID_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(26),
      Q => \^dbg_currentdrawevent\(10),
      R => '0'
    );
\currentDrawEventID_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(27),
      Q => \^dbg_currentdrawevent\(11),
      R => '0'
    );
\currentDrawEventID_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(28),
      Q => \^dbg_currentdrawevent\(12),
      R => '0'
    );
\currentDrawEventID_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(29),
      Q => \^dbg_currentdrawevent\(13),
      R => '0'
    );
\currentDrawEventID_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(30),
      Q => \^dbg_currentdrawevent\(14),
      R => '0'
    );
\currentDrawEventID_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(31),
      Q => \^dbg_currentdrawevent\(15),
      R => '0'
    );
\currentDrawEventID_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(17),
      Q => \^dbg_currentdrawevent\(1),
      R => '0'
    );
\currentDrawEventID_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(18),
      Q => \^dbg_currentdrawevent\(2),
      R => '0'
    );
\currentDrawEventID_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(19),
      Q => \^dbg_currentdrawevent\(3),
      R => '0'
    );
\currentDrawEventID_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(20),
      Q => \^dbg_currentdrawevent\(4),
      R => '0'
    );
\currentDrawEventID_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(21),
      Q => \^dbg_currentdrawevent\(5),
      R => '0'
    );
\currentDrawEventID_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(22),
      Q => \^dbg_currentdrawevent\(6),
      R => '0'
    );
\currentDrawEventID_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(23),
      Q => \^dbg_currentdrawevent\(7),
      R => '0'
    );
\currentDrawEventID_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(24),
      Q => \^dbg_currentdrawevent\(8),
      R => '0'
    );
\currentDrawEventID_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => currentDrawEventID(0),
      D => DINTERP_FIFO_rd_data(25),
      Q => \^dbg_currentdrawevent\(9),
      R => '0'
    );
currentOutputCollectorState: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \FSM_onehot_currentOutputCollectorState_reg_n_0_[0]\,
      I1 => compressedOutPixelDataColorB_0(0),
      I2 => outputCollectorConverterProcessGoSignal_reg_n_0,
      I3 => outputCollectorMainProcessGoSignal_reg_n_0,
      I4 => compressedOutPixelDataColorG_1(0),
      O => currentOutputCollectorState_n_0
    );
interpDriverReadyForNextPixel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3001"
    )
        port map (
      I0 => newWaveIsReady_reg_n_0,
      I1 => currentInterpolatorState(1),
      I2 => currentInterpolatorState(2),
      I3 => currentInterpolatorState(0),
      O => interpDriverReadyForNextPixel
    );
interpDriverReadyForNextPixel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpDriverReadyForNextPixel,
      Q => interpDriverReadyForNextPixel_reg_n_0,
      R => '0'
    );
interpGoSignal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \FSM_sequential_currentInterpolatorState[2]_i_1_n_0\,
      Q => interpGoSignal_reg_n_0,
      R => '0'
    );
\interpInputAttr0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(0),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(0),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[0]_i_2_n_0\,
      O => interpInputAttr0(0)
    );
\interpInputAttr0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(0),
      I1 => \unpackedVertex0_reg[color_r]\(0),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(0),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(0),
      O => \interpInputAttr0[0]_i_2_n_0\
    );
\interpInputAttr0[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(10),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(10),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[10]_i_2_n_0\,
      O => interpInputAttr0(10)
    );
\interpInputAttr0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(10),
      I1 => \unpackedVertex0_reg[color_r]\(10),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(10),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(10),
      O => \interpInputAttr0[10]_i_2_n_0\
    );
\interpInputAttr0[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(11),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(11),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[11]_i_2_n_0\,
      O => interpInputAttr0(11)
    );
\interpInputAttr0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(11),
      I1 => \unpackedVertex0_reg[color_r]\(11),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(11),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(11),
      O => \interpInputAttr0[11]_i_2_n_0\
    );
\interpInputAttr0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(12),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(12),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[12]_i_2_n_0\,
      O => interpInputAttr0(12)
    );
\interpInputAttr0[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(12),
      I1 => \unpackedVertex0_reg[color_r]\(12),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(12),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(12),
      O => \interpInputAttr0[12]_i_2_n_0\
    );
\interpInputAttr0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(13),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(13),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[13]_i_2_n_0\,
      O => interpInputAttr0(13)
    );
\interpInputAttr0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(13),
      I1 => \unpackedVertex0_reg[color_r]\(13),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(13),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(13),
      O => \interpInputAttr0[13]_i_2_n_0\
    );
\interpInputAttr0[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(14),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(14),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[14]_i_2_n_0\,
      O => interpInputAttr0(14)
    );
\interpInputAttr0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(14),
      I1 => \unpackedVertex0_reg[color_r]\(14),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(14),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(14),
      O => \interpInputAttr0[14]_i_2_n_0\
    );
\interpInputAttr0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(15),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(15),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[15]_i_2_n_0\,
      O => interpInputAttr0(15)
    );
\interpInputAttr0[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(15),
      I1 => \unpackedVertex0_reg[color_r]\(15),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(15),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(15),
      O => \interpInputAttr0[15]_i_2_n_0\
    );
\interpInputAttr0[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(16),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(16),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[16]_i_2_n_0\,
      O => interpInputAttr0(16)
    );
\interpInputAttr0[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(16),
      I1 => \unpackedVertex0_reg[color_r]\(16),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(16),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(16),
      O => \interpInputAttr0[16]_i_2_n_0\
    );
\interpInputAttr0[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(17),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(17),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[17]_i_2_n_0\,
      O => interpInputAttr0(17)
    );
\interpInputAttr0[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(17),
      I1 => \unpackedVertex0_reg[color_r]\(17),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(17),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(17),
      O => \interpInputAttr0[17]_i_2_n_0\
    );
\interpInputAttr0[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(18),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(18),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[18]_i_2_n_0\,
      O => interpInputAttr0(18)
    );
\interpInputAttr0[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(18),
      I1 => \unpackedVertex0_reg[color_r]\(18),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(18),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(18),
      O => \interpInputAttr0[18]_i_2_n_0\
    );
\interpInputAttr0[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(19),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(19),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[19]_i_2_n_0\,
      O => interpInputAttr0(19)
    );
\interpInputAttr0[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(19),
      I1 => \unpackedVertex0_reg[color_r]\(19),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(19),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(19),
      O => \interpInputAttr0[19]_i_2_n_0\
    );
\interpInputAttr0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(1),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(1),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[1]_i_2_n_0\,
      O => interpInputAttr0(1)
    );
\interpInputAttr0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(1),
      I1 => \unpackedVertex0_reg[color_r]\(1),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(1),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(1),
      O => \interpInputAttr0[1]_i_2_n_0\
    );
\interpInputAttr0[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(20),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(20),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[20]_i_2_n_0\,
      O => interpInputAttr0(20)
    );
\interpInputAttr0[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(20),
      I1 => \unpackedVertex0_reg[color_r]\(20),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(20),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(20),
      O => \interpInputAttr0[20]_i_2_n_0\
    );
\interpInputAttr0[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(21),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(21),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[21]_i_2_n_0\,
      O => interpInputAttr0(21)
    );
\interpInputAttr0[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(21),
      I1 => \unpackedVertex0_reg[color_r]\(21),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(21),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(21),
      O => \interpInputAttr0[21]_i_2_n_0\
    );
\interpInputAttr0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(22),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(22),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[22]_i_2_n_0\,
      O => interpInputAttr0(22)
    );
\interpInputAttr0[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(22),
      I1 => \unpackedVertex0_reg[color_r]\(22),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(22),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(22),
      O => \interpInputAttr0[22]_i_2_n_0\
    );
\interpInputAttr0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(23),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(23),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[23]_i_2_n_0\,
      O => interpInputAttr0(23)
    );
\interpInputAttr0[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(23),
      I1 => \unpackedVertex0_reg[color_r]\(23),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(23),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(23),
      O => \interpInputAttr0[23]_i_2_n_0\
    );
\interpInputAttr0[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(24),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(24),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[24]_i_2_n_0\,
      O => interpInputAttr0(24)
    );
\interpInputAttr0[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(24),
      I1 => \unpackedVertex0_reg[color_r]\(24),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(24),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(24),
      O => \interpInputAttr0[24]_i_2_n_0\
    );
\interpInputAttr0[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(25),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(25),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[25]_i_2_n_0\,
      O => interpInputAttr0(25)
    );
\interpInputAttr0[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(25),
      I1 => \unpackedVertex0_reg[color_r]\(25),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(25),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(25),
      O => \interpInputAttr0[25]_i_2_n_0\
    );
\interpInputAttr0[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(26),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(26),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[26]_i_2_n_0\,
      O => interpInputAttr0(26)
    );
\interpInputAttr0[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(26),
      I1 => \unpackedVertex0_reg[color_r]\(26),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(26),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(26),
      O => \interpInputAttr0[26]_i_2_n_0\
    );
\interpInputAttr0[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(27),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(27),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[27]_i_2_n_0\,
      O => interpInputAttr0(27)
    );
\interpInputAttr0[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(27),
      I1 => \unpackedVertex0_reg[color_r]\(27),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(27),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(27),
      O => \interpInputAttr0[27]_i_2_n_0\
    );
\interpInputAttr0[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(28),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(28),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[28]_i_2_n_0\,
      O => interpInputAttr0(28)
    );
\interpInputAttr0[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(28),
      I1 => \unpackedVertex0_reg[color_r]\(28),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(28),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(28),
      O => \interpInputAttr0[28]_i_2_n_0\
    );
\interpInputAttr0[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(29),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(29),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[29]_i_2_n_0\,
      O => interpInputAttr0(29)
    );
\interpInputAttr0[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(29),
      I1 => \unpackedVertex0_reg[color_r]\(29),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(29),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(29),
      O => \interpInputAttr0[29]_i_2_n_0\
    );
\interpInputAttr0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(2),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(2),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[2]_i_2_n_0\,
      O => interpInputAttr0(2)
    );
\interpInputAttr0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(2),
      I1 => \unpackedVertex0_reg[color_r]\(2),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(2),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(2),
      O => \interpInputAttr0[2]_i_2_n_0\
    );
\interpInputAttr0[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(30),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(30),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[30]_i_2_n_0\,
      O => interpInputAttr0(30)
    );
\interpInputAttr0[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(30),
      I1 => \unpackedVertex0_reg[color_r]\(30),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(30),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(30),
      O => \interpInputAttr0[30]_i_2_n_0\
    );
\interpInputAttr0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(31),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(31),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[31]_i_2_n_0\,
      O => interpInputAttr0(31)
    );
\interpInputAttr0[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(31),
      I1 => \unpackedVertex0_reg[color_r]\(31),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(31),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(31),
      O => \interpInputAttr0[31]_i_2_n_0\
    );
\interpInputAttr0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(3),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(3),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[3]_i_2_n_0\,
      O => interpInputAttr0(3)
    );
\interpInputAttr0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(3),
      I1 => \unpackedVertex0_reg[color_r]\(3),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(3),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(3),
      O => \interpInputAttr0[3]_i_2_n_0\
    );
\interpInputAttr0[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(4),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(4),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[4]_i_2_n_0\,
      O => interpInputAttr0(4)
    );
\interpInputAttr0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(4),
      I1 => \unpackedVertex0_reg[color_r]\(4),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(4),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(4),
      O => \interpInputAttr0[4]_i_2_n_0\
    );
\interpInputAttr0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(5),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(5),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[5]_i_2_n_0\,
      O => interpInputAttr0(5)
    );
\interpInputAttr0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(5),
      I1 => \unpackedVertex0_reg[color_r]\(5),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(5),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(5),
      O => \interpInputAttr0[5]_i_2_n_0\
    );
\interpInputAttr0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(6),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(6),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[6]_i_2_n_0\,
      O => interpInputAttr0(6)
    );
\interpInputAttr0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(6),
      I1 => \unpackedVertex0_reg[color_r]\(6),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(6),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(6),
      O => \interpInputAttr0[6]_i_2_n_0\
    );
\interpInputAttr0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(7),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(7),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[7]_i_2_n_0\,
      O => interpInputAttr0(7)
    );
\interpInputAttr0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(7),
      I1 => \unpackedVertex0_reg[color_r]\(7),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(7),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(7),
      O => \interpInputAttr0[7]_i_2_n_0\
    );
\interpInputAttr0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(8),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(8),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[8]_i_2_n_0\,
      O => interpInputAttr0(8)
    );
\interpInputAttr0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(8),
      I1 => \unpackedVertex0_reg[color_r]\(8),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(8),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(8),
      O => \interpInputAttr0[8]_i_2_n_0\
    );
\interpInputAttr0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_a]\(9),
      I1 => currentInterpolatorState(0),
      I2 => \unpackedVertex0_reg[color_b]\(9),
      I3 => currentInterpolatorState(2),
      I4 => \interpInputAttr0[9]_i_2_n_0\,
      O => interpInputAttr0(9)
    );
\interpInputAttr0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \unpackedVertex0_reg[color_g]\(9),
      I1 => \unpackedVertex0_reg[color_r]\(9),
      I2 => currentInterpolatorState(1),
      I3 => \unpackedVertex0_reg[ty]\(9),
      I4 => currentInterpolatorState(0),
      I5 => \unpackedVertex0_reg[tx]\(9),
      O => \interpInputAttr0[9]_i_2_n_0\
    );
\interpInputAttr0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(0),
      Q => \^dbg_rastbarycentricb\(0),
      R => '0'
    );
\interpInputAttr0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(10),
      Q => \^dbg_rastbarycentricb\(10),
      R => '0'
    );
\interpInputAttr0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(11),
      Q => \^dbg_rastbarycentricb\(11),
      R => '0'
    );
\interpInputAttr0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(12),
      Q => \^dbg_rastbarycentricb\(12),
      R => '0'
    );
\interpInputAttr0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(13),
      Q => \^dbg_rastbarycentricb\(13),
      R => '0'
    );
\interpInputAttr0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(14),
      Q => \^dbg_rastbarycentricb\(14),
      R => '0'
    );
\interpInputAttr0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(15),
      Q => \^dbg_rastbarycentricb\(15),
      R => '0'
    );
\interpInputAttr0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(16),
      Q => \^dbg_rastbarycentricb\(16),
      R => '0'
    );
\interpInputAttr0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(17),
      Q => \^dbg_rastbarycentricb\(17),
      R => '0'
    );
\interpInputAttr0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(18),
      Q => \^dbg_rastbarycentricb\(18),
      R => '0'
    );
\interpInputAttr0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(19),
      Q => \^dbg_rastbarycentricb\(19),
      R => '0'
    );
\interpInputAttr0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(1),
      Q => \^dbg_rastbarycentricb\(1),
      R => '0'
    );
\interpInputAttr0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(20),
      Q => \^dbg_rastbarycentricb\(20),
      R => '0'
    );
\interpInputAttr0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(21),
      Q => \^dbg_rastbarycentricb\(21),
      R => '0'
    );
\interpInputAttr0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(22),
      Q => \^dbg_rastbarycentricb\(22),
      R => '0'
    );
\interpInputAttr0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(23),
      Q => \^dbg_rastbarycentricb\(23),
      R => '0'
    );
\interpInputAttr0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(24),
      Q => \^dbg_rastbarycentricb\(24),
      R => '0'
    );
\interpInputAttr0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(25),
      Q => \^dbg_rastbarycentricb\(25),
      R => '0'
    );
\interpInputAttr0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(26),
      Q => \^dbg_rastbarycentricb\(26),
      R => '0'
    );
\interpInputAttr0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(27),
      Q => \^dbg_rastbarycentricb\(27),
      R => '0'
    );
\interpInputAttr0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(28),
      Q => \^dbg_rastbarycentricb\(28),
      R => '0'
    );
\interpInputAttr0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(29),
      Q => \^dbg_rastbarycentricb\(29),
      R => '0'
    );
\interpInputAttr0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(2),
      Q => \^dbg_rastbarycentricb\(2),
      R => '0'
    );
\interpInputAttr0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(30),
      Q => \^dbg_rastbarycentricb\(30),
      R => '0'
    );
\interpInputAttr0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(31),
      Q => \^dbg_rastbarycentricb\(31),
      R => '0'
    );
\interpInputAttr0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(3),
      Q => \^dbg_rastbarycentricb\(3),
      R => '0'
    );
\interpInputAttr0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(4),
      Q => \^dbg_rastbarycentricb\(4),
      R => '0'
    );
\interpInputAttr0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(5),
      Q => \^dbg_rastbarycentricb\(5),
      R => '0'
    );
\interpInputAttr0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(6),
      Q => \^dbg_rastbarycentricb\(6),
      R => '0'
    );
\interpInputAttr0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(7),
      Q => \^dbg_rastbarycentricb\(7),
      R => '0'
    );
\interpInputAttr0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(8),
      Q => \^dbg_rastbarycentricb\(8),
      R => '0'
    );
\interpInputAttr0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr0(9),
      Q => \^dbg_rastbarycentricb\(9),
      R => '0'
    );
\interpInputAttr10[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(0),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(0),
      I5 => \interpInputAttr10[0]_i_2_n_0\,
      O => interpInputAttr10(0)
    );
\interpInputAttr10[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[0]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(0),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(0),
      O => \interpInputAttr10[0]_i_2_n_0\
    );
\interpInputAttr10[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(0),
      I5 => \unpackedVertex10_reg[color_g]\(0),
      O => \interpInputAttr10[0]_i_3_n_0\
    );
\interpInputAttr10[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(10),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(10),
      I5 => \interpInputAttr10[10]_i_2_n_0\,
      O => interpInputAttr10(10)
    );
\interpInputAttr10[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[10]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(10),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(10),
      O => \interpInputAttr10[10]_i_2_n_0\
    );
\interpInputAttr10[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(10),
      I5 => \unpackedVertex10_reg[color_g]\(10),
      O => \interpInputAttr10[10]_i_3_n_0\
    );
\interpInputAttr10[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(11),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(11),
      I5 => \interpInputAttr10[11]_i_2_n_0\,
      O => interpInputAttr10(11)
    );
\interpInputAttr10[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[11]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(11),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(11),
      O => \interpInputAttr10[11]_i_2_n_0\
    );
\interpInputAttr10[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(11),
      I5 => \unpackedVertex10_reg[color_g]\(11),
      O => \interpInputAttr10[11]_i_3_n_0\
    );
\interpInputAttr10[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(12),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(12),
      I5 => \interpInputAttr10[12]_i_2_n_0\,
      O => interpInputAttr10(12)
    );
\interpInputAttr10[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[12]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(12),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(12),
      O => \interpInputAttr10[12]_i_2_n_0\
    );
\interpInputAttr10[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(12),
      I5 => \unpackedVertex10_reg[color_g]\(12),
      O => \interpInputAttr10[12]_i_3_n_0\
    );
\interpInputAttr10[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(13),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(13),
      I5 => \interpInputAttr10[13]_i_2_n_0\,
      O => interpInputAttr10(13)
    );
\interpInputAttr10[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[13]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(13),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(13),
      O => \interpInputAttr10[13]_i_2_n_0\
    );
\interpInputAttr10[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(13),
      I5 => \unpackedVertex10_reg[color_g]\(13),
      O => \interpInputAttr10[13]_i_3_n_0\
    );
\interpInputAttr10[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(14),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(14),
      I5 => \interpInputAttr10[14]_i_2_n_0\,
      O => interpInputAttr10(14)
    );
\interpInputAttr10[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[14]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(14),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(14),
      O => \interpInputAttr10[14]_i_2_n_0\
    );
\interpInputAttr10[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(14),
      I5 => \unpackedVertex10_reg[color_g]\(14),
      O => \interpInputAttr10[14]_i_3_n_0\
    );
\interpInputAttr10[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(15),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(15),
      I5 => \interpInputAttr10[15]_i_2_n_0\,
      O => interpInputAttr10(15)
    );
\interpInputAttr10[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[15]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(15),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(15),
      O => \interpInputAttr10[15]_i_2_n_0\
    );
\interpInputAttr10[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(15),
      I5 => \unpackedVertex10_reg[color_g]\(15),
      O => \interpInputAttr10[15]_i_3_n_0\
    );
\interpInputAttr10[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(16),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(16),
      I5 => \interpInputAttr10[16]_i_2_n_0\,
      O => interpInputAttr10(16)
    );
\interpInputAttr10[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[16]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(16),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(16),
      O => \interpInputAttr10[16]_i_2_n_0\
    );
\interpInputAttr10[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(16),
      I5 => \unpackedVertex10_reg[color_g]\(16),
      O => \interpInputAttr10[16]_i_3_n_0\
    );
\interpInputAttr10[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(17),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(17),
      I5 => \interpInputAttr10[17]_i_2_n_0\,
      O => interpInputAttr10(17)
    );
\interpInputAttr10[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[17]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(17),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(17),
      O => \interpInputAttr10[17]_i_2_n_0\
    );
\interpInputAttr10[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(17),
      I5 => \unpackedVertex10_reg[color_g]\(17),
      O => \interpInputAttr10[17]_i_3_n_0\
    );
\interpInputAttr10[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(18),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(18),
      I5 => \interpInputAttr10[18]_i_2_n_0\,
      O => interpInputAttr10(18)
    );
\interpInputAttr10[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[18]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(18),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(18),
      O => \interpInputAttr10[18]_i_2_n_0\
    );
\interpInputAttr10[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(18),
      I5 => \unpackedVertex10_reg[color_g]\(18),
      O => \interpInputAttr10[18]_i_3_n_0\
    );
\interpInputAttr10[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(19),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(19),
      I5 => \interpInputAttr10[19]_i_2_n_0\,
      O => interpInputAttr10(19)
    );
\interpInputAttr10[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[19]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(19),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(19),
      O => \interpInputAttr10[19]_i_2_n_0\
    );
\interpInputAttr10[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(19),
      I5 => \unpackedVertex10_reg[color_g]\(19),
      O => \interpInputAttr10[19]_i_3_n_0\
    );
\interpInputAttr10[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(1),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(1),
      I5 => \interpInputAttr10[1]_i_2_n_0\,
      O => interpInputAttr10(1)
    );
\interpInputAttr10[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[1]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(1),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(1),
      O => \interpInputAttr10[1]_i_2_n_0\
    );
\interpInputAttr10[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(1),
      I5 => \unpackedVertex10_reg[color_g]\(1),
      O => \interpInputAttr10[1]_i_3_n_0\
    );
\interpInputAttr10[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(20),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(20),
      I5 => \interpInputAttr10[20]_i_2_n_0\,
      O => interpInputAttr10(20)
    );
\interpInputAttr10[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[20]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(20),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(20),
      O => \interpInputAttr10[20]_i_2_n_0\
    );
\interpInputAttr10[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(20),
      I5 => \unpackedVertex10_reg[color_g]\(20),
      O => \interpInputAttr10[20]_i_3_n_0\
    );
\interpInputAttr10[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(21),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(21),
      I5 => \interpInputAttr10[21]_i_2_n_0\,
      O => interpInputAttr10(21)
    );
\interpInputAttr10[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[21]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(21),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(21),
      O => \interpInputAttr10[21]_i_2_n_0\
    );
\interpInputAttr10[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(21),
      I5 => \unpackedVertex10_reg[color_g]\(21),
      O => \interpInputAttr10[21]_i_3_n_0\
    );
\interpInputAttr10[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(22),
      I3 => currentInterpolatorState(0),
      I4 => \unpackedVertex10_reg[color_b]\(22),
      I5 => \interpInputAttr10[22]_i_2_n_0\,
      O => interpInputAttr10(22)
    );
\interpInputAttr10[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[22]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(22),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(22),
      O => \interpInputAttr10[22]_i_2_n_0\
    );
\interpInputAttr10[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(22),
      I5 => \unpackedVertex10_reg[color_g]\(22),
      O => \interpInputAttr10[22]_i_3_n_0\
    );
\interpInputAttr10[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(23),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(23),
      I5 => \interpInputAttr10[23]_i_2_n_0\,
      O => interpInputAttr10(23)
    );
\interpInputAttr10[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[23]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(23),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(23),
      O => \interpInputAttr10[23]_i_2_n_0\
    );
\interpInputAttr10[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(23),
      I5 => \unpackedVertex10_reg[color_g]\(23),
      O => \interpInputAttr10[23]_i_3_n_0\
    );
\interpInputAttr10[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(24),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(24),
      I5 => \interpInputAttr10[24]_i_2_n_0\,
      O => interpInputAttr10(24)
    );
\interpInputAttr10[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[24]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(24),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(24),
      O => \interpInputAttr10[24]_i_2_n_0\
    );
\interpInputAttr10[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(24),
      I5 => \unpackedVertex10_reg[color_g]\(24),
      O => \interpInputAttr10[24]_i_3_n_0\
    );
\interpInputAttr10[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(25),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(25),
      I5 => \interpInputAttr10[25]_i_2_n_0\,
      O => interpInputAttr10(25)
    );
\interpInputAttr10[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[25]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(25),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(25),
      O => \interpInputAttr10[25]_i_2_n_0\
    );
\interpInputAttr10[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(25),
      I5 => \unpackedVertex10_reg[color_g]\(25),
      O => \interpInputAttr10[25]_i_3_n_0\
    );
\interpInputAttr10[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(26),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(26),
      I5 => \interpInputAttr10[26]_i_2_n_0\,
      O => interpInputAttr10(26)
    );
\interpInputAttr10[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[26]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(26),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(26),
      O => \interpInputAttr10[26]_i_2_n_0\
    );
\interpInputAttr10[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(26),
      I5 => \unpackedVertex10_reg[color_g]\(26),
      O => \interpInputAttr10[26]_i_3_n_0\
    );
\interpInputAttr10[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(27),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(27),
      I5 => \interpInputAttr10[27]_i_2_n_0\,
      O => interpInputAttr10(27)
    );
\interpInputAttr10[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[27]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(27),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(27),
      O => \interpInputAttr10[27]_i_2_n_0\
    );
\interpInputAttr10[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(27),
      I5 => \unpackedVertex10_reg[color_g]\(27),
      O => \interpInputAttr10[27]_i_3_n_0\
    );
\interpInputAttr10[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(28),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(28),
      I5 => \interpInputAttr10[28]_i_2_n_0\,
      O => interpInputAttr10(28)
    );
\interpInputAttr10[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[28]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(28),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(28),
      O => \interpInputAttr10[28]_i_2_n_0\
    );
\interpInputAttr10[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(28),
      I5 => \unpackedVertex10_reg[color_g]\(28),
      O => \interpInputAttr10[28]_i_3_n_0\
    );
\interpInputAttr10[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(29),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(29),
      I5 => \interpInputAttr10[29]_i_2_n_0\,
      O => interpInputAttr10(29)
    );
\interpInputAttr10[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[29]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(29),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(29),
      O => \interpInputAttr10[29]_i_2_n_0\
    );
\interpInputAttr10[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(29),
      I5 => \unpackedVertex10_reg[color_g]\(29),
      O => \interpInputAttr10[29]_i_3_n_0\
    );
\interpInputAttr10[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(2),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(2),
      I5 => \interpInputAttr10[2]_i_2_n_0\,
      O => interpInputAttr10(2)
    );
\interpInputAttr10[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[2]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(2),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(2),
      O => \interpInputAttr10[2]_i_2_n_0\
    );
\interpInputAttr10[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(2),
      I5 => \unpackedVertex10_reg[color_g]\(2),
      O => \interpInputAttr10[2]_i_3_n_0\
    );
\interpInputAttr10[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(30),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(30),
      I5 => \interpInputAttr10[30]_i_2_n_0\,
      O => interpInputAttr10(30)
    );
\interpInputAttr10[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[30]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(30),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(30),
      O => \interpInputAttr10[30]_i_2_n_0\
    );
\interpInputAttr10[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(30),
      I5 => \unpackedVertex10_reg[color_g]\(30),
      O => \interpInputAttr10[30]_i_3_n_0\
    );
\interpInputAttr10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(31),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(31),
      I5 => \interpInputAttr10[31]_i_2_n_0\,
      O => interpInputAttr10(31)
    );
\interpInputAttr10[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[31]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(31),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(31),
      O => \interpInputAttr10[31]_i_2_n_0\
    );
\interpInputAttr10[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(31),
      I5 => \unpackedVertex10_reg[color_g]\(31),
      O => \interpInputAttr10[31]_i_3_n_0\
    );
\interpInputAttr10[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(3),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(3),
      I5 => \interpInputAttr10[3]_i_2_n_0\,
      O => interpInputAttr10(3)
    );
\interpInputAttr10[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[3]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(3),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(3),
      O => \interpInputAttr10[3]_i_2_n_0\
    );
\interpInputAttr10[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(3),
      I5 => \unpackedVertex10_reg[color_g]\(3),
      O => \interpInputAttr10[3]_i_3_n_0\
    );
\interpInputAttr10[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(4),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(4),
      I5 => \interpInputAttr10[4]_i_2_n_0\,
      O => interpInputAttr10(4)
    );
\interpInputAttr10[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[4]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(4),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(4),
      O => \interpInputAttr10[4]_i_2_n_0\
    );
\interpInputAttr10[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(4),
      I5 => \unpackedVertex10_reg[color_g]\(4),
      O => \interpInputAttr10[4]_i_3_n_0\
    );
\interpInputAttr10[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(5),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(5),
      I5 => \interpInputAttr10[5]_i_2_n_0\,
      O => interpInputAttr10(5)
    );
\interpInputAttr10[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[5]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(5),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(5),
      O => \interpInputAttr10[5]_i_2_n_0\
    );
\interpInputAttr10[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(5),
      I5 => \unpackedVertex10_reg[color_g]\(5),
      O => \interpInputAttr10[5]_i_3_n_0\
    );
\interpInputAttr10[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(6),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(6),
      I5 => \interpInputAttr10[6]_i_2_n_0\,
      O => interpInputAttr10(6)
    );
\interpInputAttr10[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[6]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(6),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(6),
      O => \interpInputAttr10[6]_i_2_n_0\
    );
\interpInputAttr10[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(6),
      I5 => \unpackedVertex10_reg[color_g]\(6),
      O => \interpInputAttr10[6]_i_3_n_0\
    );
\interpInputAttr10[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(7),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(7),
      I5 => \interpInputAttr10[7]_i_2_n_0\,
      O => interpInputAttr10(7)
    );
\interpInputAttr10[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[7]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(7),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(7),
      O => \interpInputAttr10[7]_i_2_n_0\
    );
\interpInputAttr10[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(7),
      I5 => \unpackedVertex10_reg[color_g]\(7),
      O => \interpInputAttr10[7]_i_3_n_0\
    );
\interpInputAttr10[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(8),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(8),
      I5 => \interpInputAttr10[8]_i_2_n_0\,
      O => interpInputAttr10(8)
    );
\interpInputAttr10[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[8]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(8),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(8),
      O => \interpInputAttr10[8]_i_2_n_0\
    );
\interpInputAttr10[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(8),
      I5 => \unpackedVertex10_reg[color_g]\(8),
      O => \interpInputAttr10[8]_i_3_n_0\
    );
\interpInputAttr10[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex10_reg[color_a]\(9),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_b]\(9),
      I5 => \interpInputAttr10[9]_i_2_n_0\,
      O => interpInputAttr10(9)
    );
\interpInputAttr10[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr10[9]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \unpackedVertex10_reg[tx]\(9),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex10_reg[ty]\(9),
      O => \interpInputAttr10[9]_i_2_n_0\
    );
\interpInputAttr10[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex10_reg[color_r]\(9),
      I5 => \unpackedVertex10_reg[color_g]\(9),
      O => \interpInputAttr10[9]_i_3_n_0\
    );
\interpInputAttr10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(0),
      Q => \interpInputAttr10_reg_n_0_[0]\,
      R => '0'
    );
\interpInputAttr10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(10),
      Q => \interpInputAttr10_reg_n_0_[10]\,
      R => '0'
    );
\interpInputAttr10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(11),
      Q => \interpInputAttr10_reg_n_0_[11]\,
      R => '0'
    );
\interpInputAttr10_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(12),
      Q => \interpInputAttr10_reg_n_0_[12]\,
      R => '0'
    );
\interpInputAttr10_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(13),
      Q => \interpInputAttr10_reg_n_0_[13]\,
      R => '0'
    );
\interpInputAttr10_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(14),
      Q => \interpInputAttr10_reg_n_0_[14]\,
      R => '0'
    );
\interpInputAttr10_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(15),
      Q => \interpInputAttr10_reg_n_0_[15]\,
      R => '0'
    );
\interpInputAttr10_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(16),
      Q => \interpInputAttr10_reg_n_0_[16]\,
      R => '0'
    );
\interpInputAttr10_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(17),
      Q => \interpInputAttr10_reg_n_0_[17]\,
      R => '0'
    );
\interpInputAttr10_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(18),
      Q => \interpInputAttr10_reg_n_0_[18]\,
      R => '0'
    );
\interpInputAttr10_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(19),
      Q => \interpInputAttr10_reg_n_0_[19]\,
      R => '0'
    );
\interpInputAttr10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(1),
      Q => \interpInputAttr10_reg_n_0_[1]\,
      R => '0'
    );
\interpInputAttr10_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(20),
      Q => \interpInputAttr10_reg_n_0_[20]\,
      R => '0'
    );
\interpInputAttr10_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(21),
      Q => \interpInputAttr10_reg_n_0_[21]\,
      R => '0'
    );
\interpInputAttr10_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(22),
      Q => \interpInputAttr10_reg_n_0_[22]\,
      R => '0'
    );
\interpInputAttr10_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(23),
      Q => \interpInputAttr10_reg_n_0_[23]\,
      R => '0'
    );
\interpInputAttr10_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(24),
      Q => \interpInputAttr10_reg_n_0_[24]\,
      R => '0'
    );
\interpInputAttr10_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(25),
      Q => \interpInputAttr10_reg_n_0_[25]\,
      R => '0'
    );
\interpInputAttr10_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(26),
      Q => \interpInputAttr10_reg_n_0_[26]\,
      R => '0'
    );
\interpInputAttr10_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(27),
      Q => \interpInputAttr10_reg_n_0_[27]\,
      R => '0'
    );
\interpInputAttr10_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(28),
      Q => \interpInputAttr10_reg_n_0_[28]\,
      R => '0'
    );
\interpInputAttr10_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(29),
      Q => \interpInputAttr10_reg_n_0_[29]\,
      R => '0'
    );
\interpInputAttr10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(2),
      Q => \interpInputAttr10_reg_n_0_[2]\,
      R => '0'
    );
\interpInputAttr10_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(30),
      Q => \interpInputAttr10_reg_n_0_[30]\,
      R => '0'
    );
\interpInputAttr10_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(31),
      Q => \interpInputAttr10_reg_n_0_[31]\,
      R => '0'
    );
\interpInputAttr10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(3),
      Q => \interpInputAttr10_reg_n_0_[3]\,
      R => '0'
    );
\interpInputAttr10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(4),
      Q => \interpInputAttr10_reg_n_0_[4]\,
      R => '0'
    );
\interpInputAttr10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(5),
      Q => \interpInputAttr10_reg_n_0_[5]\,
      R => '0'
    );
\interpInputAttr10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(6),
      Q => \interpInputAttr10_reg_n_0_[6]\,
      R => '0'
    );
\interpInputAttr10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(7),
      Q => \interpInputAttr10_reg_n_0_[7]\,
      R => '0'
    );
\interpInputAttr10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(8),
      Q => \interpInputAttr10_reg_n_0_[8]\,
      R => '0'
    );
\interpInputAttr10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr10(9),
      Q => \interpInputAttr10_reg_n_0_[9]\,
      R => '0'
    );
\interpInputAttr20[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(0),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(0),
      I5 => \interpInputAttr20[0]_i_2_n_0\,
      O => interpInputAttr20(0)
    );
\interpInputAttr20[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[0]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(0),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(0),
      O => \interpInputAttr20[0]_i_2_n_0\
    );
\interpInputAttr20[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(0),
      I5 => \unpackedVertex20_reg[color_g]\(0),
      O => \interpInputAttr20[0]_i_3_n_0\
    );
\interpInputAttr20[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(10),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(10),
      I5 => \interpInputAttr20[10]_i_2_n_0\,
      O => interpInputAttr20(10)
    );
\interpInputAttr20[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[10]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(10),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(10),
      O => \interpInputAttr20[10]_i_2_n_0\
    );
\interpInputAttr20[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(10),
      I5 => \unpackedVertex20_reg[color_g]\(10),
      O => \interpInputAttr20[10]_i_3_n_0\
    );
\interpInputAttr20[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(11),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(11),
      I5 => \interpInputAttr20[11]_i_2_n_0\,
      O => interpInputAttr20(11)
    );
\interpInputAttr20[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[11]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(11),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(11),
      O => \interpInputAttr20[11]_i_2_n_0\
    );
\interpInputAttr20[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(11),
      I5 => \unpackedVertex20_reg[color_g]\(11),
      O => \interpInputAttr20[11]_i_3_n_0\
    );
\interpInputAttr20[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(12),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(12),
      I5 => \interpInputAttr20[12]_i_2_n_0\,
      O => interpInputAttr20(12)
    );
\interpInputAttr20[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[12]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(12),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(12),
      O => \interpInputAttr20[12]_i_2_n_0\
    );
\interpInputAttr20[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(12),
      I5 => \unpackedVertex20_reg[color_g]\(12),
      O => \interpInputAttr20[12]_i_3_n_0\
    );
\interpInputAttr20[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(13),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(13),
      I5 => \interpInputAttr20[13]_i_2_n_0\,
      O => interpInputAttr20(13)
    );
\interpInputAttr20[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[13]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(13),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(13),
      O => \interpInputAttr20[13]_i_2_n_0\
    );
\interpInputAttr20[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(13),
      I5 => \unpackedVertex20_reg[color_g]\(13),
      O => \interpInputAttr20[13]_i_3_n_0\
    );
\interpInputAttr20[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(14),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(14),
      I5 => \interpInputAttr20[14]_i_2_n_0\,
      O => interpInputAttr20(14)
    );
\interpInputAttr20[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[14]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(14),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(14),
      O => \interpInputAttr20[14]_i_2_n_0\
    );
\interpInputAttr20[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(14),
      I5 => \unpackedVertex20_reg[color_g]\(14),
      O => \interpInputAttr20[14]_i_3_n_0\
    );
\interpInputAttr20[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(15),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(15),
      I5 => \interpInputAttr20[15]_i_2_n_0\,
      O => interpInputAttr20(15)
    );
\interpInputAttr20[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[15]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(15),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(15),
      O => \interpInputAttr20[15]_i_2_n_0\
    );
\interpInputAttr20[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(15),
      I5 => \unpackedVertex20_reg[color_g]\(15),
      O => \interpInputAttr20[15]_i_3_n_0\
    );
\interpInputAttr20[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(16),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(16),
      I5 => \interpInputAttr20[16]_i_2_n_0\,
      O => interpInputAttr20(16)
    );
\interpInputAttr20[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[16]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(16),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(16),
      O => \interpInputAttr20[16]_i_2_n_0\
    );
\interpInputAttr20[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(16),
      I5 => \unpackedVertex20_reg[color_g]\(16),
      O => \interpInputAttr20[16]_i_3_n_0\
    );
\interpInputAttr20[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(17),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(17),
      I5 => \interpInputAttr20[17]_i_2_n_0\,
      O => interpInputAttr20(17)
    );
\interpInputAttr20[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[17]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(17),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(17),
      O => \interpInputAttr20[17]_i_2_n_0\
    );
\interpInputAttr20[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(17),
      I5 => \unpackedVertex20_reg[color_g]\(17),
      O => \interpInputAttr20[17]_i_3_n_0\
    );
\interpInputAttr20[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(18),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(18),
      I5 => \interpInputAttr20[18]_i_2_n_0\,
      O => interpInputAttr20(18)
    );
\interpInputAttr20[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[18]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(18),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(18),
      O => \interpInputAttr20[18]_i_2_n_0\
    );
\interpInputAttr20[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(18),
      I5 => \unpackedVertex20_reg[color_g]\(18),
      O => \interpInputAttr20[18]_i_3_n_0\
    );
\interpInputAttr20[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(19),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(19),
      I5 => \interpInputAttr20[19]_i_2_n_0\,
      O => interpInputAttr20(19)
    );
\interpInputAttr20[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[19]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(19),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(19),
      O => \interpInputAttr20[19]_i_2_n_0\
    );
\interpInputAttr20[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(19),
      I5 => \unpackedVertex20_reg[color_g]\(19),
      O => \interpInputAttr20[19]_i_3_n_0\
    );
\interpInputAttr20[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(1),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(1),
      I5 => \interpInputAttr20[1]_i_2_n_0\,
      O => interpInputAttr20(1)
    );
\interpInputAttr20[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[1]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(1),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(1),
      O => \interpInputAttr20[1]_i_2_n_0\
    );
\interpInputAttr20[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(1),
      I5 => \unpackedVertex20_reg[color_g]\(1),
      O => \interpInputAttr20[1]_i_3_n_0\
    );
\interpInputAttr20[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(20),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(20),
      I5 => \interpInputAttr20[20]_i_2_n_0\,
      O => interpInputAttr20(20)
    );
\interpInputAttr20[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[20]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(20),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(20),
      O => \interpInputAttr20[20]_i_2_n_0\
    );
\interpInputAttr20[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(20),
      I5 => \unpackedVertex20_reg[color_g]\(20),
      O => \interpInputAttr20[20]_i_3_n_0\
    );
\interpInputAttr20[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(21),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(21),
      I5 => \interpInputAttr20[21]_i_2_n_0\,
      O => interpInputAttr20(21)
    );
\interpInputAttr20[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[21]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(21),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(21),
      O => \interpInputAttr20[21]_i_2_n_0\
    );
\interpInputAttr20[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(21),
      I5 => \unpackedVertex20_reg[color_g]\(21),
      O => \interpInputAttr20[21]_i_3_n_0\
    );
\interpInputAttr20[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(22),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(22),
      I5 => \interpInputAttr20[22]_i_2_n_0\,
      O => interpInputAttr20(22)
    );
\interpInputAttr20[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[22]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(22),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(22),
      O => \interpInputAttr20[22]_i_2_n_0\
    );
\interpInputAttr20[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep__0_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(22),
      I5 => \unpackedVertex20_reg[color_g]\(22),
      O => \interpInputAttr20[22]_i_3_n_0\
    );
\interpInputAttr20[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(23),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(23),
      I5 => \interpInputAttr20[23]_i_2_n_0\,
      O => interpInputAttr20(23)
    );
\interpInputAttr20[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[23]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(23),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(23),
      O => \interpInputAttr20[23]_i_2_n_0\
    );
\interpInputAttr20[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(23),
      I5 => \unpackedVertex20_reg[color_g]\(23),
      O => \interpInputAttr20[23]_i_3_n_0\
    );
\interpInputAttr20[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(24),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(24),
      I5 => \interpInputAttr20[24]_i_2_n_0\,
      O => interpInputAttr20(24)
    );
\interpInputAttr20[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[24]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(24),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(24),
      O => \interpInputAttr20[24]_i_2_n_0\
    );
\interpInputAttr20[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(24),
      I5 => \unpackedVertex20_reg[color_g]\(24),
      O => \interpInputAttr20[24]_i_3_n_0\
    );
\interpInputAttr20[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(25),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(25),
      I5 => \interpInputAttr20[25]_i_2_n_0\,
      O => interpInputAttr20(25)
    );
\interpInputAttr20[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[25]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(25),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(25),
      O => \interpInputAttr20[25]_i_2_n_0\
    );
\interpInputAttr20[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(25),
      I5 => \unpackedVertex20_reg[color_g]\(25),
      O => \interpInputAttr20[25]_i_3_n_0\
    );
\interpInputAttr20[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(26),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(26),
      I5 => \interpInputAttr20[26]_i_2_n_0\,
      O => interpInputAttr20(26)
    );
\interpInputAttr20[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[26]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(26),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(26),
      O => \interpInputAttr20[26]_i_2_n_0\
    );
\interpInputAttr20[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(26),
      I5 => \unpackedVertex20_reg[color_g]\(26),
      O => \interpInputAttr20[26]_i_3_n_0\
    );
\interpInputAttr20[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(27),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(27),
      I5 => \interpInputAttr20[27]_i_2_n_0\,
      O => interpInputAttr20(27)
    );
\interpInputAttr20[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[27]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(27),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(27),
      O => \interpInputAttr20[27]_i_2_n_0\
    );
\interpInputAttr20[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(27),
      I5 => \unpackedVertex20_reg[color_g]\(27),
      O => \interpInputAttr20[27]_i_3_n_0\
    );
\interpInputAttr20[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(28),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(28),
      I5 => \interpInputAttr20[28]_i_2_n_0\,
      O => interpInputAttr20(28)
    );
\interpInputAttr20[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[28]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(28),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(28),
      O => \interpInputAttr20[28]_i_2_n_0\
    );
\interpInputAttr20[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(28),
      I5 => \unpackedVertex20_reg[color_g]\(28),
      O => \interpInputAttr20[28]_i_3_n_0\
    );
\interpInputAttr20[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(29),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(29),
      I5 => \interpInputAttr20[29]_i_2_n_0\,
      O => interpInputAttr20(29)
    );
\interpInputAttr20[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[29]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(29),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(29),
      O => \interpInputAttr20[29]_i_2_n_0\
    );
\interpInputAttr20[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(29),
      I5 => \unpackedVertex20_reg[color_g]\(29),
      O => \interpInputAttr20[29]_i_3_n_0\
    );
\interpInputAttr20[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(2),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(2),
      I5 => \interpInputAttr20[2]_i_2_n_0\,
      O => interpInputAttr20(2)
    );
\interpInputAttr20[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[2]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(2),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(2),
      O => \interpInputAttr20[2]_i_2_n_0\
    );
\interpInputAttr20[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(2),
      I5 => \unpackedVertex20_reg[color_g]\(2),
      O => \interpInputAttr20[2]_i_3_n_0\
    );
\interpInputAttr20[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(30),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(30),
      I5 => \interpInputAttr20[30]_i_2_n_0\,
      O => interpInputAttr20(30)
    );
\interpInputAttr20[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[30]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(30),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(30),
      O => \interpInputAttr20[30]_i_2_n_0\
    );
\interpInputAttr20[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(30),
      I5 => \unpackedVertex20_reg[color_g]\(30),
      O => \interpInputAttr20[30]_i_3_n_0\
    );
\interpInputAttr20[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B00080"
    )
        port map (
      I0 => \unpackedVertex20_reg[color_a]\(31),
      I1 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => useFlatShading,
      I4 => \unpackedVertex20_reg[color_b]\(31),
      I5 => \interpInputAttr20[31]_i_2_n_0\,
      O => interpInputAttr20(31)
    );
\interpInputAttr20[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[31]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(31),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(31),
      O => \interpInputAttr20[31]_i_2_n_0\
    );
\interpInputAttr20[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(31),
      I5 => \unpackedVertex20_reg[color_g]\(31),
      O => \interpInputAttr20[31]_i_3_n_0\
    );
\interpInputAttr20[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(3),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(3),
      I5 => \interpInputAttr20[3]_i_2_n_0\,
      O => interpInputAttr20(3)
    );
\interpInputAttr20[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[3]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(3),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(3),
      O => \interpInputAttr20[3]_i_2_n_0\
    );
\interpInputAttr20[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(3),
      I5 => \unpackedVertex20_reg[color_g]\(3),
      O => \interpInputAttr20[3]_i_3_n_0\
    );
\interpInputAttr20[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(4),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(4),
      I5 => \interpInputAttr20[4]_i_2_n_0\,
      O => interpInputAttr20(4)
    );
\interpInputAttr20[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[4]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(4),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(4),
      O => \interpInputAttr20[4]_i_2_n_0\
    );
\interpInputAttr20[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(4),
      I5 => \unpackedVertex20_reg[color_g]\(4),
      O => \interpInputAttr20[4]_i_3_n_0\
    );
\interpInputAttr20[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(5),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(5),
      I5 => \interpInputAttr20[5]_i_2_n_0\,
      O => interpInputAttr20(5)
    );
\interpInputAttr20[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[5]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(5),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(5),
      O => \interpInputAttr20[5]_i_2_n_0\
    );
\interpInputAttr20[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(5),
      I5 => \unpackedVertex20_reg[color_g]\(5),
      O => \interpInputAttr20[5]_i_3_n_0\
    );
\interpInputAttr20[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(6),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(6),
      I5 => \interpInputAttr20[6]_i_2_n_0\,
      O => interpInputAttr20(6)
    );
\interpInputAttr20[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[6]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(6),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(6),
      O => \interpInputAttr20[6]_i_2_n_0\
    );
\interpInputAttr20[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(6),
      I5 => \unpackedVertex20_reg[color_g]\(6),
      O => \interpInputAttr20[6]_i_3_n_0\
    );
\interpInputAttr20[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(7),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(7),
      I5 => \interpInputAttr20[7]_i_2_n_0\,
      O => interpInputAttr20(7)
    );
\interpInputAttr20[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[7]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(7),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(7),
      O => \interpInputAttr20[7]_i_2_n_0\
    );
\interpInputAttr20[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(7),
      I5 => \unpackedVertex20_reg[color_g]\(7),
      O => \interpInputAttr20[7]_i_3_n_0\
    );
\interpInputAttr20[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(8),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(8),
      I5 => \interpInputAttr20[8]_i_2_n_0\,
      O => interpInputAttr20(8)
    );
\interpInputAttr20[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[8]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(8),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(8),
      O => \interpInputAttr20[8]_i_2_n_0\
    );
\interpInputAttr20[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(8),
      I5 => \unpackedVertex20_reg[color_g]\(8),
      O => \interpInputAttr20[8]_i_3_n_0\
    );
\interpInputAttr20[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I1 => useFlatShading,
      I2 => \unpackedVertex20_reg[color_a]\(9),
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_b]\(9),
      I5 => \interpInputAttr20[9]_i_2_n_0\,
      O => interpInputAttr20(9)
    );
\interpInputAttr20[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABAAAAAAABAA"
    )
        port map (
      I0 => \interpInputAttr20[9]_i_3_n_0\,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \unpackedVertex20_reg[tx]\(9),
      I4 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I5 => \unpackedVertex20_reg[ty]\(9),
      O => \interpInputAttr20[9]_i_2_n_0\
    );
\interpInputAttr20[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000040000"
    )
        port map (
      I0 => useFlatShading,
      I1 => currentInterpolatorState(1),
      I2 => \FSM_sequential_currentInterpolatorState_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_currentInterpolatorState_reg[0]_rep_n_0\,
      I4 => \unpackedVertex20_reg[color_r]\(9),
      I5 => \unpackedVertex20_reg[color_g]\(9),
      O => \interpInputAttr20[9]_i_3_n_0\
    );
\interpInputAttr20_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(0),
      Q => \^q\(0),
      R => '0'
    );
\interpInputAttr20_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(10),
      Q => \^q\(10),
      R => '0'
    );
\interpInputAttr20_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(11),
      Q => \^q\(11),
      R => '0'
    );
\interpInputAttr20_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(12),
      Q => \^q\(12),
      R => '0'
    );
\interpInputAttr20_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(13),
      Q => \^q\(13),
      R => '0'
    );
\interpInputAttr20_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(14),
      Q => \^q\(14),
      R => '0'
    );
\interpInputAttr20_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(15),
      Q => \^q\(15),
      R => '0'
    );
\interpInputAttr20_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(16),
      Q => \^q\(16),
      R => '0'
    );
\interpInputAttr20_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(17),
      Q => \^q\(17),
      R => '0'
    );
\interpInputAttr20_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(18),
      Q => \^q\(18),
      R => '0'
    );
\interpInputAttr20_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(19),
      Q => \^q\(19),
      R => '0'
    );
\interpInputAttr20_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(1),
      Q => \^q\(1),
      R => '0'
    );
\interpInputAttr20_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(20),
      Q => \^q\(20),
      R => '0'
    );
\interpInputAttr20_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(21),
      Q => \^q\(21),
      R => '0'
    );
\interpInputAttr20_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(22),
      Q => \^q\(22),
      R => '0'
    );
\interpInputAttr20_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(23),
      Q => \^q\(23),
      R => '0'
    );
\interpInputAttr20_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(24),
      Q => \^q\(24),
      R => '0'
    );
\interpInputAttr20_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(25),
      Q => \^q\(25),
      R => '0'
    );
\interpInputAttr20_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(26),
      Q => \^q\(26),
      R => '0'
    );
\interpInputAttr20_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(27),
      Q => \^q\(27),
      R => '0'
    );
\interpInputAttr20_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(28),
      Q => \^q\(28),
      R => '0'
    );
\interpInputAttr20_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(29),
      Q => \^q\(29),
      R => '0'
    );
\interpInputAttr20_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(2),
      Q => \^q\(2),
      R => '0'
    );
\interpInputAttr20_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(30),
      Q => \^q\(30),
      R => '0'
    );
\interpInputAttr20_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(31),
      Q => \^q\(31),
      R => '0'
    );
\interpInputAttr20_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(3),
      Q => \^q\(3),
      R => '0'
    );
\interpInputAttr20_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(4),
      Q => \^q\(4),
      R => '0'
    );
\interpInputAttr20_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(5),
      Q => \^q\(5),
      R => '0'
    );
\interpInputAttr20_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(6),
      Q => \^q\(6),
      R => '0'
    );
\interpInputAttr20_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(7),
      Q => \^q\(7),
      R => '0'
    );
\interpInputAttr20_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(8),
      Q => \^q\(8),
      R => '0'
    );
\interpInputAttr20_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => interpInputAttr20(9),
      Q => \^q\(9),
      R => '0'
    );
mulGoSignal_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \newMulWaveIsReady_reg[0]__0_n_0\,
      I1 => newCnvWaveIsReady,
      I2 => \FSM_onehot_currentMultiplierState_reg_n_0_[2]\,
      I3 => \FSM_onehot_currentMultiplierState_reg_n_0_[1]\,
      I4 => \FSM_onehot_currentMultiplierState_reg_n_0_[4]\,
      I5 => \FSM_onehot_currentMultiplierState_reg_n_0_[3]\,
      O => mulGoSignal
    );
mulGoSignal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => mulGoSignal,
      Q => FPU_MUL_GO,
      R => '0'
    );
\newMulWaveIsReady_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \newMulWaveIsReady_reg[1]_srl7_n_0\,
      Q => \newMulWaveIsReady_reg[0]__0_n_0\,
      R => '0'
    );
\newMulWaveIsReady_reg[1]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => newMulWaveIsReady(7),
      Q => \newMulWaveIsReady_reg[1]_srl7_n_0\
    );
newWaveIsReady_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => newWaveIsReady,
      Q => newWaveIsReady_reg_n_0,
      R => '0'
    );
outputCollectorConverterProcessGoSignal_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => currentConverterState(0),
      I1 => cnv1GoSignal,
      O => outputCollectorConverterProcessGoSignal
    );
outputCollectorConverterProcessGoSignal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => outputCollectorConverterProcessGoSignal,
      Q => outputCollectorConverterProcessGoSignal_reg_n_0,
      R => '0'
    );
outputCollectorMainProcessGoSignal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_46,
      Q => outputCollectorMainProcessGoSignal_reg_n_0,
      R => DINTERP_FIFO_rd_en_i_1_n_0
    );
readyForNewPixel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => BarycentricBCFIFO_n_51,
      Q => readyForNewPixel_reg_n_0,
      R => '0'
    );
\statCyclesIdle[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => MultiplierDriverIsIdle_reg_n_0,
      I1 => InterpolatorDriverIsIdle_reg_n_0,
      I2 => ConverterDriverIsIdle_reg_n_0,
      I3 => OutputDriverIsIdle_reg_n_0,
      I4 => readyForNewPixel,
      O => statCyclesIdle0
    );
\statCyclesIdle[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cyclesidle\(0),
      O => \statCyclesIdle[7]_i_2_n_0\
    );
\statCyclesIdle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[7]_i_1_n_15\,
      Q => \^stat_cyclesidle\(0),
      R => '0'
    );
\statCyclesIdle_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[15]_i_1_n_13\,
      Q => \^stat_cyclesidle\(10),
      R => '0'
    );
\statCyclesIdle_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[15]_i_1_n_12\,
      Q => \^stat_cyclesidle\(11),
      R => '0'
    );
\statCyclesIdle_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[15]_i_1_n_11\,
      Q => \^stat_cyclesidle\(12),
      R => '0'
    );
\statCyclesIdle_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[15]_i_1_n_10\,
      Q => \^stat_cyclesidle\(13),
      R => '0'
    );
\statCyclesIdle_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[15]_i_1_n_9\,
      Q => \^stat_cyclesidle\(14),
      R => '0'
    );
\statCyclesIdle_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[15]_i_1_n_8\,
      Q => \^stat_cyclesidle\(15),
      R => '0'
    );
\statCyclesIdle_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesIdle_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesIdle_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesIdle_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[15]_i_1_n_3\,
      CO(3) => \statCyclesIdle_reg[15]_i_1_n_4\,
      CO(2) => \statCyclesIdle_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesIdle_reg[15]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[15]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[15]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[15]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[15]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[15]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[15]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesidle\(15 downto 8)
    );
\statCyclesIdle_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[23]_i_1_n_15\,
      Q => \^stat_cyclesidle\(16),
      R => '0'
    );
\statCyclesIdle_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[23]_i_1_n_14\,
      Q => \^stat_cyclesidle\(17),
      R => '0'
    );
\statCyclesIdle_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[23]_i_1_n_13\,
      Q => \^stat_cyclesidle\(18),
      R => '0'
    );
\statCyclesIdle_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[23]_i_1_n_12\,
      Q => \^stat_cyclesidle\(19),
      R => '0'
    );
\statCyclesIdle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[7]_i_1_n_14\,
      Q => \^stat_cyclesidle\(1),
      R => '0'
    );
\statCyclesIdle_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[23]_i_1_n_11\,
      Q => \^stat_cyclesidle\(20),
      R => '0'
    );
\statCyclesIdle_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[23]_i_1_n_10\,
      Q => \^stat_cyclesidle\(21),
      R => '0'
    );
\statCyclesIdle_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[23]_i_1_n_9\,
      Q => \^stat_cyclesidle\(22),
      R => '0'
    );
\statCyclesIdle_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[23]_i_1_n_8\,
      Q => \^stat_cyclesidle\(23),
      R => '0'
    );
\statCyclesIdle_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesIdle_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesIdle_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesIdle_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[23]_i_1_n_3\,
      CO(3) => \statCyclesIdle_reg[23]_i_1_n_4\,
      CO(2) => \statCyclesIdle_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesIdle_reg[23]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[23]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[23]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[23]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[23]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[23]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[23]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesidle\(23 downto 16)
    );
\statCyclesIdle_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[31]_i_2_n_15\,
      Q => \^stat_cyclesidle\(24),
      R => '0'
    );
\statCyclesIdle_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[31]_i_2_n_14\,
      Q => \^stat_cyclesidle\(25),
      R => '0'
    );
\statCyclesIdle_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[31]_i_2_n_13\,
      Q => \^stat_cyclesidle\(26),
      R => '0'
    );
\statCyclesIdle_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[31]_i_2_n_12\,
      Q => \^stat_cyclesidle\(27),
      R => '0'
    );
\statCyclesIdle_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[31]_i_2_n_11\,
      Q => \^stat_cyclesidle\(28),
      R => '0'
    );
\statCyclesIdle_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[31]_i_2_n_10\,
      Q => \^stat_cyclesidle\(29),
      R => '0'
    );
\statCyclesIdle_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[7]_i_1_n_13\,
      Q => \^stat_cyclesidle\(2),
      R => '0'
    );
\statCyclesIdle_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[31]_i_2_n_9\,
      Q => \^stat_cyclesidle\(30),
      R => '0'
    );
\statCyclesIdle_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[31]_i_2_n_8\,
      Q => \^stat_cyclesidle\(31),
      R => '0'
    );
\statCyclesIdle_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesIdle_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesIdle_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesIdle_reg[31]_i_2_n_1\,
      CO(5) => \statCyclesIdle_reg[31]_i_2_n_2\,
      CO(4) => \statCyclesIdle_reg[31]_i_2_n_3\,
      CO(3) => \statCyclesIdle_reg[31]_i_2_n_4\,
      CO(2) => \statCyclesIdle_reg[31]_i_2_n_5\,
      CO(1) => \statCyclesIdle_reg[31]_i_2_n_6\,
      CO(0) => \statCyclesIdle_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesIdle_reg[31]_i_2_n_8\,
      O(6) => \statCyclesIdle_reg[31]_i_2_n_9\,
      O(5) => \statCyclesIdle_reg[31]_i_2_n_10\,
      O(4) => \statCyclesIdle_reg[31]_i_2_n_11\,
      O(3) => \statCyclesIdle_reg[31]_i_2_n_12\,
      O(2) => \statCyclesIdle_reg[31]_i_2_n_13\,
      O(1) => \statCyclesIdle_reg[31]_i_2_n_14\,
      O(0) => \statCyclesIdle_reg[31]_i_2_n_15\,
      S(7 downto 0) => \^stat_cyclesidle\(31 downto 24)
    );
\statCyclesIdle_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[7]_i_1_n_12\,
      Q => \^stat_cyclesidle\(3),
      R => '0'
    );
\statCyclesIdle_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[7]_i_1_n_11\,
      Q => \^stat_cyclesidle\(4),
      R => '0'
    );
\statCyclesIdle_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[7]_i_1_n_10\,
      Q => \^stat_cyclesidle\(5),
      R => '0'
    );
\statCyclesIdle_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[7]_i_1_n_9\,
      Q => \^stat_cyclesidle\(6),
      R => '0'
    );
\statCyclesIdle_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[7]_i_1_n_8\,
      Q => \^stat_cyclesidle\(7),
      R => '0'
    );
\statCyclesIdle_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesIdle_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesIdle_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesIdle_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesIdle_reg[7]_i_1_n_3\,
      CO(3) => \statCyclesIdle_reg[7]_i_1_n_4\,
      CO(2) => \statCyclesIdle_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesIdle_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesIdle_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesIdle_reg[7]_i_1_n_8\,
      O(6) => \statCyclesIdle_reg[7]_i_1_n_9\,
      O(5) => \statCyclesIdle_reg[7]_i_1_n_10\,
      O(4) => \statCyclesIdle_reg[7]_i_1_n_11\,
      O(3) => \statCyclesIdle_reg[7]_i_1_n_12\,
      O(2) => \statCyclesIdle_reg[7]_i_1_n_13\,
      O(1) => \statCyclesIdle_reg[7]_i_1_n_14\,
      O(0) => \statCyclesIdle_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cyclesidle\(7 downto 1),
      S(0) => \statCyclesIdle[7]_i_2_n_0\
    );
\statCyclesIdle_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[15]_i_1_n_15\,
      Q => \^stat_cyclesidle\(8),
      R => '0'
    );
\statCyclesIdle_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => statCyclesIdle0,
      D => \statCyclesIdle_reg[15]_i_1_n_14\,
      Q => \^stat_cyclesidle\(9),
      R => '0'
    );
\statCyclesWaitingForOutput[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => TEXSAMP_OutFIFO_almost_full,
      I1 => readyForNewPixel,
      I2 => \FSM_onehot_currentState_reg_n_0_[5]\,
      I3 => statCyclesIdle0,
      O => \statCyclesWaitingForOutput[31]_i_1_n_0\
    );
\statCyclesWaitingForOutput[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cycleswaitingforoutput\(0),
      O => \statCyclesWaitingForOutput[7]_i_2_n_0\
    );
\statCyclesWaitingForOutput_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_15\,
      Q => \^stat_cycleswaitingforoutput\(0),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_13\,
      Q => \^stat_cycleswaitingforoutput\(10),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_12\,
      Q => \^stat_cycleswaitingforoutput\(11),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_11\,
      Q => \^stat_cycleswaitingforoutput\(12),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_10\,
      Q => \^stat_cycleswaitingforoutput\(13),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_9\,
      Q => \^stat_cycleswaitingforoutput\(14),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_8\,
      Q => \^stat_cycleswaitingforoutput\(15),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForOutput_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForOutput_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForOutput_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[15]_i_1_n_3\,
      CO(3) => \statCyclesWaitingForOutput_reg[15]_i_1_n_4\,
      CO(2) => \statCyclesWaitingForOutput_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForOutput_reg[15]_i_1_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[15]_i_1_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[15]_i_1_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[15]_i_1_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[15]_i_1_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[15]_i_1_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[15]_i_1_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingforoutput\(15 downto 8)
    );
\statCyclesWaitingForOutput_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_15\,
      Q => \^stat_cycleswaitingforoutput\(16),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_14\,
      Q => \^stat_cycleswaitingforoutput\(17),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_13\,
      Q => \^stat_cycleswaitingforoutput\(18),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_12\,
      Q => \^stat_cycleswaitingforoutput\(19),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_14\,
      Q => \^stat_cycleswaitingforoutput\(1),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_11\,
      Q => \^stat_cycleswaitingforoutput\(20),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_10\,
      Q => \^stat_cycleswaitingforoutput\(21),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_9\,
      Q => \^stat_cycleswaitingforoutput\(22),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[23]_i_1_n_8\,
      Q => \^stat_cycleswaitingforoutput\(23),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForOutput_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForOutput_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForOutput_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[23]_i_1_n_3\,
      CO(3) => \statCyclesWaitingForOutput_reg[23]_i_1_n_4\,
      CO(2) => \statCyclesWaitingForOutput_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForOutput_reg[23]_i_1_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[23]_i_1_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[23]_i_1_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[23]_i_1_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[23]_i_1_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[23]_i_1_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[23]_i_1_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingforoutput\(23 downto 16)
    );
\statCyclesWaitingForOutput_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_15\,
      Q => \^stat_cycleswaitingforoutput\(24),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_14\,
      Q => \^stat_cycleswaitingforoutput\(25),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_13\,
      Q => \^stat_cycleswaitingforoutput\(26),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_12\,
      Q => \^stat_cycleswaitingforoutput\(27),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_11\,
      Q => \^stat_cycleswaitingforoutput\(28),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_10\,
      Q => \^stat_cycleswaitingforoutput\(29),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_13\,
      Q => \^stat_cycleswaitingforoutput\(2),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_9\,
      Q => \^stat_cycleswaitingforoutput\(30),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[31]_i_2_n_8\,
      Q => \^stat_cycleswaitingforoutput\(31),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWaitingForOutput_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesWaitingForOutput_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesWaitingForOutput_reg[31]_i_2_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[31]_i_2_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[31]_i_2_n_3\,
      CO(3) => \statCyclesWaitingForOutput_reg[31]_i_2_n_4\,
      CO(2) => \statCyclesWaitingForOutput_reg[31]_i_2_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[31]_i_2_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWaitingForOutput_reg[31]_i_2_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[31]_i_2_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[31]_i_2_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[31]_i_2_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[31]_i_2_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[31]_i_2_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[31]_i_2_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[31]_i_2_n_15\,
      S(7 downto 0) => \^stat_cycleswaitingforoutput\(31 downto 24)
    );
\statCyclesWaitingForOutput_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_12\,
      Q => \^stat_cycleswaitingforoutput\(3),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_11\,
      Q => \^stat_cycleswaitingforoutput\(4),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_10\,
      Q => \^stat_cycleswaitingforoutput\(5),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_9\,
      Q => \^stat_cycleswaitingforoutput\(6),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[7]_i_1_n_8\,
      Q => \^stat_cycleswaitingforoutput\(7),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesWaitingForOutput_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesWaitingForOutput_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesWaitingForOutput_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesWaitingForOutput_reg[7]_i_1_n_3\,
      CO(3) => \statCyclesWaitingForOutput_reg[7]_i_1_n_4\,
      CO(2) => \statCyclesWaitingForOutput_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesWaitingForOutput_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesWaitingForOutput_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesWaitingForOutput_reg[7]_i_1_n_8\,
      O(6) => \statCyclesWaitingForOutput_reg[7]_i_1_n_9\,
      O(5) => \statCyclesWaitingForOutput_reg[7]_i_1_n_10\,
      O(4) => \statCyclesWaitingForOutput_reg[7]_i_1_n_11\,
      O(3) => \statCyclesWaitingForOutput_reg[7]_i_1_n_12\,
      O(2) => \statCyclesWaitingForOutput_reg[7]_i_1_n_13\,
      O(1) => \statCyclesWaitingForOutput_reg[7]_i_1_n_14\,
      O(0) => \statCyclesWaitingForOutput_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cycleswaitingforoutput\(7 downto 1),
      S(0) => \statCyclesWaitingForOutput[7]_i_2_n_0\
    );
\statCyclesWaitingForOutput_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_15\,
      Q => \^stat_cycleswaitingforoutput\(8),
      R => '0'
    );
\statCyclesWaitingForOutput_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWaitingForOutput[31]_i_1_n_0\,
      D => \statCyclesWaitingForOutput_reg[15]_i_1_n_14\,
      Q => \^stat_cycleswaitingforoutput\(9),
      R => '0'
    );
\statCyclesWorking[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => statCyclesIdle0,
      I1 => TEXSAMP_OutFIFO_almost_full,
      I2 => readyForNewPixel,
      I3 => \FSM_onehot_currentState_reg_n_0_[5]\,
      O => \statCyclesWorking[31]_i_1_n_0\
    );
\statCyclesWorking[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stat_cyclesspentworking\(0),
      O => \statCyclesWorking[7]_i_2_n_0\
    );
\statCyclesWorking_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[7]_i_1_n_15\,
      Q => \^stat_cyclesspentworking\(0),
      R => '0'
    );
\statCyclesWorking_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[15]_i_1_n_13\,
      Q => \^stat_cyclesspentworking\(10),
      R => '0'
    );
\statCyclesWorking_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[15]_i_1_n_12\,
      Q => \^stat_cyclesspentworking\(11),
      R => '0'
    );
\statCyclesWorking_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[15]_i_1_n_11\,
      Q => \^stat_cyclesspentworking\(12),
      R => '0'
    );
\statCyclesWorking_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[15]_i_1_n_10\,
      Q => \^stat_cyclesspentworking\(13),
      R => '0'
    );
\statCyclesWorking_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[15]_i_1_n_9\,
      Q => \^stat_cyclesspentworking\(14),
      R => '0'
    );
\statCyclesWorking_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[15]_i_1_n_8\,
      Q => \^stat_cyclesspentworking\(15),
      R => '0'
    );
\statCyclesWorking_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWorking_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWorking_reg[15]_i_1_n_0\,
      CO(6) => \statCyclesWorking_reg[15]_i_1_n_1\,
      CO(5) => \statCyclesWorking_reg[15]_i_1_n_2\,
      CO(4) => \statCyclesWorking_reg[15]_i_1_n_3\,
      CO(3) => \statCyclesWorking_reg[15]_i_1_n_4\,
      CO(2) => \statCyclesWorking_reg[15]_i_1_n_5\,
      CO(1) => \statCyclesWorking_reg[15]_i_1_n_6\,
      CO(0) => \statCyclesWorking_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWorking_reg[15]_i_1_n_8\,
      O(6) => \statCyclesWorking_reg[15]_i_1_n_9\,
      O(5) => \statCyclesWorking_reg[15]_i_1_n_10\,
      O(4) => \statCyclesWorking_reg[15]_i_1_n_11\,
      O(3) => \statCyclesWorking_reg[15]_i_1_n_12\,
      O(2) => \statCyclesWorking_reg[15]_i_1_n_13\,
      O(1) => \statCyclesWorking_reg[15]_i_1_n_14\,
      O(0) => \statCyclesWorking_reg[15]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesspentworking\(15 downto 8)
    );
\statCyclesWorking_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[23]_i_1_n_15\,
      Q => \^stat_cyclesspentworking\(16),
      R => '0'
    );
\statCyclesWorking_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[23]_i_1_n_14\,
      Q => \^stat_cyclesspentworking\(17),
      R => '0'
    );
\statCyclesWorking_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[23]_i_1_n_13\,
      Q => \^stat_cyclesspentworking\(18),
      R => '0'
    );
\statCyclesWorking_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[23]_i_1_n_12\,
      Q => \^stat_cyclesspentworking\(19),
      R => '0'
    );
\statCyclesWorking_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[7]_i_1_n_14\,
      Q => \^stat_cyclesspentworking\(1),
      R => '0'
    );
\statCyclesWorking_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[23]_i_1_n_11\,
      Q => \^stat_cyclesspentworking\(20),
      R => '0'
    );
\statCyclesWorking_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[23]_i_1_n_10\,
      Q => \^stat_cyclesspentworking\(21),
      R => '0'
    );
\statCyclesWorking_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[23]_i_1_n_9\,
      Q => \^stat_cyclesspentworking\(22),
      R => '0'
    );
\statCyclesWorking_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[23]_i_1_n_8\,
      Q => \^stat_cyclesspentworking\(23),
      R => '0'
    );
\statCyclesWorking_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWorking_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \statCyclesWorking_reg[23]_i_1_n_0\,
      CO(6) => \statCyclesWorking_reg[23]_i_1_n_1\,
      CO(5) => \statCyclesWorking_reg[23]_i_1_n_2\,
      CO(4) => \statCyclesWorking_reg[23]_i_1_n_3\,
      CO(3) => \statCyclesWorking_reg[23]_i_1_n_4\,
      CO(2) => \statCyclesWorking_reg[23]_i_1_n_5\,
      CO(1) => \statCyclesWorking_reg[23]_i_1_n_6\,
      CO(0) => \statCyclesWorking_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWorking_reg[23]_i_1_n_8\,
      O(6) => \statCyclesWorking_reg[23]_i_1_n_9\,
      O(5) => \statCyclesWorking_reg[23]_i_1_n_10\,
      O(4) => \statCyclesWorking_reg[23]_i_1_n_11\,
      O(3) => \statCyclesWorking_reg[23]_i_1_n_12\,
      O(2) => \statCyclesWorking_reg[23]_i_1_n_13\,
      O(1) => \statCyclesWorking_reg[23]_i_1_n_14\,
      O(0) => \statCyclesWorking_reg[23]_i_1_n_15\,
      S(7 downto 0) => \^stat_cyclesspentworking\(23 downto 16)
    );
\statCyclesWorking_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[31]_i_2_n_15\,
      Q => \^stat_cyclesspentworking\(24),
      R => '0'
    );
\statCyclesWorking_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[31]_i_2_n_14\,
      Q => \^stat_cyclesspentworking\(25),
      R => '0'
    );
\statCyclesWorking_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[31]_i_2_n_13\,
      Q => \^stat_cyclesspentworking\(26),
      R => '0'
    );
\statCyclesWorking_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[31]_i_2_n_12\,
      Q => \^stat_cyclesspentworking\(27),
      R => '0'
    );
\statCyclesWorking_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[31]_i_2_n_11\,
      Q => \^stat_cyclesspentworking\(28),
      R => '0'
    );
\statCyclesWorking_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[31]_i_2_n_10\,
      Q => \^stat_cyclesspentworking\(29),
      R => '0'
    );
\statCyclesWorking_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[7]_i_1_n_13\,
      Q => \^stat_cyclesspentworking\(2),
      R => '0'
    );
\statCyclesWorking_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[31]_i_2_n_9\,
      Q => \^stat_cyclesspentworking\(30),
      R => '0'
    );
\statCyclesWorking_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[31]_i_2_n_8\,
      Q => \^stat_cyclesspentworking\(31),
      R => '0'
    );
\statCyclesWorking_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \statCyclesWorking_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_statCyclesWorking_reg[31]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \statCyclesWorking_reg[31]_i_2_n_1\,
      CO(5) => \statCyclesWorking_reg[31]_i_2_n_2\,
      CO(4) => \statCyclesWorking_reg[31]_i_2_n_3\,
      CO(3) => \statCyclesWorking_reg[31]_i_2_n_4\,
      CO(2) => \statCyclesWorking_reg[31]_i_2_n_5\,
      CO(1) => \statCyclesWorking_reg[31]_i_2_n_6\,
      CO(0) => \statCyclesWorking_reg[31]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \statCyclesWorking_reg[31]_i_2_n_8\,
      O(6) => \statCyclesWorking_reg[31]_i_2_n_9\,
      O(5) => \statCyclesWorking_reg[31]_i_2_n_10\,
      O(4) => \statCyclesWorking_reg[31]_i_2_n_11\,
      O(3) => \statCyclesWorking_reg[31]_i_2_n_12\,
      O(2) => \statCyclesWorking_reg[31]_i_2_n_13\,
      O(1) => \statCyclesWorking_reg[31]_i_2_n_14\,
      O(0) => \statCyclesWorking_reg[31]_i_2_n_15\,
      S(7 downto 0) => \^stat_cyclesspentworking\(31 downto 24)
    );
\statCyclesWorking_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[7]_i_1_n_12\,
      Q => \^stat_cyclesspentworking\(3),
      R => '0'
    );
\statCyclesWorking_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[7]_i_1_n_11\,
      Q => \^stat_cyclesspentworking\(4),
      R => '0'
    );
\statCyclesWorking_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[7]_i_1_n_10\,
      Q => \^stat_cyclesspentworking\(5),
      R => '0'
    );
\statCyclesWorking_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[7]_i_1_n_9\,
      Q => \^stat_cyclesspentworking\(6),
      R => '0'
    );
\statCyclesWorking_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[7]_i_1_n_8\,
      Q => \^stat_cyclesspentworking\(7),
      R => '0'
    );
\statCyclesWorking_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \statCyclesWorking_reg[7]_i_1_n_0\,
      CO(6) => \statCyclesWorking_reg[7]_i_1_n_1\,
      CO(5) => \statCyclesWorking_reg[7]_i_1_n_2\,
      CO(4) => \statCyclesWorking_reg[7]_i_1_n_3\,
      CO(3) => \statCyclesWorking_reg[7]_i_1_n_4\,
      CO(2) => \statCyclesWorking_reg[7]_i_1_n_5\,
      CO(1) => \statCyclesWorking_reg[7]_i_1_n_6\,
      CO(0) => \statCyclesWorking_reg[7]_i_1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \statCyclesWorking_reg[7]_i_1_n_8\,
      O(6) => \statCyclesWorking_reg[7]_i_1_n_9\,
      O(5) => \statCyclesWorking_reg[7]_i_1_n_10\,
      O(4) => \statCyclesWorking_reg[7]_i_1_n_11\,
      O(3) => \statCyclesWorking_reg[7]_i_1_n_12\,
      O(2) => \statCyclesWorking_reg[7]_i_1_n_13\,
      O(1) => \statCyclesWorking_reg[7]_i_1_n_14\,
      O(0) => \statCyclesWorking_reg[7]_i_1_n_15\,
      S(7 downto 1) => \^stat_cyclesspentworking\(7 downto 1),
      S(0) => \statCyclesWorking[7]_i_2_n_0\
    );
\statCyclesWorking_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[15]_i_1_n_15\,
      Q => \^stat_cyclesspentworking\(8),
      R => '0'
    );
\statCyclesWorking_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \statCyclesWorking[31]_i_1_n_0\,
      D => \statCyclesWorking_reg[15]_i_1_n_14\,
      Q => \^stat_cyclesspentworking\(9),
      R => '0'
    );
\texcoord0AddressingModeU_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => texcoord0AddressingModeU_2(0),
      D => STATE_StateBitsAtDrawID(1),
      Q => texcoord0AddressingModeU(0),
      R => '0'
    );
\texcoord0AddressingModeU_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => texcoord0AddressingModeU_2(0),
      D => STATE_StateBitsAtDrawID(2),
      Q => texcoord0AddressingModeU(1),
      R => '0'
    );
\texcoord0AddressingModeU_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => texcoord0AddressingModeU_2(0),
      D => STATE_StateBitsAtDrawID(3),
      Q => texcoord0AddressingModeU(2),
      R => '0'
    );
\texcoord0AddressingModeV_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => texcoord0AddressingModeU_2(0),
      D => STATE_StateBitsAtDrawID(4),
      Q => texcoord0AddressingModeV(0),
      R => '0'
    );
\texcoord0AddressingModeV_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => texcoord0AddressingModeU_2(0),
      D => STATE_StateBitsAtDrawID(5),
      Q => texcoord0AddressingModeV(1),
      R => '0'
    );
\texcoord0AddressingModeV_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => texcoord0AddressingModeU_2(0),
      D => STATE_StateBitsAtDrawID(6),
      Q => texcoord0AddressingModeV(2),
      R => '0'
    );
\unpackedVertex0_reg[color_a][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(96),
      Q => \unpackedVertex0_reg[color_a]\(0),
      R => '0'
    );
\unpackedVertex0_reg[color_a][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(106),
      Q => \unpackedVertex0_reg[color_a]\(10),
      R => '0'
    );
\unpackedVertex0_reg[color_a][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(107),
      Q => \unpackedVertex0_reg[color_a]\(11),
      R => '0'
    );
\unpackedVertex0_reg[color_a][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(108),
      Q => \unpackedVertex0_reg[color_a]\(12),
      R => '0'
    );
\unpackedVertex0_reg[color_a][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(109),
      Q => \unpackedVertex0_reg[color_a]\(13),
      R => '0'
    );
\unpackedVertex0_reg[color_a][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(110),
      Q => \unpackedVertex0_reg[color_a]\(14),
      R => '0'
    );
\unpackedVertex0_reg[color_a][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(111),
      Q => \unpackedVertex0_reg[color_a]\(15),
      R => '0'
    );
\unpackedVertex0_reg[color_a][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(112),
      Q => \unpackedVertex0_reg[color_a]\(16),
      R => '0'
    );
\unpackedVertex0_reg[color_a][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(113),
      Q => \unpackedVertex0_reg[color_a]\(17),
      R => '0'
    );
\unpackedVertex0_reg[color_a][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(114),
      Q => \unpackedVertex0_reg[color_a]\(18),
      R => '0'
    );
\unpackedVertex0_reg[color_a][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(115),
      Q => \unpackedVertex0_reg[color_a]\(19),
      R => '0'
    );
\unpackedVertex0_reg[color_a][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(97),
      Q => \unpackedVertex0_reg[color_a]\(1),
      R => '0'
    );
\unpackedVertex0_reg[color_a][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(116),
      Q => \unpackedVertex0_reg[color_a]\(20),
      R => '0'
    );
\unpackedVertex0_reg[color_a][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(117),
      Q => \unpackedVertex0_reg[color_a]\(21),
      R => '0'
    );
\unpackedVertex0_reg[color_a][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(118),
      Q => \unpackedVertex0_reg[color_a]\(22),
      R => '0'
    );
\unpackedVertex0_reg[color_a][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(119),
      Q => \unpackedVertex0_reg[color_a]\(23),
      R => '0'
    );
\unpackedVertex0_reg[color_a][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(120),
      Q => \unpackedVertex0_reg[color_a]\(24),
      R => '0'
    );
\unpackedVertex0_reg[color_a][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(121),
      Q => \unpackedVertex0_reg[color_a]\(25),
      R => '0'
    );
\unpackedVertex0_reg[color_a][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(122),
      Q => \unpackedVertex0_reg[color_a]\(26),
      R => '0'
    );
\unpackedVertex0_reg[color_a][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(123),
      Q => \unpackedVertex0_reg[color_a]\(27),
      R => '0'
    );
\unpackedVertex0_reg[color_a][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(124),
      Q => \unpackedVertex0_reg[color_a]\(28),
      R => '0'
    );
\unpackedVertex0_reg[color_a][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(125),
      Q => \unpackedVertex0_reg[color_a]\(29),
      R => '0'
    );
\unpackedVertex0_reg[color_a][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(98),
      Q => \unpackedVertex0_reg[color_a]\(2),
      R => '0'
    );
\unpackedVertex0_reg[color_a][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(126),
      Q => \unpackedVertex0_reg[color_a]\(30),
      R => '0'
    );
\unpackedVertex0_reg[color_a][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(127),
      Q => \unpackedVertex0_reg[color_a]\(31),
      R => '0'
    );
\unpackedVertex0_reg[color_a][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(99),
      Q => \unpackedVertex0_reg[color_a]\(3),
      R => '0'
    );
\unpackedVertex0_reg[color_a][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(100),
      Q => \unpackedVertex0_reg[color_a]\(4),
      R => '0'
    );
\unpackedVertex0_reg[color_a][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(101),
      Q => \unpackedVertex0_reg[color_a]\(5),
      R => '0'
    );
\unpackedVertex0_reg[color_a][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(102),
      Q => \unpackedVertex0_reg[color_a]\(6),
      R => '0'
    );
\unpackedVertex0_reg[color_a][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(103),
      Q => \unpackedVertex0_reg[color_a]\(7),
      R => '0'
    );
\unpackedVertex0_reg[color_a][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(104),
      Q => \unpackedVertex0_reg[color_a]\(8),
      R => '0'
    );
\unpackedVertex0_reg[color_a][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(105),
      Q => \unpackedVertex0_reg[color_a]\(9),
      R => '0'
    );
\unpackedVertex0_reg[color_b][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(64),
      Q => \unpackedVertex0_reg[color_b]\(0),
      R => '0'
    );
\unpackedVertex0_reg[color_b][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(74),
      Q => \unpackedVertex0_reg[color_b]\(10),
      R => '0'
    );
\unpackedVertex0_reg[color_b][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(75),
      Q => \unpackedVertex0_reg[color_b]\(11),
      R => '0'
    );
\unpackedVertex0_reg[color_b][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(76),
      Q => \unpackedVertex0_reg[color_b]\(12),
      R => '0'
    );
\unpackedVertex0_reg[color_b][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(77),
      Q => \unpackedVertex0_reg[color_b]\(13),
      R => '0'
    );
\unpackedVertex0_reg[color_b][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(78),
      Q => \unpackedVertex0_reg[color_b]\(14),
      R => '0'
    );
\unpackedVertex0_reg[color_b][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(79),
      Q => \unpackedVertex0_reg[color_b]\(15),
      R => '0'
    );
\unpackedVertex0_reg[color_b][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(80),
      Q => \unpackedVertex0_reg[color_b]\(16),
      R => '0'
    );
\unpackedVertex0_reg[color_b][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(81),
      Q => \unpackedVertex0_reg[color_b]\(17),
      R => '0'
    );
\unpackedVertex0_reg[color_b][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(82),
      Q => \unpackedVertex0_reg[color_b]\(18),
      R => '0'
    );
\unpackedVertex0_reg[color_b][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(83),
      Q => \unpackedVertex0_reg[color_b]\(19),
      R => '0'
    );
\unpackedVertex0_reg[color_b][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(65),
      Q => \unpackedVertex0_reg[color_b]\(1),
      R => '0'
    );
\unpackedVertex0_reg[color_b][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(84),
      Q => \unpackedVertex0_reg[color_b]\(20),
      R => '0'
    );
\unpackedVertex0_reg[color_b][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(85),
      Q => \unpackedVertex0_reg[color_b]\(21),
      R => '0'
    );
\unpackedVertex0_reg[color_b][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(86),
      Q => \unpackedVertex0_reg[color_b]\(22),
      R => '0'
    );
\unpackedVertex0_reg[color_b][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(87),
      Q => \unpackedVertex0_reg[color_b]\(23),
      R => '0'
    );
\unpackedVertex0_reg[color_b][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(88),
      Q => \unpackedVertex0_reg[color_b]\(24),
      R => '0'
    );
\unpackedVertex0_reg[color_b][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(89),
      Q => \unpackedVertex0_reg[color_b]\(25),
      R => '0'
    );
\unpackedVertex0_reg[color_b][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(90),
      Q => \unpackedVertex0_reg[color_b]\(26),
      R => '0'
    );
\unpackedVertex0_reg[color_b][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(91),
      Q => \unpackedVertex0_reg[color_b]\(27),
      R => '0'
    );
\unpackedVertex0_reg[color_b][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(92),
      Q => \unpackedVertex0_reg[color_b]\(28),
      R => '0'
    );
\unpackedVertex0_reg[color_b][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(93),
      Q => \unpackedVertex0_reg[color_b]\(29),
      R => '0'
    );
\unpackedVertex0_reg[color_b][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(66),
      Q => \unpackedVertex0_reg[color_b]\(2),
      R => '0'
    );
\unpackedVertex0_reg[color_b][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(94),
      Q => \unpackedVertex0_reg[color_b]\(30),
      R => '0'
    );
\unpackedVertex0_reg[color_b][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(95),
      Q => \unpackedVertex0_reg[color_b]\(31),
      R => '0'
    );
\unpackedVertex0_reg[color_b][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(67),
      Q => \unpackedVertex0_reg[color_b]\(3),
      R => '0'
    );
\unpackedVertex0_reg[color_b][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(68),
      Q => \unpackedVertex0_reg[color_b]\(4),
      R => '0'
    );
\unpackedVertex0_reg[color_b][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(69),
      Q => \unpackedVertex0_reg[color_b]\(5),
      R => '0'
    );
\unpackedVertex0_reg[color_b][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(70),
      Q => \unpackedVertex0_reg[color_b]\(6),
      R => '0'
    );
\unpackedVertex0_reg[color_b][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(71),
      Q => \unpackedVertex0_reg[color_b]\(7),
      R => '0'
    );
\unpackedVertex0_reg[color_b][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(72),
      Q => \unpackedVertex0_reg[color_b]\(8),
      R => '0'
    );
\unpackedVertex0_reg[color_b][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(73),
      Q => \unpackedVertex0_reg[color_b]\(9),
      R => '0'
    );
\unpackedVertex0_reg[color_g][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(32),
      Q => \unpackedVertex0_reg[color_g]\(0),
      R => '0'
    );
\unpackedVertex0_reg[color_g][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(42),
      Q => \unpackedVertex0_reg[color_g]\(10),
      R => '0'
    );
\unpackedVertex0_reg[color_g][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(43),
      Q => \unpackedVertex0_reg[color_g]\(11),
      R => '0'
    );
\unpackedVertex0_reg[color_g][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(44),
      Q => \unpackedVertex0_reg[color_g]\(12),
      R => '0'
    );
\unpackedVertex0_reg[color_g][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(45),
      Q => \unpackedVertex0_reg[color_g]\(13),
      R => '0'
    );
\unpackedVertex0_reg[color_g][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(46),
      Q => \unpackedVertex0_reg[color_g]\(14),
      R => '0'
    );
\unpackedVertex0_reg[color_g][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(47),
      Q => \unpackedVertex0_reg[color_g]\(15),
      R => '0'
    );
\unpackedVertex0_reg[color_g][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(48),
      Q => \unpackedVertex0_reg[color_g]\(16),
      R => '0'
    );
\unpackedVertex0_reg[color_g][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(49),
      Q => \unpackedVertex0_reg[color_g]\(17),
      R => '0'
    );
\unpackedVertex0_reg[color_g][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(50),
      Q => \unpackedVertex0_reg[color_g]\(18),
      R => '0'
    );
\unpackedVertex0_reg[color_g][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(51),
      Q => \unpackedVertex0_reg[color_g]\(19),
      R => '0'
    );
\unpackedVertex0_reg[color_g][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(33),
      Q => \unpackedVertex0_reg[color_g]\(1),
      R => '0'
    );
\unpackedVertex0_reg[color_g][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(52),
      Q => \unpackedVertex0_reg[color_g]\(20),
      R => '0'
    );
\unpackedVertex0_reg[color_g][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(53),
      Q => \unpackedVertex0_reg[color_g]\(21),
      R => '0'
    );
\unpackedVertex0_reg[color_g][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(54),
      Q => \unpackedVertex0_reg[color_g]\(22),
      R => '0'
    );
\unpackedVertex0_reg[color_g][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(55),
      Q => \unpackedVertex0_reg[color_g]\(23),
      R => '0'
    );
\unpackedVertex0_reg[color_g][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(56),
      Q => \unpackedVertex0_reg[color_g]\(24),
      R => '0'
    );
\unpackedVertex0_reg[color_g][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(57),
      Q => \unpackedVertex0_reg[color_g]\(25),
      R => '0'
    );
\unpackedVertex0_reg[color_g][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(58),
      Q => \unpackedVertex0_reg[color_g]\(26),
      R => '0'
    );
\unpackedVertex0_reg[color_g][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(59),
      Q => \unpackedVertex0_reg[color_g]\(27),
      R => '0'
    );
\unpackedVertex0_reg[color_g][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(60),
      Q => \unpackedVertex0_reg[color_g]\(28),
      R => '0'
    );
\unpackedVertex0_reg[color_g][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(61),
      Q => \unpackedVertex0_reg[color_g]\(29),
      R => '0'
    );
\unpackedVertex0_reg[color_g][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(34),
      Q => \unpackedVertex0_reg[color_g]\(2),
      R => '0'
    );
\unpackedVertex0_reg[color_g][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(62),
      Q => \unpackedVertex0_reg[color_g]\(30),
      R => '0'
    );
\unpackedVertex0_reg[color_g][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(63),
      Q => \unpackedVertex0_reg[color_g]\(31),
      R => '0'
    );
\unpackedVertex0_reg[color_g][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(35),
      Q => \unpackedVertex0_reg[color_g]\(3),
      R => '0'
    );
\unpackedVertex0_reg[color_g][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(36),
      Q => \unpackedVertex0_reg[color_g]\(4),
      R => '0'
    );
\unpackedVertex0_reg[color_g][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(37),
      Q => \unpackedVertex0_reg[color_g]\(5),
      R => '0'
    );
\unpackedVertex0_reg[color_g][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(38),
      Q => \unpackedVertex0_reg[color_g]\(6),
      R => '0'
    );
\unpackedVertex0_reg[color_g][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(39),
      Q => \unpackedVertex0_reg[color_g]\(7),
      R => '0'
    );
\unpackedVertex0_reg[color_g][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(40),
      Q => \unpackedVertex0_reg[color_g]\(8),
      R => '0'
    );
\unpackedVertex0_reg[color_g][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(41),
      Q => \unpackedVertex0_reg[color_g]\(9),
      R => '0'
    );
\unpackedVertex0_reg[color_r][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(0),
      Q => \unpackedVertex0_reg[color_r]\(0),
      R => '0'
    );
\unpackedVertex0_reg[color_r][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(10),
      Q => \unpackedVertex0_reg[color_r]\(10),
      R => '0'
    );
\unpackedVertex0_reg[color_r][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(11),
      Q => \unpackedVertex0_reg[color_r]\(11),
      R => '0'
    );
\unpackedVertex0_reg[color_r][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(12),
      Q => \unpackedVertex0_reg[color_r]\(12),
      R => '0'
    );
\unpackedVertex0_reg[color_r][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(13),
      Q => \unpackedVertex0_reg[color_r]\(13),
      R => '0'
    );
\unpackedVertex0_reg[color_r][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(14),
      Q => \unpackedVertex0_reg[color_r]\(14),
      R => '0'
    );
\unpackedVertex0_reg[color_r][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(15),
      Q => \unpackedVertex0_reg[color_r]\(15),
      R => '0'
    );
\unpackedVertex0_reg[color_r][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(16),
      Q => \unpackedVertex0_reg[color_r]\(16),
      R => '0'
    );
\unpackedVertex0_reg[color_r][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(17),
      Q => \unpackedVertex0_reg[color_r]\(17),
      R => '0'
    );
\unpackedVertex0_reg[color_r][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(18),
      Q => \unpackedVertex0_reg[color_r]\(18),
      R => '0'
    );
\unpackedVertex0_reg[color_r][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(19),
      Q => \unpackedVertex0_reg[color_r]\(19),
      R => '0'
    );
\unpackedVertex0_reg[color_r][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(1),
      Q => \unpackedVertex0_reg[color_r]\(1),
      R => '0'
    );
\unpackedVertex0_reg[color_r][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(20),
      Q => \unpackedVertex0_reg[color_r]\(20),
      R => '0'
    );
\unpackedVertex0_reg[color_r][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(21),
      Q => \unpackedVertex0_reg[color_r]\(21),
      R => '0'
    );
\unpackedVertex0_reg[color_r][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(22),
      Q => \unpackedVertex0_reg[color_r]\(22),
      R => '0'
    );
\unpackedVertex0_reg[color_r][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(23),
      Q => \unpackedVertex0_reg[color_r]\(23),
      R => '0'
    );
\unpackedVertex0_reg[color_r][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(24),
      Q => \unpackedVertex0_reg[color_r]\(24),
      R => '0'
    );
\unpackedVertex0_reg[color_r][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(25),
      Q => \unpackedVertex0_reg[color_r]\(25),
      R => '0'
    );
\unpackedVertex0_reg[color_r][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(26),
      Q => \unpackedVertex0_reg[color_r]\(26),
      R => '0'
    );
\unpackedVertex0_reg[color_r][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(27),
      Q => \unpackedVertex0_reg[color_r]\(27),
      R => '0'
    );
\unpackedVertex0_reg[color_r][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(28),
      Q => \unpackedVertex0_reg[color_r]\(28),
      R => '0'
    );
\unpackedVertex0_reg[color_r][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(29),
      Q => \unpackedVertex0_reg[color_r]\(29),
      R => '0'
    );
\unpackedVertex0_reg[color_r][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(2),
      Q => \unpackedVertex0_reg[color_r]\(2),
      R => '0'
    );
\unpackedVertex0_reg[color_r][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(30),
      Q => \unpackedVertex0_reg[color_r]\(30),
      R => '0'
    );
\unpackedVertex0_reg[color_r][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(31),
      Q => \unpackedVertex0_reg[color_r]\(31),
      R => '0'
    );
\unpackedVertex0_reg[color_r][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(3),
      Q => \unpackedVertex0_reg[color_r]\(3),
      R => '0'
    );
\unpackedVertex0_reg[color_r][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(4),
      Q => \unpackedVertex0_reg[color_r]\(4),
      R => '0'
    );
\unpackedVertex0_reg[color_r][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(5),
      Q => \unpackedVertex0_reg[color_r]\(5),
      R => '0'
    );
\unpackedVertex0_reg[color_r][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(6),
      Q => \unpackedVertex0_reg[color_r]\(6),
      R => '0'
    );
\unpackedVertex0_reg[color_r][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(7),
      Q => \unpackedVertex0_reg[color_r]\(7),
      R => '0'
    );
\unpackedVertex0_reg[color_r][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(8),
      Q => \unpackedVertex0_reg[color_r]\(8),
      R => '0'
    );
\unpackedVertex0_reg[color_r][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA0(9),
      Q => \unpackedVertex0_reg[color_r]\(9),
      R => '0'
    );
\unpackedVertex0_reg[tx][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(0),
      Q => \unpackedVertex0_reg[tx]\(0),
      R => '0'
    );
\unpackedVertex0_reg[tx][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(10),
      Q => \unpackedVertex0_reg[tx]\(10),
      R => '0'
    );
\unpackedVertex0_reg[tx][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(11),
      Q => \unpackedVertex0_reg[tx]\(11),
      R => '0'
    );
\unpackedVertex0_reg[tx][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(12),
      Q => \unpackedVertex0_reg[tx]\(12),
      R => '0'
    );
\unpackedVertex0_reg[tx][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(13),
      Q => \unpackedVertex0_reg[tx]\(13),
      R => '0'
    );
\unpackedVertex0_reg[tx][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(14),
      Q => \unpackedVertex0_reg[tx]\(14),
      R => '0'
    );
\unpackedVertex0_reg[tx][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(15),
      Q => \unpackedVertex0_reg[tx]\(15),
      R => '0'
    );
\unpackedVertex0_reg[tx][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(16),
      Q => \unpackedVertex0_reg[tx]\(16),
      R => '0'
    );
\unpackedVertex0_reg[tx][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(17),
      Q => \unpackedVertex0_reg[tx]\(17),
      R => '0'
    );
\unpackedVertex0_reg[tx][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(18),
      Q => \unpackedVertex0_reg[tx]\(18),
      R => '0'
    );
\unpackedVertex0_reg[tx][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(19),
      Q => \unpackedVertex0_reg[tx]\(19),
      R => '0'
    );
\unpackedVertex0_reg[tx][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(1),
      Q => \unpackedVertex0_reg[tx]\(1),
      R => '0'
    );
\unpackedVertex0_reg[tx][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(20),
      Q => \unpackedVertex0_reg[tx]\(20),
      R => '0'
    );
\unpackedVertex0_reg[tx][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(21),
      Q => \unpackedVertex0_reg[tx]\(21),
      R => '0'
    );
\unpackedVertex0_reg[tx][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(22),
      Q => \unpackedVertex0_reg[tx]\(22),
      R => '0'
    );
\unpackedVertex0_reg[tx][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(23),
      Q => \unpackedVertex0_reg[tx]\(23),
      R => '0'
    );
\unpackedVertex0_reg[tx][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(24),
      Q => \unpackedVertex0_reg[tx]\(24),
      R => '0'
    );
\unpackedVertex0_reg[tx][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(25),
      Q => \unpackedVertex0_reg[tx]\(25),
      R => '0'
    );
\unpackedVertex0_reg[tx][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(26),
      Q => \unpackedVertex0_reg[tx]\(26),
      R => '0'
    );
\unpackedVertex0_reg[tx][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(27),
      Q => \unpackedVertex0_reg[tx]\(27),
      R => '0'
    );
\unpackedVertex0_reg[tx][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(28),
      Q => \unpackedVertex0_reg[tx]\(28),
      R => '0'
    );
\unpackedVertex0_reg[tx][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(29),
      Q => \unpackedVertex0_reg[tx]\(29),
      R => '0'
    );
\unpackedVertex0_reg[tx][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(2),
      Q => \unpackedVertex0_reg[tx]\(2),
      R => '0'
    );
\unpackedVertex0_reg[tx][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(30),
      Q => \unpackedVertex0_reg[tx]\(30),
      R => '0'
    );
\unpackedVertex0_reg[tx][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(31),
      Q => \unpackedVertex0_reg[tx]\(31),
      R => '0'
    );
\unpackedVertex0_reg[tx][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(3),
      Q => \unpackedVertex0_reg[tx]\(3),
      R => '0'
    );
\unpackedVertex0_reg[tx][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(4),
      Q => \unpackedVertex0_reg[tx]\(4),
      R => '0'
    );
\unpackedVertex0_reg[tx][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(5),
      Q => \unpackedVertex0_reg[tx]\(5),
      R => '0'
    );
\unpackedVertex0_reg[tx][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(6),
      Q => \unpackedVertex0_reg[tx]\(6),
      R => '0'
    );
\unpackedVertex0_reg[tx][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(7),
      Q => \unpackedVertex0_reg[tx]\(7),
      R => '0'
    );
\unpackedVertex0_reg[tx][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(8),
      Q => \unpackedVertex0_reg[tx]\(8),
      R => '0'
    );
\unpackedVertex0_reg[tx][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0X(9),
      Q => \unpackedVertex0_reg[tx]\(9),
      R => '0'
    );
\unpackedVertex0_reg[ty][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(0),
      Q => \unpackedVertex0_reg[ty]\(0),
      R => '0'
    );
\unpackedVertex0_reg[ty][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(10),
      Q => \unpackedVertex0_reg[ty]\(10),
      R => '0'
    );
\unpackedVertex0_reg[ty][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(11),
      Q => \unpackedVertex0_reg[ty]\(11),
      R => '0'
    );
\unpackedVertex0_reg[ty][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(12),
      Q => \unpackedVertex0_reg[ty]\(12),
      R => '0'
    );
\unpackedVertex0_reg[ty][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(13),
      Q => \unpackedVertex0_reg[ty]\(13),
      R => '0'
    );
\unpackedVertex0_reg[ty][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(14),
      Q => \unpackedVertex0_reg[ty]\(14),
      R => '0'
    );
\unpackedVertex0_reg[ty][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(15),
      Q => \unpackedVertex0_reg[ty]\(15),
      R => '0'
    );
\unpackedVertex0_reg[ty][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(16),
      Q => \unpackedVertex0_reg[ty]\(16),
      R => '0'
    );
\unpackedVertex0_reg[ty][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(17),
      Q => \unpackedVertex0_reg[ty]\(17),
      R => '0'
    );
\unpackedVertex0_reg[ty][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(18),
      Q => \unpackedVertex0_reg[ty]\(18),
      R => '0'
    );
\unpackedVertex0_reg[ty][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(19),
      Q => \unpackedVertex0_reg[ty]\(19),
      R => '0'
    );
\unpackedVertex0_reg[ty][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(1),
      Q => \unpackedVertex0_reg[ty]\(1),
      R => '0'
    );
\unpackedVertex0_reg[ty][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(20),
      Q => \unpackedVertex0_reg[ty]\(20),
      R => '0'
    );
\unpackedVertex0_reg[ty][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(21),
      Q => \unpackedVertex0_reg[ty]\(21),
      R => '0'
    );
\unpackedVertex0_reg[ty][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(22),
      Q => \unpackedVertex0_reg[ty]\(22),
      R => '0'
    );
\unpackedVertex0_reg[ty][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(23),
      Q => \unpackedVertex0_reg[ty]\(23),
      R => '0'
    );
\unpackedVertex0_reg[ty][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(24),
      Q => \unpackedVertex0_reg[ty]\(24),
      R => '0'
    );
\unpackedVertex0_reg[ty][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(25),
      Q => \unpackedVertex0_reg[ty]\(25),
      R => '0'
    );
\unpackedVertex0_reg[ty][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(26),
      Q => \unpackedVertex0_reg[ty]\(26),
      R => '0'
    );
\unpackedVertex0_reg[ty][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(27),
      Q => \unpackedVertex0_reg[ty]\(27),
      R => '0'
    );
\unpackedVertex0_reg[ty][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(28),
      Q => \unpackedVertex0_reg[ty]\(28),
      R => '0'
    );
\unpackedVertex0_reg[ty][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(29),
      Q => \unpackedVertex0_reg[ty]\(29),
      R => '0'
    );
\unpackedVertex0_reg[ty][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(2),
      Q => \unpackedVertex0_reg[ty]\(2),
      R => '0'
    );
\unpackedVertex0_reg[ty][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(30),
      Q => \unpackedVertex0_reg[ty]\(30),
      R => '0'
    );
\unpackedVertex0_reg[ty][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(31),
      Q => \unpackedVertex0_reg[ty]\(31),
      R => '0'
    );
\unpackedVertex0_reg[ty][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(3),
      Q => \unpackedVertex0_reg[ty]\(3),
      R => '0'
    );
\unpackedVertex0_reg[ty][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(4),
      Q => \unpackedVertex0_reg[ty]\(4),
      R => '0'
    );
\unpackedVertex0_reg[ty][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(5),
      Q => \unpackedVertex0_reg[ty]\(5),
      R => '0'
    );
\unpackedVertex0_reg[ty][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(6),
      Q => \unpackedVertex0_reg[ty]\(6),
      R => '0'
    );
\unpackedVertex0_reg[ty][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(7),
      Q => \unpackedVertex0_reg[ty]\(7),
      R => '0'
    );
\unpackedVertex0_reg[ty][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(8),
      Q => \unpackedVertex0_reg[ty]\(8),
      R => '0'
    );
\unpackedVertex0_reg[ty][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT0Y(9),
      Q => \unpackedVertex0_reg[ty]\(9),
      R => '0'
    );
\unpackedVertex10_reg[color_a][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(96),
      Q => \unpackedVertex10_reg[color_a]\(0),
      R => '0'
    );
\unpackedVertex10_reg[color_a][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(106),
      Q => \unpackedVertex10_reg[color_a]\(10),
      R => '0'
    );
\unpackedVertex10_reg[color_a][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(107),
      Q => \unpackedVertex10_reg[color_a]\(11),
      R => '0'
    );
\unpackedVertex10_reg[color_a][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(108),
      Q => \unpackedVertex10_reg[color_a]\(12),
      R => '0'
    );
\unpackedVertex10_reg[color_a][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(109),
      Q => \unpackedVertex10_reg[color_a]\(13),
      R => '0'
    );
\unpackedVertex10_reg[color_a][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(110),
      Q => \unpackedVertex10_reg[color_a]\(14),
      R => '0'
    );
\unpackedVertex10_reg[color_a][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(111),
      Q => \unpackedVertex10_reg[color_a]\(15),
      R => '0'
    );
\unpackedVertex10_reg[color_a][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(112),
      Q => \unpackedVertex10_reg[color_a]\(16),
      R => '0'
    );
\unpackedVertex10_reg[color_a][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(113),
      Q => \unpackedVertex10_reg[color_a]\(17),
      R => '0'
    );
\unpackedVertex10_reg[color_a][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(114),
      Q => \unpackedVertex10_reg[color_a]\(18),
      R => '0'
    );
\unpackedVertex10_reg[color_a][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(115),
      Q => \unpackedVertex10_reg[color_a]\(19),
      R => '0'
    );
\unpackedVertex10_reg[color_a][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(97),
      Q => \unpackedVertex10_reg[color_a]\(1),
      R => '0'
    );
\unpackedVertex10_reg[color_a][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(116),
      Q => \unpackedVertex10_reg[color_a]\(20),
      R => '0'
    );
\unpackedVertex10_reg[color_a][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(117),
      Q => \unpackedVertex10_reg[color_a]\(21),
      R => '0'
    );
\unpackedVertex10_reg[color_a][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(118),
      Q => \unpackedVertex10_reg[color_a]\(22),
      R => '0'
    );
\unpackedVertex10_reg[color_a][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(119),
      Q => \unpackedVertex10_reg[color_a]\(23),
      R => '0'
    );
\unpackedVertex10_reg[color_a][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(120),
      Q => \unpackedVertex10_reg[color_a]\(24),
      R => '0'
    );
\unpackedVertex10_reg[color_a][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(121),
      Q => \unpackedVertex10_reg[color_a]\(25),
      R => '0'
    );
\unpackedVertex10_reg[color_a][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(122),
      Q => \unpackedVertex10_reg[color_a]\(26),
      R => '0'
    );
\unpackedVertex10_reg[color_a][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(123),
      Q => \unpackedVertex10_reg[color_a]\(27),
      R => '0'
    );
\unpackedVertex10_reg[color_a][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(124),
      Q => \unpackedVertex10_reg[color_a]\(28),
      R => '0'
    );
\unpackedVertex10_reg[color_a][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(125),
      Q => \unpackedVertex10_reg[color_a]\(29),
      R => '0'
    );
\unpackedVertex10_reg[color_a][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(98),
      Q => \unpackedVertex10_reg[color_a]\(2),
      R => '0'
    );
\unpackedVertex10_reg[color_a][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(126),
      Q => \unpackedVertex10_reg[color_a]\(30),
      R => '0'
    );
\unpackedVertex10_reg[color_a][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(127),
      Q => \unpackedVertex10_reg[color_a]\(31),
      R => '0'
    );
\unpackedVertex10_reg[color_a][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(99),
      Q => \unpackedVertex10_reg[color_a]\(3),
      R => '0'
    );
\unpackedVertex10_reg[color_a][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(100),
      Q => \unpackedVertex10_reg[color_a]\(4),
      R => '0'
    );
\unpackedVertex10_reg[color_a][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(101),
      Q => \unpackedVertex10_reg[color_a]\(5),
      R => '0'
    );
\unpackedVertex10_reg[color_a][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(102),
      Q => \unpackedVertex10_reg[color_a]\(6),
      R => '0'
    );
\unpackedVertex10_reg[color_a][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(103),
      Q => \unpackedVertex10_reg[color_a]\(7),
      R => '0'
    );
\unpackedVertex10_reg[color_a][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(104),
      Q => \unpackedVertex10_reg[color_a]\(8),
      R => '0'
    );
\unpackedVertex10_reg[color_a][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(105),
      Q => \unpackedVertex10_reg[color_a]\(9),
      R => '0'
    );
\unpackedVertex10_reg[color_b][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(64),
      Q => \unpackedVertex10_reg[color_b]\(0),
      R => '0'
    );
\unpackedVertex10_reg[color_b][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(74),
      Q => \unpackedVertex10_reg[color_b]\(10),
      R => '0'
    );
\unpackedVertex10_reg[color_b][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(75),
      Q => \unpackedVertex10_reg[color_b]\(11),
      R => '0'
    );
\unpackedVertex10_reg[color_b][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(76),
      Q => \unpackedVertex10_reg[color_b]\(12),
      R => '0'
    );
\unpackedVertex10_reg[color_b][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(77),
      Q => \unpackedVertex10_reg[color_b]\(13),
      R => '0'
    );
\unpackedVertex10_reg[color_b][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(78),
      Q => \unpackedVertex10_reg[color_b]\(14),
      R => '0'
    );
\unpackedVertex10_reg[color_b][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(79),
      Q => \unpackedVertex10_reg[color_b]\(15),
      R => '0'
    );
\unpackedVertex10_reg[color_b][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(80),
      Q => \unpackedVertex10_reg[color_b]\(16),
      R => '0'
    );
\unpackedVertex10_reg[color_b][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(81),
      Q => \unpackedVertex10_reg[color_b]\(17),
      R => '0'
    );
\unpackedVertex10_reg[color_b][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(82),
      Q => \unpackedVertex10_reg[color_b]\(18),
      R => '0'
    );
\unpackedVertex10_reg[color_b][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(83),
      Q => \unpackedVertex10_reg[color_b]\(19),
      R => '0'
    );
\unpackedVertex10_reg[color_b][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(65),
      Q => \unpackedVertex10_reg[color_b]\(1),
      R => '0'
    );
\unpackedVertex10_reg[color_b][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(84),
      Q => \unpackedVertex10_reg[color_b]\(20),
      R => '0'
    );
\unpackedVertex10_reg[color_b][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(85),
      Q => \unpackedVertex10_reg[color_b]\(21),
      R => '0'
    );
\unpackedVertex10_reg[color_b][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(86),
      Q => \unpackedVertex10_reg[color_b]\(22),
      R => '0'
    );
\unpackedVertex10_reg[color_b][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(87),
      Q => \unpackedVertex10_reg[color_b]\(23),
      R => '0'
    );
\unpackedVertex10_reg[color_b][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(88),
      Q => \unpackedVertex10_reg[color_b]\(24),
      R => '0'
    );
\unpackedVertex10_reg[color_b][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(89),
      Q => \unpackedVertex10_reg[color_b]\(25),
      R => '0'
    );
\unpackedVertex10_reg[color_b][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(90),
      Q => \unpackedVertex10_reg[color_b]\(26),
      R => '0'
    );
\unpackedVertex10_reg[color_b][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(91),
      Q => \unpackedVertex10_reg[color_b]\(27),
      R => '0'
    );
\unpackedVertex10_reg[color_b][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(92),
      Q => \unpackedVertex10_reg[color_b]\(28),
      R => '0'
    );
\unpackedVertex10_reg[color_b][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(93),
      Q => \unpackedVertex10_reg[color_b]\(29),
      R => '0'
    );
\unpackedVertex10_reg[color_b][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(66),
      Q => \unpackedVertex10_reg[color_b]\(2),
      R => '0'
    );
\unpackedVertex10_reg[color_b][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(94),
      Q => \unpackedVertex10_reg[color_b]\(30),
      R => '0'
    );
\unpackedVertex10_reg[color_b][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(95),
      Q => \unpackedVertex10_reg[color_b]\(31),
      R => '0'
    );
\unpackedVertex10_reg[color_b][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(67),
      Q => \unpackedVertex10_reg[color_b]\(3),
      R => '0'
    );
\unpackedVertex10_reg[color_b][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(68),
      Q => \unpackedVertex10_reg[color_b]\(4),
      R => '0'
    );
\unpackedVertex10_reg[color_b][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(69),
      Q => \unpackedVertex10_reg[color_b]\(5),
      R => '0'
    );
\unpackedVertex10_reg[color_b][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(70),
      Q => \unpackedVertex10_reg[color_b]\(6),
      R => '0'
    );
\unpackedVertex10_reg[color_b][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(71),
      Q => \unpackedVertex10_reg[color_b]\(7),
      R => '0'
    );
\unpackedVertex10_reg[color_b][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(72),
      Q => \unpackedVertex10_reg[color_b]\(8),
      R => '0'
    );
\unpackedVertex10_reg[color_b][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(73),
      Q => \unpackedVertex10_reg[color_b]\(9),
      R => '0'
    );
\unpackedVertex10_reg[color_g][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(32),
      Q => \unpackedVertex10_reg[color_g]\(0),
      R => '0'
    );
\unpackedVertex10_reg[color_g][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(42),
      Q => \unpackedVertex10_reg[color_g]\(10),
      R => '0'
    );
\unpackedVertex10_reg[color_g][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(43),
      Q => \unpackedVertex10_reg[color_g]\(11),
      R => '0'
    );
\unpackedVertex10_reg[color_g][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(44),
      Q => \unpackedVertex10_reg[color_g]\(12),
      R => '0'
    );
\unpackedVertex10_reg[color_g][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(45),
      Q => \unpackedVertex10_reg[color_g]\(13),
      R => '0'
    );
\unpackedVertex10_reg[color_g][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(46),
      Q => \unpackedVertex10_reg[color_g]\(14),
      R => '0'
    );
\unpackedVertex10_reg[color_g][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(47),
      Q => \unpackedVertex10_reg[color_g]\(15),
      R => '0'
    );
\unpackedVertex10_reg[color_g][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(48),
      Q => \unpackedVertex10_reg[color_g]\(16),
      R => '0'
    );
\unpackedVertex10_reg[color_g][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(49),
      Q => \unpackedVertex10_reg[color_g]\(17),
      R => '0'
    );
\unpackedVertex10_reg[color_g][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(50),
      Q => \unpackedVertex10_reg[color_g]\(18),
      R => '0'
    );
\unpackedVertex10_reg[color_g][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(51),
      Q => \unpackedVertex10_reg[color_g]\(19),
      R => '0'
    );
\unpackedVertex10_reg[color_g][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(33),
      Q => \unpackedVertex10_reg[color_g]\(1),
      R => '0'
    );
\unpackedVertex10_reg[color_g][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(52),
      Q => \unpackedVertex10_reg[color_g]\(20),
      R => '0'
    );
\unpackedVertex10_reg[color_g][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(53),
      Q => \unpackedVertex10_reg[color_g]\(21),
      R => '0'
    );
\unpackedVertex10_reg[color_g][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(54),
      Q => \unpackedVertex10_reg[color_g]\(22),
      R => '0'
    );
\unpackedVertex10_reg[color_g][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(55),
      Q => \unpackedVertex10_reg[color_g]\(23),
      R => '0'
    );
\unpackedVertex10_reg[color_g][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(56),
      Q => \unpackedVertex10_reg[color_g]\(24),
      R => '0'
    );
\unpackedVertex10_reg[color_g][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(57),
      Q => \unpackedVertex10_reg[color_g]\(25),
      R => '0'
    );
\unpackedVertex10_reg[color_g][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(58),
      Q => \unpackedVertex10_reg[color_g]\(26),
      R => '0'
    );
\unpackedVertex10_reg[color_g][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(59),
      Q => \unpackedVertex10_reg[color_g]\(27),
      R => '0'
    );
\unpackedVertex10_reg[color_g][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(60),
      Q => \unpackedVertex10_reg[color_g]\(28),
      R => '0'
    );
\unpackedVertex10_reg[color_g][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(61),
      Q => \unpackedVertex10_reg[color_g]\(29),
      R => '0'
    );
\unpackedVertex10_reg[color_g][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(34),
      Q => \unpackedVertex10_reg[color_g]\(2),
      R => '0'
    );
\unpackedVertex10_reg[color_g][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(62),
      Q => \unpackedVertex10_reg[color_g]\(30),
      R => '0'
    );
\unpackedVertex10_reg[color_g][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(63),
      Q => \unpackedVertex10_reg[color_g]\(31),
      R => '0'
    );
\unpackedVertex10_reg[color_g][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(35),
      Q => \unpackedVertex10_reg[color_g]\(3),
      R => '0'
    );
\unpackedVertex10_reg[color_g][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(36),
      Q => \unpackedVertex10_reg[color_g]\(4),
      R => '0'
    );
\unpackedVertex10_reg[color_g][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(37),
      Q => \unpackedVertex10_reg[color_g]\(5),
      R => '0'
    );
\unpackedVertex10_reg[color_g][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(38),
      Q => \unpackedVertex10_reg[color_g]\(6),
      R => '0'
    );
\unpackedVertex10_reg[color_g][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(39),
      Q => \unpackedVertex10_reg[color_g]\(7),
      R => '0'
    );
\unpackedVertex10_reg[color_g][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(40),
      Q => \unpackedVertex10_reg[color_g]\(8),
      R => '0'
    );
\unpackedVertex10_reg[color_g][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(41),
      Q => \unpackedVertex10_reg[color_g]\(9),
      R => '0'
    );
\unpackedVertex10_reg[color_r][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(0),
      Q => \unpackedVertex10_reg[color_r]\(0),
      R => '0'
    );
\unpackedVertex10_reg[color_r][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(10),
      Q => \unpackedVertex10_reg[color_r]\(10),
      R => '0'
    );
\unpackedVertex10_reg[color_r][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(11),
      Q => \unpackedVertex10_reg[color_r]\(11),
      R => '0'
    );
\unpackedVertex10_reg[color_r][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(12),
      Q => \unpackedVertex10_reg[color_r]\(12),
      R => '0'
    );
\unpackedVertex10_reg[color_r][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(13),
      Q => \unpackedVertex10_reg[color_r]\(13),
      R => '0'
    );
\unpackedVertex10_reg[color_r][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(14),
      Q => \unpackedVertex10_reg[color_r]\(14),
      R => '0'
    );
\unpackedVertex10_reg[color_r][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(15),
      Q => \unpackedVertex10_reg[color_r]\(15),
      R => '0'
    );
\unpackedVertex10_reg[color_r][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(16),
      Q => \unpackedVertex10_reg[color_r]\(16),
      R => '0'
    );
\unpackedVertex10_reg[color_r][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(17),
      Q => \unpackedVertex10_reg[color_r]\(17),
      R => '0'
    );
\unpackedVertex10_reg[color_r][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(18),
      Q => \unpackedVertex10_reg[color_r]\(18),
      R => '0'
    );
\unpackedVertex10_reg[color_r][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(19),
      Q => \unpackedVertex10_reg[color_r]\(19),
      R => '0'
    );
\unpackedVertex10_reg[color_r][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(1),
      Q => \unpackedVertex10_reg[color_r]\(1),
      R => '0'
    );
\unpackedVertex10_reg[color_r][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(20),
      Q => \unpackedVertex10_reg[color_r]\(20),
      R => '0'
    );
\unpackedVertex10_reg[color_r][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(21),
      Q => \unpackedVertex10_reg[color_r]\(21),
      R => '0'
    );
\unpackedVertex10_reg[color_r][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(22),
      Q => \unpackedVertex10_reg[color_r]\(22),
      R => '0'
    );
\unpackedVertex10_reg[color_r][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(23),
      Q => \unpackedVertex10_reg[color_r]\(23),
      R => '0'
    );
\unpackedVertex10_reg[color_r][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(24),
      Q => \unpackedVertex10_reg[color_r]\(24),
      R => '0'
    );
\unpackedVertex10_reg[color_r][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(25),
      Q => \unpackedVertex10_reg[color_r]\(25),
      R => '0'
    );
\unpackedVertex10_reg[color_r][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(26),
      Q => \unpackedVertex10_reg[color_r]\(26),
      R => '0'
    );
\unpackedVertex10_reg[color_r][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(27),
      Q => \unpackedVertex10_reg[color_r]\(27),
      R => '0'
    );
\unpackedVertex10_reg[color_r][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(28),
      Q => \unpackedVertex10_reg[color_r]\(28),
      R => '0'
    );
\unpackedVertex10_reg[color_r][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(29),
      Q => \unpackedVertex10_reg[color_r]\(29),
      R => '0'
    );
\unpackedVertex10_reg[color_r][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(2),
      Q => \unpackedVertex10_reg[color_r]\(2),
      R => '0'
    );
\unpackedVertex10_reg[color_r][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(30),
      Q => \unpackedVertex10_reg[color_r]\(30),
      R => '0'
    );
\unpackedVertex10_reg[color_r][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(31),
      Q => \unpackedVertex10_reg[color_r]\(31),
      R => '0'
    );
\unpackedVertex10_reg[color_r][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(3),
      Q => \unpackedVertex10_reg[color_r]\(3),
      R => '0'
    );
\unpackedVertex10_reg[color_r][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(4),
      Q => \unpackedVertex10_reg[color_r]\(4),
      R => '0'
    );
\unpackedVertex10_reg[color_r][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(5),
      Q => \unpackedVertex10_reg[color_r]\(5),
      R => '0'
    );
\unpackedVertex10_reg[color_r][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(6),
      Q => \unpackedVertex10_reg[color_r]\(6),
      R => '0'
    );
\unpackedVertex10_reg[color_r][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(7),
      Q => \unpackedVertex10_reg[color_r]\(7),
      R => '0'
    );
\unpackedVertex10_reg[color_r][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(8),
      Q => \unpackedVertex10_reg[color_r]\(8),
      R => '0'
    );
\unpackedVertex10_reg[color_r][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA10(9),
      Q => \unpackedVertex10_reg[color_r]\(9),
      R => '0'
    );
\unpackedVertex10_reg[tx][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(0),
      Q => \unpackedVertex10_reg[tx]\(0),
      R => '0'
    );
\unpackedVertex10_reg[tx][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(10),
      Q => \unpackedVertex10_reg[tx]\(10),
      R => '0'
    );
\unpackedVertex10_reg[tx][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(11),
      Q => \unpackedVertex10_reg[tx]\(11),
      R => '0'
    );
\unpackedVertex10_reg[tx][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(12),
      Q => \unpackedVertex10_reg[tx]\(12),
      R => '0'
    );
\unpackedVertex10_reg[tx][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(13),
      Q => \unpackedVertex10_reg[tx]\(13),
      R => '0'
    );
\unpackedVertex10_reg[tx][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(14),
      Q => \unpackedVertex10_reg[tx]\(14),
      R => '0'
    );
\unpackedVertex10_reg[tx][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(15),
      Q => \unpackedVertex10_reg[tx]\(15),
      R => '0'
    );
\unpackedVertex10_reg[tx][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(16),
      Q => \unpackedVertex10_reg[tx]\(16),
      R => '0'
    );
\unpackedVertex10_reg[tx][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(17),
      Q => \unpackedVertex10_reg[tx]\(17),
      R => '0'
    );
\unpackedVertex10_reg[tx][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(18),
      Q => \unpackedVertex10_reg[tx]\(18),
      R => '0'
    );
\unpackedVertex10_reg[tx][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(19),
      Q => \unpackedVertex10_reg[tx]\(19),
      R => '0'
    );
\unpackedVertex10_reg[tx][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(1),
      Q => \unpackedVertex10_reg[tx]\(1),
      R => '0'
    );
\unpackedVertex10_reg[tx][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(20),
      Q => \unpackedVertex10_reg[tx]\(20),
      R => '0'
    );
\unpackedVertex10_reg[tx][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(21),
      Q => \unpackedVertex10_reg[tx]\(21),
      R => '0'
    );
\unpackedVertex10_reg[tx][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(22),
      Q => \unpackedVertex10_reg[tx]\(22),
      R => '0'
    );
\unpackedVertex10_reg[tx][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(23),
      Q => \unpackedVertex10_reg[tx]\(23),
      R => '0'
    );
\unpackedVertex10_reg[tx][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(24),
      Q => \unpackedVertex10_reg[tx]\(24),
      R => '0'
    );
\unpackedVertex10_reg[tx][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(25),
      Q => \unpackedVertex10_reg[tx]\(25),
      R => '0'
    );
\unpackedVertex10_reg[tx][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(26),
      Q => \unpackedVertex10_reg[tx]\(26),
      R => '0'
    );
\unpackedVertex10_reg[tx][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(27),
      Q => \unpackedVertex10_reg[tx]\(27),
      R => '0'
    );
\unpackedVertex10_reg[tx][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(28),
      Q => \unpackedVertex10_reg[tx]\(28),
      R => '0'
    );
\unpackedVertex10_reg[tx][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(29),
      Q => \unpackedVertex10_reg[tx]\(29),
      R => '0'
    );
\unpackedVertex10_reg[tx][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(2),
      Q => \unpackedVertex10_reg[tx]\(2),
      R => '0'
    );
\unpackedVertex10_reg[tx][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(30),
      Q => \unpackedVertex10_reg[tx]\(30),
      R => '0'
    );
\unpackedVertex10_reg[tx][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(31),
      Q => \unpackedVertex10_reg[tx]\(31),
      R => '0'
    );
\unpackedVertex10_reg[tx][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(3),
      Q => \unpackedVertex10_reg[tx]\(3),
      R => '0'
    );
\unpackedVertex10_reg[tx][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(4),
      Q => \unpackedVertex10_reg[tx]\(4),
      R => '0'
    );
\unpackedVertex10_reg[tx][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(5),
      Q => \unpackedVertex10_reg[tx]\(5),
      R => '0'
    );
\unpackedVertex10_reg[tx][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(6),
      Q => \unpackedVertex10_reg[tx]\(6),
      R => '0'
    );
\unpackedVertex10_reg[tx][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(7),
      Q => \unpackedVertex10_reg[tx]\(7),
      R => '0'
    );
\unpackedVertex10_reg[tx][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(8),
      Q => \unpackedVertex10_reg[tx]\(8),
      R => '0'
    );
\unpackedVertex10_reg[tx][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10X(9),
      Q => \unpackedVertex10_reg[tx]\(9),
      R => '0'
    );
\unpackedVertex10_reg[ty][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(0),
      Q => \unpackedVertex10_reg[ty]\(0),
      R => '0'
    );
\unpackedVertex10_reg[ty][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(10),
      Q => \unpackedVertex10_reg[ty]\(10),
      R => '0'
    );
\unpackedVertex10_reg[ty][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(11),
      Q => \unpackedVertex10_reg[ty]\(11),
      R => '0'
    );
\unpackedVertex10_reg[ty][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(12),
      Q => \unpackedVertex10_reg[ty]\(12),
      R => '0'
    );
\unpackedVertex10_reg[ty][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(13),
      Q => \unpackedVertex10_reg[ty]\(13),
      R => '0'
    );
\unpackedVertex10_reg[ty][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(14),
      Q => \unpackedVertex10_reg[ty]\(14),
      R => '0'
    );
\unpackedVertex10_reg[ty][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(15),
      Q => \unpackedVertex10_reg[ty]\(15),
      R => '0'
    );
\unpackedVertex10_reg[ty][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(16),
      Q => \unpackedVertex10_reg[ty]\(16),
      R => '0'
    );
\unpackedVertex10_reg[ty][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(17),
      Q => \unpackedVertex10_reg[ty]\(17),
      R => '0'
    );
\unpackedVertex10_reg[ty][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(18),
      Q => \unpackedVertex10_reg[ty]\(18),
      R => '0'
    );
\unpackedVertex10_reg[ty][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(19),
      Q => \unpackedVertex10_reg[ty]\(19),
      R => '0'
    );
\unpackedVertex10_reg[ty][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(1),
      Q => \unpackedVertex10_reg[ty]\(1),
      R => '0'
    );
\unpackedVertex10_reg[ty][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(20),
      Q => \unpackedVertex10_reg[ty]\(20),
      R => '0'
    );
\unpackedVertex10_reg[ty][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(21),
      Q => \unpackedVertex10_reg[ty]\(21),
      R => '0'
    );
\unpackedVertex10_reg[ty][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(22),
      Q => \unpackedVertex10_reg[ty]\(22),
      R => '0'
    );
\unpackedVertex10_reg[ty][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(23),
      Q => \unpackedVertex10_reg[ty]\(23),
      R => '0'
    );
\unpackedVertex10_reg[ty][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(24),
      Q => \unpackedVertex10_reg[ty]\(24),
      R => '0'
    );
\unpackedVertex10_reg[ty][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(25),
      Q => \unpackedVertex10_reg[ty]\(25),
      R => '0'
    );
\unpackedVertex10_reg[ty][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(26),
      Q => \unpackedVertex10_reg[ty]\(26),
      R => '0'
    );
\unpackedVertex10_reg[ty][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(27),
      Q => \unpackedVertex10_reg[ty]\(27),
      R => '0'
    );
\unpackedVertex10_reg[ty][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(28),
      Q => \unpackedVertex10_reg[ty]\(28),
      R => '0'
    );
\unpackedVertex10_reg[ty][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(29),
      Q => \unpackedVertex10_reg[ty]\(29),
      R => '0'
    );
\unpackedVertex10_reg[ty][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(2),
      Q => \unpackedVertex10_reg[ty]\(2),
      R => '0'
    );
\unpackedVertex10_reg[ty][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(30),
      Q => \unpackedVertex10_reg[ty]\(30),
      R => '0'
    );
\unpackedVertex10_reg[ty][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(31),
      Q => \unpackedVertex10_reg[ty]\(31),
      R => '0'
    );
\unpackedVertex10_reg[ty][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(3),
      Q => \unpackedVertex10_reg[ty]\(3),
      R => '0'
    );
\unpackedVertex10_reg[ty][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(4),
      Q => \unpackedVertex10_reg[ty]\(4),
      R => '0'
    );
\unpackedVertex10_reg[ty][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(5),
      Q => \unpackedVertex10_reg[ty]\(5),
      R => '0'
    );
\unpackedVertex10_reg[ty][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(6),
      Q => \unpackedVertex10_reg[ty]\(6),
      R => '0'
    );
\unpackedVertex10_reg[ty][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(7),
      Q => \unpackedVertex10_reg[ty]\(7),
      R => '0'
    );
\unpackedVertex10_reg[ty][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(8),
      Q => \unpackedVertex10_reg[ty]\(8),
      R => '0'
    );
\unpackedVertex10_reg[ty][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT10Y(9),
      Q => \unpackedVertex10_reg[ty]\(9),
      R => '0'
    );
\unpackedVertex20_reg[color_a][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(96),
      Q => \unpackedVertex20_reg[color_a]\(0),
      R => '0'
    );
\unpackedVertex20_reg[color_a][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(106),
      Q => \unpackedVertex20_reg[color_a]\(10),
      R => '0'
    );
\unpackedVertex20_reg[color_a][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(107),
      Q => \unpackedVertex20_reg[color_a]\(11),
      R => '0'
    );
\unpackedVertex20_reg[color_a][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(108),
      Q => \unpackedVertex20_reg[color_a]\(12),
      R => '0'
    );
\unpackedVertex20_reg[color_a][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(109),
      Q => \unpackedVertex20_reg[color_a]\(13),
      R => '0'
    );
\unpackedVertex20_reg[color_a][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(110),
      Q => \unpackedVertex20_reg[color_a]\(14),
      R => '0'
    );
\unpackedVertex20_reg[color_a][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(111),
      Q => \unpackedVertex20_reg[color_a]\(15),
      R => '0'
    );
\unpackedVertex20_reg[color_a][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(112),
      Q => \unpackedVertex20_reg[color_a]\(16),
      R => '0'
    );
\unpackedVertex20_reg[color_a][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(113),
      Q => \unpackedVertex20_reg[color_a]\(17),
      R => '0'
    );
\unpackedVertex20_reg[color_a][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(114),
      Q => \unpackedVertex20_reg[color_a]\(18),
      R => '0'
    );
\unpackedVertex20_reg[color_a][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(115),
      Q => \unpackedVertex20_reg[color_a]\(19),
      R => '0'
    );
\unpackedVertex20_reg[color_a][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(97),
      Q => \unpackedVertex20_reg[color_a]\(1),
      R => '0'
    );
\unpackedVertex20_reg[color_a][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(116),
      Q => \unpackedVertex20_reg[color_a]\(20),
      R => '0'
    );
\unpackedVertex20_reg[color_a][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(117),
      Q => \unpackedVertex20_reg[color_a]\(21),
      R => '0'
    );
\unpackedVertex20_reg[color_a][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(118),
      Q => \unpackedVertex20_reg[color_a]\(22),
      R => '0'
    );
\unpackedVertex20_reg[color_a][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(119),
      Q => \unpackedVertex20_reg[color_a]\(23),
      R => '0'
    );
\unpackedVertex20_reg[color_a][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(120),
      Q => \unpackedVertex20_reg[color_a]\(24),
      R => '0'
    );
\unpackedVertex20_reg[color_a][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(121),
      Q => \unpackedVertex20_reg[color_a]\(25),
      R => '0'
    );
\unpackedVertex20_reg[color_a][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(122),
      Q => \unpackedVertex20_reg[color_a]\(26),
      R => '0'
    );
\unpackedVertex20_reg[color_a][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(123),
      Q => \unpackedVertex20_reg[color_a]\(27),
      R => '0'
    );
\unpackedVertex20_reg[color_a][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(124),
      Q => \unpackedVertex20_reg[color_a]\(28),
      R => '0'
    );
\unpackedVertex20_reg[color_a][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(125),
      Q => \unpackedVertex20_reg[color_a]\(29),
      R => '0'
    );
\unpackedVertex20_reg[color_a][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(98),
      Q => \unpackedVertex20_reg[color_a]\(2),
      R => '0'
    );
\unpackedVertex20_reg[color_a][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(126),
      Q => \unpackedVertex20_reg[color_a]\(30),
      R => '0'
    );
\unpackedVertex20_reg[color_a][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(127),
      Q => \unpackedVertex20_reg[color_a]\(31),
      R => '0'
    );
\unpackedVertex20_reg[color_a][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(99),
      Q => \unpackedVertex20_reg[color_a]\(3),
      R => '0'
    );
\unpackedVertex20_reg[color_a][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(100),
      Q => \unpackedVertex20_reg[color_a]\(4),
      R => '0'
    );
\unpackedVertex20_reg[color_a][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(101),
      Q => \unpackedVertex20_reg[color_a]\(5),
      R => '0'
    );
\unpackedVertex20_reg[color_a][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(102),
      Q => \unpackedVertex20_reg[color_a]\(6),
      R => '0'
    );
\unpackedVertex20_reg[color_a][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(103),
      Q => \unpackedVertex20_reg[color_a]\(7),
      R => '0'
    );
\unpackedVertex20_reg[color_a][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(104),
      Q => \unpackedVertex20_reg[color_a]\(8),
      R => '0'
    );
\unpackedVertex20_reg[color_a][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(105),
      Q => \unpackedVertex20_reg[color_a]\(9),
      R => '0'
    );
\unpackedVertex20_reg[color_b][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(64),
      Q => \unpackedVertex20_reg[color_b]\(0),
      R => '0'
    );
\unpackedVertex20_reg[color_b][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(74),
      Q => \unpackedVertex20_reg[color_b]\(10),
      R => '0'
    );
\unpackedVertex20_reg[color_b][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(75),
      Q => \unpackedVertex20_reg[color_b]\(11),
      R => '0'
    );
\unpackedVertex20_reg[color_b][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(76),
      Q => \unpackedVertex20_reg[color_b]\(12),
      R => '0'
    );
\unpackedVertex20_reg[color_b][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(77),
      Q => \unpackedVertex20_reg[color_b]\(13),
      R => '0'
    );
\unpackedVertex20_reg[color_b][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(78),
      Q => \unpackedVertex20_reg[color_b]\(14),
      R => '0'
    );
\unpackedVertex20_reg[color_b][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(79),
      Q => \unpackedVertex20_reg[color_b]\(15),
      R => '0'
    );
\unpackedVertex20_reg[color_b][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(80),
      Q => \unpackedVertex20_reg[color_b]\(16),
      R => '0'
    );
\unpackedVertex20_reg[color_b][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(81),
      Q => \unpackedVertex20_reg[color_b]\(17),
      R => '0'
    );
\unpackedVertex20_reg[color_b][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(82),
      Q => \unpackedVertex20_reg[color_b]\(18),
      R => '0'
    );
\unpackedVertex20_reg[color_b][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(83),
      Q => \unpackedVertex20_reg[color_b]\(19),
      R => '0'
    );
\unpackedVertex20_reg[color_b][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(65),
      Q => \unpackedVertex20_reg[color_b]\(1),
      R => '0'
    );
\unpackedVertex20_reg[color_b][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(84),
      Q => \unpackedVertex20_reg[color_b]\(20),
      R => '0'
    );
\unpackedVertex20_reg[color_b][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(85),
      Q => \unpackedVertex20_reg[color_b]\(21),
      R => '0'
    );
\unpackedVertex20_reg[color_b][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(86),
      Q => \unpackedVertex20_reg[color_b]\(22),
      R => '0'
    );
\unpackedVertex20_reg[color_b][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(87),
      Q => \unpackedVertex20_reg[color_b]\(23),
      R => '0'
    );
\unpackedVertex20_reg[color_b][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(88),
      Q => \unpackedVertex20_reg[color_b]\(24),
      R => '0'
    );
\unpackedVertex20_reg[color_b][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(89),
      Q => \unpackedVertex20_reg[color_b]\(25),
      R => '0'
    );
\unpackedVertex20_reg[color_b][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(90),
      Q => \unpackedVertex20_reg[color_b]\(26),
      R => '0'
    );
\unpackedVertex20_reg[color_b][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(91),
      Q => \unpackedVertex20_reg[color_b]\(27),
      R => '0'
    );
\unpackedVertex20_reg[color_b][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(92),
      Q => \unpackedVertex20_reg[color_b]\(28),
      R => '0'
    );
\unpackedVertex20_reg[color_b][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(93),
      Q => \unpackedVertex20_reg[color_b]\(29),
      R => '0'
    );
\unpackedVertex20_reg[color_b][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(66),
      Q => \unpackedVertex20_reg[color_b]\(2),
      R => '0'
    );
\unpackedVertex20_reg[color_b][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(94),
      Q => \unpackedVertex20_reg[color_b]\(30),
      R => '0'
    );
\unpackedVertex20_reg[color_b][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(95),
      Q => \unpackedVertex20_reg[color_b]\(31),
      R => '0'
    );
\unpackedVertex20_reg[color_b][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(67),
      Q => \unpackedVertex20_reg[color_b]\(3),
      R => '0'
    );
\unpackedVertex20_reg[color_b][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(68),
      Q => \unpackedVertex20_reg[color_b]\(4),
      R => '0'
    );
\unpackedVertex20_reg[color_b][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(69),
      Q => \unpackedVertex20_reg[color_b]\(5),
      R => '0'
    );
\unpackedVertex20_reg[color_b][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(70),
      Q => \unpackedVertex20_reg[color_b]\(6),
      R => '0'
    );
\unpackedVertex20_reg[color_b][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(71),
      Q => \unpackedVertex20_reg[color_b]\(7),
      R => '0'
    );
\unpackedVertex20_reg[color_b][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(72),
      Q => \unpackedVertex20_reg[color_b]\(8),
      R => '0'
    );
\unpackedVertex20_reg[color_b][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(73),
      Q => \unpackedVertex20_reg[color_b]\(9),
      R => '0'
    );
\unpackedVertex20_reg[color_g][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(32),
      Q => \unpackedVertex20_reg[color_g]\(0),
      R => '0'
    );
\unpackedVertex20_reg[color_g][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(42),
      Q => \unpackedVertex20_reg[color_g]\(10),
      R => '0'
    );
\unpackedVertex20_reg[color_g][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(43),
      Q => \unpackedVertex20_reg[color_g]\(11),
      R => '0'
    );
\unpackedVertex20_reg[color_g][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(44),
      Q => \unpackedVertex20_reg[color_g]\(12),
      R => '0'
    );
\unpackedVertex20_reg[color_g][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(45),
      Q => \unpackedVertex20_reg[color_g]\(13),
      R => '0'
    );
\unpackedVertex20_reg[color_g][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(46),
      Q => \unpackedVertex20_reg[color_g]\(14),
      R => '0'
    );
\unpackedVertex20_reg[color_g][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(47),
      Q => \unpackedVertex20_reg[color_g]\(15),
      R => '0'
    );
\unpackedVertex20_reg[color_g][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(48),
      Q => \unpackedVertex20_reg[color_g]\(16),
      R => '0'
    );
\unpackedVertex20_reg[color_g][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(49),
      Q => \unpackedVertex20_reg[color_g]\(17),
      R => '0'
    );
\unpackedVertex20_reg[color_g][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(50),
      Q => \unpackedVertex20_reg[color_g]\(18),
      R => '0'
    );
\unpackedVertex20_reg[color_g][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(51),
      Q => \unpackedVertex20_reg[color_g]\(19),
      R => '0'
    );
\unpackedVertex20_reg[color_g][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(33),
      Q => \unpackedVertex20_reg[color_g]\(1),
      R => '0'
    );
\unpackedVertex20_reg[color_g][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(52),
      Q => \unpackedVertex20_reg[color_g]\(20),
      R => '0'
    );
\unpackedVertex20_reg[color_g][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(53),
      Q => \unpackedVertex20_reg[color_g]\(21),
      R => '0'
    );
\unpackedVertex20_reg[color_g][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(54),
      Q => \unpackedVertex20_reg[color_g]\(22),
      R => '0'
    );
\unpackedVertex20_reg[color_g][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(55),
      Q => \unpackedVertex20_reg[color_g]\(23),
      R => '0'
    );
\unpackedVertex20_reg[color_g][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(56),
      Q => \unpackedVertex20_reg[color_g]\(24),
      R => '0'
    );
\unpackedVertex20_reg[color_g][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(57),
      Q => \unpackedVertex20_reg[color_g]\(25),
      R => '0'
    );
\unpackedVertex20_reg[color_g][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(58),
      Q => \unpackedVertex20_reg[color_g]\(26),
      R => '0'
    );
\unpackedVertex20_reg[color_g][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(59),
      Q => \unpackedVertex20_reg[color_g]\(27),
      R => '0'
    );
\unpackedVertex20_reg[color_g][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(60),
      Q => \unpackedVertex20_reg[color_g]\(28),
      R => '0'
    );
\unpackedVertex20_reg[color_g][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(61),
      Q => \unpackedVertex20_reg[color_g]\(29),
      R => '0'
    );
\unpackedVertex20_reg[color_g][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(34),
      Q => \unpackedVertex20_reg[color_g]\(2),
      R => '0'
    );
\unpackedVertex20_reg[color_g][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(62),
      Q => \unpackedVertex20_reg[color_g]\(30),
      R => '0'
    );
\unpackedVertex20_reg[color_g][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(63),
      Q => \unpackedVertex20_reg[color_g]\(31),
      R => '0'
    );
\unpackedVertex20_reg[color_g][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(35),
      Q => \unpackedVertex20_reg[color_g]\(3),
      R => '0'
    );
\unpackedVertex20_reg[color_g][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(36),
      Q => \unpackedVertex20_reg[color_g]\(4),
      R => '0'
    );
\unpackedVertex20_reg[color_g][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(37),
      Q => \unpackedVertex20_reg[color_g]\(5),
      R => '0'
    );
\unpackedVertex20_reg[color_g][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(38),
      Q => \unpackedVertex20_reg[color_g]\(6),
      R => '0'
    );
\unpackedVertex20_reg[color_g][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(39),
      Q => \unpackedVertex20_reg[color_g]\(7),
      R => '0'
    );
\unpackedVertex20_reg[color_g][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(40),
      Q => \unpackedVertex20_reg[color_g]\(8),
      R => '0'
    );
\unpackedVertex20_reg[color_g][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(41),
      Q => \unpackedVertex20_reg[color_g]\(9),
      R => '0'
    );
\unpackedVertex20_reg[color_r][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(0),
      Q => \unpackedVertex20_reg[color_r]\(0),
      R => '0'
    );
\unpackedVertex20_reg[color_r][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(10),
      Q => \unpackedVertex20_reg[color_r]\(10),
      R => '0'
    );
\unpackedVertex20_reg[color_r][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(11),
      Q => \unpackedVertex20_reg[color_r]\(11),
      R => '0'
    );
\unpackedVertex20_reg[color_r][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(12),
      Q => \unpackedVertex20_reg[color_r]\(12),
      R => '0'
    );
\unpackedVertex20_reg[color_r][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(13),
      Q => \unpackedVertex20_reg[color_r]\(13),
      R => '0'
    );
\unpackedVertex20_reg[color_r][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(14),
      Q => \unpackedVertex20_reg[color_r]\(14),
      R => '0'
    );
\unpackedVertex20_reg[color_r][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(15),
      Q => \unpackedVertex20_reg[color_r]\(15),
      R => '0'
    );
\unpackedVertex20_reg[color_r][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(16),
      Q => \unpackedVertex20_reg[color_r]\(16),
      R => '0'
    );
\unpackedVertex20_reg[color_r][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(17),
      Q => \unpackedVertex20_reg[color_r]\(17),
      R => '0'
    );
\unpackedVertex20_reg[color_r][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(18),
      Q => \unpackedVertex20_reg[color_r]\(18),
      R => '0'
    );
\unpackedVertex20_reg[color_r][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(19),
      Q => \unpackedVertex20_reg[color_r]\(19),
      R => '0'
    );
\unpackedVertex20_reg[color_r][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(1),
      Q => \unpackedVertex20_reg[color_r]\(1),
      R => '0'
    );
\unpackedVertex20_reg[color_r][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(20),
      Q => \unpackedVertex20_reg[color_r]\(20),
      R => '0'
    );
\unpackedVertex20_reg[color_r][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(21),
      Q => \unpackedVertex20_reg[color_r]\(21),
      R => '0'
    );
\unpackedVertex20_reg[color_r][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(22),
      Q => \unpackedVertex20_reg[color_r]\(22),
      R => '0'
    );
\unpackedVertex20_reg[color_r][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(23),
      Q => \unpackedVertex20_reg[color_r]\(23),
      R => '0'
    );
\unpackedVertex20_reg[color_r][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(24),
      Q => \unpackedVertex20_reg[color_r]\(24),
      R => '0'
    );
\unpackedVertex20_reg[color_r][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(25),
      Q => \unpackedVertex20_reg[color_r]\(25),
      R => '0'
    );
\unpackedVertex20_reg[color_r][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(26),
      Q => \unpackedVertex20_reg[color_r]\(26),
      R => '0'
    );
\unpackedVertex20_reg[color_r][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(27),
      Q => \unpackedVertex20_reg[color_r]\(27),
      R => '0'
    );
\unpackedVertex20_reg[color_r][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(28),
      Q => \unpackedVertex20_reg[color_r]\(28),
      R => '0'
    );
\unpackedVertex20_reg[color_r][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(29),
      Q => \unpackedVertex20_reg[color_r]\(29),
      R => '0'
    );
\unpackedVertex20_reg[color_r][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(2),
      Q => \unpackedVertex20_reg[color_r]\(2),
      R => '0'
    );
\unpackedVertex20_reg[color_r][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(30),
      Q => \unpackedVertex20_reg[color_r]\(30),
      R => '0'
    );
\unpackedVertex20_reg[color_r][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(31),
      Q => \unpackedVertex20_reg[color_r]\(31),
      R => '0'
    );
\unpackedVertex20_reg[color_r][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(3),
      Q => \unpackedVertex20_reg[color_r]\(3),
      R => '0'
    );
\unpackedVertex20_reg[color_r][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(4),
      Q => \unpackedVertex20_reg[color_r]\(4),
      R => '0'
    );
\unpackedVertex20_reg[color_r][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(5),
      Q => \unpackedVertex20_reg[color_r]\(5),
      R => '0'
    );
\unpackedVertex20_reg[color_r][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(6),
      Q => \unpackedVertex20_reg[color_r]\(6),
      R => '0'
    );
\unpackedVertex20_reg[color_r][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(7),
      Q => \unpackedVertex20_reg[color_r]\(7),
      R => '0'
    );
\unpackedVertex20_reg[color_r][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(8),
      Q => \unpackedVertex20_reg[color_r]\(8),
      R => '0'
    );
\unpackedVertex20_reg[color_r][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inColorRGBA20(9),
      Q => \unpackedVertex20_reg[color_r]\(9),
      R => '0'
    );
\unpackedVertex20_reg[tx][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(0),
      Q => \unpackedVertex20_reg[tx]\(0),
      R => '0'
    );
\unpackedVertex20_reg[tx][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(10),
      Q => \unpackedVertex20_reg[tx]\(10),
      R => '0'
    );
\unpackedVertex20_reg[tx][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(11),
      Q => \unpackedVertex20_reg[tx]\(11),
      R => '0'
    );
\unpackedVertex20_reg[tx][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(12),
      Q => \unpackedVertex20_reg[tx]\(12),
      R => '0'
    );
\unpackedVertex20_reg[tx][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(13),
      Q => \unpackedVertex20_reg[tx]\(13),
      R => '0'
    );
\unpackedVertex20_reg[tx][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(14),
      Q => \unpackedVertex20_reg[tx]\(14),
      R => '0'
    );
\unpackedVertex20_reg[tx][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(15),
      Q => \unpackedVertex20_reg[tx]\(15),
      R => '0'
    );
\unpackedVertex20_reg[tx][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(16),
      Q => \unpackedVertex20_reg[tx]\(16),
      R => '0'
    );
\unpackedVertex20_reg[tx][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(17),
      Q => \unpackedVertex20_reg[tx]\(17),
      R => '0'
    );
\unpackedVertex20_reg[tx][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(18),
      Q => \unpackedVertex20_reg[tx]\(18),
      R => '0'
    );
\unpackedVertex20_reg[tx][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(19),
      Q => \unpackedVertex20_reg[tx]\(19),
      R => '0'
    );
\unpackedVertex20_reg[tx][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(1),
      Q => \unpackedVertex20_reg[tx]\(1),
      R => '0'
    );
\unpackedVertex20_reg[tx][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(20),
      Q => \unpackedVertex20_reg[tx]\(20),
      R => '0'
    );
\unpackedVertex20_reg[tx][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(21),
      Q => \unpackedVertex20_reg[tx]\(21),
      R => '0'
    );
\unpackedVertex20_reg[tx][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(22),
      Q => \unpackedVertex20_reg[tx]\(22),
      R => '0'
    );
\unpackedVertex20_reg[tx][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(23),
      Q => \unpackedVertex20_reg[tx]\(23),
      R => '0'
    );
\unpackedVertex20_reg[tx][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(24),
      Q => \unpackedVertex20_reg[tx]\(24),
      R => '0'
    );
\unpackedVertex20_reg[tx][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(25),
      Q => \unpackedVertex20_reg[tx]\(25),
      R => '0'
    );
\unpackedVertex20_reg[tx][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(26),
      Q => \unpackedVertex20_reg[tx]\(26),
      R => '0'
    );
\unpackedVertex20_reg[tx][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(27),
      Q => \unpackedVertex20_reg[tx]\(27),
      R => '0'
    );
\unpackedVertex20_reg[tx][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(28),
      Q => \unpackedVertex20_reg[tx]\(28),
      R => '0'
    );
\unpackedVertex20_reg[tx][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(29),
      Q => \unpackedVertex20_reg[tx]\(29),
      R => '0'
    );
\unpackedVertex20_reg[tx][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(2),
      Q => \unpackedVertex20_reg[tx]\(2),
      R => '0'
    );
\unpackedVertex20_reg[tx][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(30),
      Q => \unpackedVertex20_reg[tx]\(30),
      R => '0'
    );
\unpackedVertex20_reg[tx][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(31),
      Q => \unpackedVertex20_reg[tx]\(31),
      R => '0'
    );
\unpackedVertex20_reg[tx][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(3),
      Q => \unpackedVertex20_reg[tx]\(3),
      R => '0'
    );
\unpackedVertex20_reg[tx][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(4),
      Q => \unpackedVertex20_reg[tx]\(4),
      R => '0'
    );
\unpackedVertex20_reg[tx][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(5),
      Q => \unpackedVertex20_reg[tx]\(5),
      R => '0'
    );
\unpackedVertex20_reg[tx][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(6),
      Q => \unpackedVertex20_reg[tx]\(6),
      R => '0'
    );
\unpackedVertex20_reg[tx][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(7),
      Q => \unpackedVertex20_reg[tx]\(7),
      R => '0'
    );
\unpackedVertex20_reg[tx][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(8),
      Q => \unpackedVertex20_reg[tx]\(8),
      R => '0'
    );
\unpackedVertex20_reg[tx][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20X(9),
      Q => \unpackedVertex20_reg[tx]\(9),
      R => '0'
    );
\unpackedVertex20_reg[ty][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(0),
      Q => \unpackedVertex20_reg[ty]\(0),
      R => '0'
    );
\unpackedVertex20_reg[ty][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(10),
      Q => \unpackedVertex20_reg[ty]\(10),
      R => '0'
    );
\unpackedVertex20_reg[ty][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(11),
      Q => \unpackedVertex20_reg[ty]\(11),
      R => '0'
    );
\unpackedVertex20_reg[ty][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(12),
      Q => \unpackedVertex20_reg[ty]\(12),
      R => '0'
    );
\unpackedVertex20_reg[ty][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(13),
      Q => \unpackedVertex20_reg[ty]\(13),
      R => '0'
    );
\unpackedVertex20_reg[ty][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(14),
      Q => \unpackedVertex20_reg[ty]\(14),
      R => '0'
    );
\unpackedVertex20_reg[ty][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(15),
      Q => \unpackedVertex20_reg[ty]\(15),
      R => '0'
    );
\unpackedVertex20_reg[ty][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(16),
      Q => \unpackedVertex20_reg[ty]\(16),
      R => '0'
    );
\unpackedVertex20_reg[ty][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(17),
      Q => \unpackedVertex20_reg[ty]\(17),
      R => '0'
    );
\unpackedVertex20_reg[ty][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(18),
      Q => \unpackedVertex20_reg[ty]\(18),
      R => '0'
    );
\unpackedVertex20_reg[ty][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(19),
      Q => \unpackedVertex20_reg[ty]\(19),
      R => '0'
    );
\unpackedVertex20_reg[ty][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(1),
      Q => \unpackedVertex20_reg[ty]\(1),
      R => '0'
    );
\unpackedVertex20_reg[ty][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(20),
      Q => \unpackedVertex20_reg[ty]\(20),
      R => '0'
    );
\unpackedVertex20_reg[ty][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(21),
      Q => \unpackedVertex20_reg[ty]\(21),
      R => '0'
    );
\unpackedVertex20_reg[ty][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(22),
      Q => \unpackedVertex20_reg[ty]\(22),
      R => '0'
    );
\unpackedVertex20_reg[ty][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(23),
      Q => \unpackedVertex20_reg[ty]\(23),
      R => '0'
    );
\unpackedVertex20_reg[ty][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(24),
      Q => \unpackedVertex20_reg[ty]\(24),
      R => '0'
    );
\unpackedVertex20_reg[ty][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(25),
      Q => \unpackedVertex20_reg[ty]\(25),
      R => '0'
    );
\unpackedVertex20_reg[ty][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(26),
      Q => \unpackedVertex20_reg[ty]\(26),
      R => '0'
    );
\unpackedVertex20_reg[ty][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(27),
      Q => \unpackedVertex20_reg[ty]\(27),
      R => '0'
    );
\unpackedVertex20_reg[ty][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(28),
      Q => \unpackedVertex20_reg[ty]\(28),
      R => '0'
    );
\unpackedVertex20_reg[ty][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(29),
      Q => \unpackedVertex20_reg[ty]\(29),
      R => '0'
    );
\unpackedVertex20_reg[ty][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(2),
      Q => \unpackedVertex20_reg[ty]\(2),
      R => '0'
    );
\unpackedVertex20_reg[ty][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(30),
      Q => \unpackedVertex20_reg[ty]\(30),
      R => '0'
    );
\unpackedVertex20_reg[ty][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(31),
      Q => \unpackedVertex20_reg[ty]\(31),
      R => '0'
    );
\unpackedVertex20_reg[ty][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(3),
      Q => \unpackedVertex20_reg[ty]\(3),
      R => '0'
    );
\unpackedVertex20_reg[ty][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(4),
      Q => \unpackedVertex20_reg[ty]\(4),
      R => '0'
    );
\unpackedVertex20_reg[ty][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(5),
      Q => \unpackedVertex20_reg[ty]\(5),
      R => '0'
    );
\unpackedVertex20_reg[ty][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(6),
      Q => \unpackedVertex20_reg[ty]\(6),
      R => '0'
    );
\unpackedVertex20_reg[ty][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(7),
      Q => \unpackedVertex20_reg[ty]\(7),
      R => '0'
    );
\unpackedVertex20_reg[ty][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(8),
      Q => \unpackedVertex20_reg[ty]\(8),
      R => '0'
    );
\unpackedVertex20_reg[ty][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \unpackedVertex0[tx]\(0),
      D => TRICACHE_inT20Y(9),
      Q => \unpackedVertex20_reg[ty]\(9),
      R => '0'
    );
useFlatShading_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => PixelXYFIFO_n_16,
      Q => useFlatShading,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MainDesign_AttrInterpolator_0_0 is
  port (
    clk : in STD_LOGIC;
    DINTERP_FIFO_rd_data : in STD_LOGIC_VECTOR ( 127 downto 0 );
    DINTERP_FIFO_empty : in STD_LOGIC;
    DINTERP_FIFO_almost_empty : in STD_LOGIC;
    DINTERP_FIFO_rd_en : out STD_LOGIC;
    TRICACHE_inT0X : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inT0Y : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inT10X : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inT10Y : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inT20X : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inT20Y : in STD_LOGIC_VECTOR ( 31 downto 0 );
    TRICACHE_inColorRGBA0 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_inColorRGBA10 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_inColorRGBA20 : in STD_LOGIC_VECTOR ( 127 downto 0 );
    TRICACHE_PopTriangleSlot : out STD_LOGIC;
    FPU_MUL_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_MUL_B : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_MUL_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_MUL_GO : out STD_LOGIC;
    FPU_CNV0_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV0_Mode : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FPU_CNV0_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV0_GO : out STD_LOGIC;
    FPU_CNV1_A : out STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV1_Mode : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FPU_CNV1_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    FPU_CNV1_GO : out STD_LOGIC;
    TEXSAMP_OutFIFO_wr_data : out STD_LOGIC_VECTOR ( 95 downto 0 );
    TEXSAMP_OutFIFO_full : in STD_LOGIC;
    TEXSAMP_OutFIFO_wr_en : out STD_LOGIC;
    TEXSAMP_OutFIFO_almost_full : in STD_LOGIC;
    STATE_StateBitsAtDrawID : in STD_LOGIC_VECTOR ( 6 downto 0 );
    STATE_NextDrawID : in STD_LOGIC_VECTOR ( 15 downto 0 );
    STATE_StateIsValid : in STD_LOGIC;
    STATE_ConsumeStateSlot : out STD_LOGIC;
    CMD_IsIdle : out STD_LOGIC;
    STAT_CyclesIdle : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesSpentWorking : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CyclesWaitingForOutput : out STD_LOGIC_VECTOR ( 31 downto 0 );
    STAT_CurrentDrawEventID : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_AttrInterpolator_State : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DBG_InterpolatorDriver_State : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DBG_MultiplierDriver_State : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DBG_ConverterDriver_State : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DBG_OutputDriver_State : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DBG_PixelWFIFO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_RastBarycentricB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_RastBarycentricC : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DBG_CurrentDrawEvent : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_Message : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_MessageData : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DBG_NewMessage : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of MainDesign_AttrInterpolator_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of MainDesign_AttrInterpolator_0_0 : entity is "MainDesign_AttrInterpolator_0_0,AttrInterpolator,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of MainDesign_AttrInterpolator_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of MainDesign_AttrInterpolator_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of MainDesign_AttrInterpolator_0_0 : entity is "AttrInterpolator,Vivado 2025.2";
end MainDesign_AttrInterpolator_0_0;

architecture STRUCTURE of MainDesign_AttrInterpolator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^dbg_message\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dbg_messagedata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dbg_outputdriver_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fpu_cnv0_mode\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^fpu_cnv1_mode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^texsamp_outfifo_wr_data\ : STD_LOGIC_VECTOR ( 95 downto 32 );
  attribute x_interface_info : string;
  attribute x_interface_info of DINTERP_FIFO_almost_empty : signal is "xilinx.com:interface:fifo_read:1.0 ATTR_FIFO ALMOST_EMPTY";
  attribute x_interface_info of DINTERP_FIFO_empty : signal is "xilinx.com:interface:fifo_read:1.0 ATTR_FIFO EMPTY";
  attribute x_interface_info of DINTERP_FIFO_rd_en : signal is "xilinx.com:interface:fifo_read:1.0 ATTR_FIFO RD_EN";
  attribute x_interface_info of TEXSAMP_OutFIFO_full : signal is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO FULL";
  attribute x_interface_info of TEXSAMP_OutFIFO_wr_en : signal is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_EN";
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_mode : string;
  attribute x_interface_mode of clk : signal is "slave clk";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 333250000, ASSOCIATED_BUSIF TEXSAMP_OUT_FIFO:ATTR_FIFO, FREQ_TOLERANCE_HZ 0, PHASE 0.00, CLK_DOMAIN MainDesign_ddr4_0_0_c0_ddr4_ui_clk, INSERT_VIP 0";
  attribute x_interface_info of DINTERP_FIFO_rd_data : signal is "xilinx.com:interface:fifo_read:1.0 ATTR_FIFO RD_DATA";
  attribute x_interface_mode of DINTERP_FIFO_rd_data : signal is "master ATTR_FIFO";
  attribute x_interface_info of TEXSAMP_OutFIFO_wr_data : signal is "xilinx.com:interface:fifo_write:1.0 TEXSAMP_OUT_FIFO WR_DATA";
  attribute x_interface_mode of TEXSAMP_OutFIFO_wr_data : signal is "master TEXSAMP_OUT_FIFO";
begin
  DBG_Message(15 downto 0) <= \^dbg_message\(15 downto 0);
  DBG_MessageData(15 downto 0) <= \^dbg_messagedata\(15 downto 0);
  DBG_OutputDriver_State(2) <= \<const0>\;
  DBG_OutputDriver_State(1 downto 0) <= \^dbg_outputdriver_state\(1 downto 0);
  FPU_CNV0_Mode(2) <= \^fpu_cnv0_mode\(2);
  FPU_CNV0_Mode(1) <= \<const0>\;
  FPU_CNV0_Mode(0) <= \<const0>\;
  FPU_CNV1_Mode(2) <= \<const0>\;
  FPU_CNV1_Mode(1) <= \^fpu_cnv1_mode\(0);
  FPU_CNV1_Mode(0) <= \^fpu_cnv1_mode\(0);
  TEXSAMP_OutFIFO_wr_data(95 downto 32) <= \^texsamp_outfifo_wr_data\(95 downto 32);
  TEXSAMP_OutFIFO_wr_data(31 downto 16) <= \^dbg_messagedata\(15 downto 0);
  TEXSAMP_OutFIFO_wr_data(15 downto 0) <= \^dbg_message\(15 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.MainDesign_AttrInterpolator_0_0_AttrInterpolator
     port map (
      CMD_IsIdle => CMD_IsIdle,
      D(23 downto 16) => FPU_CNV0_OUT(7 downto 0),
      D(15 downto 0) => FPU_CNV1_OUT(15 downto 0),
      DBG_AttrInterpolator_State(2 downto 0) => DBG_AttrInterpolator_State(2 downto 0),
      DBG_ConverterDriver_State(2 downto 0) => DBG_ConverterDriver_State(2 downto 0),
      DBG_CurrentDrawEvent(15 downto 0) => DBG_CurrentDrawEvent(15 downto 0),
      DBG_InterpolatorDriver_State(2 downto 0) => DBG_InterpolatorDriver_State(2 downto 0),
      DBG_MultiplierDriver_State(2 downto 0) => DBG_MultiplierDriver_State(2 downto 0),
      DBG_NewMessage => DBG_NewMessage,
      DBG_OutputDriver_State(1 downto 0) => \^dbg_outputdriver_state\(1 downto 0),
      DBG_PixelWFIFO(31 downto 0) => DBG_PixelWFIFO(31 downto 0),
      DBG_RastBarycentricB(31 downto 0) => DBG_RastBarycentricB(31 downto 0),
      DINTERP_FIFO_empty => DINTERP_FIFO_empty,
      DINTERP_FIFO_rd_data(127 downto 0) => DINTERP_FIFO_rd_data(127 downto 0),
      DINTERP_FIFO_rd_en => DINTERP_FIFO_rd_en,
      FPU_CNV0_A(31 downto 0) => FPU_CNV0_A(31 downto 0),
      FPU_CNV0_GO => FPU_CNV0_GO,
      FPU_CNV0_Mode(0) => \^fpu_cnv0_mode\(2),
      FPU_CNV0_OUT(23 downto 0) => FPU_CNV0_OUT(31 downto 8),
      FPU_CNV1_A(31 downto 0) => FPU_CNV1_A(31 downto 0),
      FPU_CNV1_GO => FPU_CNV1_GO,
      FPU_CNV1_Mode(0) => \^fpu_cnv1_mode\(0),
      FPU_MUL_A(31 downto 0) => FPU_MUL_A(31 downto 0),
      FPU_MUL_B(31 downto 0) => FPU_MUL_B(31 downto 0),
      FPU_MUL_GO => FPU_MUL_GO,
      FPU_MUL_OUT(31 downto 0) => FPU_MUL_OUT(31 downto 0),
      Q(31 downto 0) => DBG_RastBarycentricC(31 downto 0),
      STATE_ConsumeStateSlot => STATE_ConsumeStateSlot,
      STATE_NextDrawID(15 downto 0) => STATE_NextDrawID(15 downto 0),
      STATE_StateBitsAtDrawID(6 downto 0) => STATE_StateBitsAtDrawID(6 downto 0),
      STATE_StateIsValid => STATE_StateIsValid,
      STAT_CurrentDrawEventID(15 downto 0) => STAT_CurrentDrawEventID(15 downto 0),
      STAT_CyclesIdle(31 downto 0) => STAT_CyclesIdle(31 downto 0),
      STAT_CyclesSpentWorking(31 downto 0) => STAT_CyclesSpentWorking(31 downto 0),
      STAT_CyclesWaitingForOutput(31 downto 0) => STAT_CyclesWaitingForOutput(31 downto 0),
      TEXSAMP_OutFIFO_almost_full => TEXSAMP_OutFIFO_almost_full,
      TEXSAMP_OutFIFO_wr_data(95 downto 32) => \^texsamp_outfifo_wr_data\(95 downto 32),
      TEXSAMP_OutFIFO_wr_data(31 downto 16) => \^dbg_messagedata\(15 downto 0),
      TEXSAMP_OutFIFO_wr_data(15 downto 0) => \^dbg_message\(15 downto 0),
      TEXSAMP_OutFIFO_wr_en => TEXSAMP_OutFIFO_wr_en,
      TRICACHE_PopTriangleSlot => TRICACHE_PopTriangleSlot,
      TRICACHE_inColorRGBA0(127 downto 0) => TRICACHE_inColorRGBA0(127 downto 0),
      TRICACHE_inColorRGBA10(127 downto 0) => TRICACHE_inColorRGBA10(127 downto 0),
      TRICACHE_inColorRGBA20(127 downto 0) => TRICACHE_inColorRGBA20(127 downto 0),
      TRICACHE_inT0X(31 downto 0) => TRICACHE_inT0X(31 downto 0),
      TRICACHE_inT0Y(31 downto 0) => TRICACHE_inT0Y(31 downto 0),
      TRICACHE_inT10X(31 downto 0) => TRICACHE_inT10X(31 downto 0),
      TRICACHE_inT10Y(31 downto 0) => TRICACHE_inT10Y(31 downto 0),
      TRICACHE_inT20X(31 downto 0) => TRICACHE_inT20X(31 downto 0),
      TRICACHE_inT20Y(31 downto 0) => TRICACHE_inT20Y(31 downto 0),
      clk => clk
    );
end STRUCTURE;
