<!DOCTYPE Robei>
<Module Code="//&#xa;// Generate clk&#xa;//&#xa;initial begin &#xa;  clk = 0;&#xa;end&#xa;always #10 clk = ~clk;&#xa;&#xa;//&#xa;// Generate reset signal&#xa;//&#xa;initial begin&#xa;  rst_n = 1;&#xa;  repeat(1) @( posedge clk ) #1;&#xa;  rst_n = 0;&#xa;  repeat(1) @( posedge clk ) #1;&#xa;  rst_n = 1;  &#xa;end&#xa;&#xa;// &#xa;// Generate key signal&#xa;//&#xa;initial begin&#xa;  key_in = 4'b0000;&#xa;  repeat(1000000) @( posedge clk ) #1;&#xa;  key_in = 4'b0001;&#xa;  repeat(1000000) @( posedge clk ) #1;&#xa;  key_in = 4'b0010;&#xa;  repeat(1000000) @( posedge clk ) #1;&#xa;  key_in = 4'b0100;&#xa;  repeat(1000000) @( posedge clk ) #1;&#xa;  key_in = 4'b1000;&#xa;  repeat(1000000) @( posedge clk ) #1;     &#xa;  key_in = 4'b0000;&#xa;  repeat(1000000) @( posedge clk ) #1;      &#xa;  #10 $finish;&#xa;end&#xa;&#xa;&#xa;" Include="" Height="600" Time_Scale="" Class="module" Y="0" Name="key_uart_test" Type="testbench" Width="900" File="Current/key_uart_test.test" Color="#d3d3d3" Comment="" Parent="0" X="0">
 <Module Code="&#xa;&#xa;&#xa;" Include="" Parameters="" Height="160" Class="key_uart" Y="181.069" Name="key_uart1" Type="model" Width="160" File="Current/key_uart.model" Color="#d3d3d3" Comment="" Parent="key_uart_test" X="289.16">
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.1375" Name="clk" Width="20" Color="#0000ff" Parent="key_uart1" X="-0.125" Connect="" Inout="input"/>
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="left" Y="0.3375" Name="rst_n" Width="20" Color="#00ffff" Parent="key_uart1" X="-0.125" Connect="" Inout="input"/>
  <Port Datasize="4" Datatype="wire" Height="20" Function="" Side="left" Y="0.5375" Name="key_in" Width="20" Color="#7fffd4" Parent="key_uart1" X="-0.125" Connect="" Inout="input"/>
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="right" Y="0.1875" Name="tx_valid" Width="20" Color="#6495ed" Parent="key_uart1" X="0.875" Connect="" Inout="output"/>
  <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="right" Y="0.4375" Name="tx" Width="20" Color="#dc143c" Parent="key_uart1" X="0.875" Connect="" Inout="output"/>
 </Module>
 <Port Datasize="1" Datatype="reg" Height="20" Function="" Side="left" Y="0.183333" Name="clk" Width="20" Color="#0000ff" Parent="key_uart_test" X="-0.0222222" Inout="input"/>
 <Port Datasize="1" Datatype="reg" Height="20" Function="" Side="left" Y="0.383333" Name="rst_n" Width="20" Color="#00ffff" Parent="key_uart_test" X="-0.0222222" Inout="input"/>
 <Port Datasize="4" Datatype="reg" Height="20" Function="" Side="left" Y="0.583333" Name="key_in" Width="20" Color="#7fffd4" Parent="key_uart_test" X="-0.0222222" Inout="input"/>
 <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="right" Y="0.233333" Name="tx_valid" Width="20" Color="#6495ed" Parent="key_uart_test" X="0.977778" Inout="output"/>
 <Port Datasize="1" Datatype="wire" Height="20" Function="" Side="right" Y="0.483333" Name="tx" Width="20" Color="#dc143c" Parent="key_uart_test" X="0.977778" Inout="output"/>
 <Wire Datasize="1" From="key_uart_test>clk" Datatype="wire" Name="key_uart_test_clk" Parent="key_uart_test" To="key_uart_test#key_uart1>clk"/>
 <Wire Datasize="1" From="key_uart_test>rst_n" Datatype="wire" Name="key_uart_test_rst_n" Parent="key_uart_test" To="key_uart_test#key_uart1>rst_n"/>
 <Wire Datasize="4" From="key_uart_test>key_in" Datatype="wire" Name="key_uart_test_key_in" Parent="key_uart_test" To="key_uart_test#key_uart1>key_in"/>
 <Wire Datasize="1" From="key_uart_test#key_uart1>tx_valid" Datatype="wire" Name="key_uart1_tx_valid" Parent="key_uart_test" To="key_uart_test>tx_valid"/>
 <Wire Datasize="1" From="key_uart_test#key_uart1>tx" Datatype="wire" Name="key_uart1_tx" Parent="key_uart_test" To="key_uart_test>tx"/>
</Module>
