SCHM0106

HEADER
{
 FREEID 1836
 VARIABLES
 {
  #BLOCKTABLE_FILE=""
  #BLOCKTABLE_INCLUDED="1"
  #LANGUAGE="VERILOG"
  #MODULE="design2"
  AUTHOR=""
  COMPANY=""
  CREATIONDATE="6/3/2024"
  PAGECOUNT="2"
  TITLE=""
 }
 SYMBOL "#default" "adder" "adder"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716812708"
    #MODIFIED_USEC="668781"
    #NAME="adder"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5ac54ae6-ec2a-40dc-ad0e-018922b41585"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,102,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,102,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in1(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in2(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "alu" "alu"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #GENERIC0="AND = 5'b00000"
    #GENERIC1="ADD = 5'b00010"
    #GENERIC2="SUB = 5'b00100"
    #GENERIC3="ADDI = 5'b00110"
    #GENERIC4="ANDI = 5'b01000"
    #GENERIC5="LW = 5'b01010"
    #GENERIC6="LBu = 5'b01100"
    #GENERIC7="LBs = 5'b01101"
    #GENERIC8="SW = 5'b01110"
    #GENERIC9="BGT = 5'b10000"
    #GENERIC10="BGTZ = 5'b10001"
    #GENERIC11="BLT = 5'b10010"
    #GENERIC12="BLTZ = 5'b10011"
    #GENERIC13="BEQ = 5'b10100"
    #GENERIC14="BEQZ = 5'b10101"
    #GENERIC15="BNE = 5'b10110"
    #GENERIC16="BNEZ = 5'b10111"
    #GENERIC17="JMP = 5'b11000"
    #GENERIC18="CALL = 5'b11010"
    #GENERIC19="RET = 5'b11100"
    #GENERIC20="Sv = 5'b11110"
    #LANGUAGE="VERILOG"
    #MODIFIED="1716818023"
    #MODIFIED_USEC="492200"
    #NAME="alu"
    #PRAGMED_GENERICS="AND;ADD;SUB;ADDI;ANDI;LW;LBu;LBs;SW;BGT;BGTZ;BLT;BLTZ;BEQ;BEQZ;BNE;BNEZ;JMP;CALL;RET;Sv"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d5d2ee8c-f293-457e-bee3-83be76e7ed94"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,320,260)
    FREEID 13
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,300,260)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,48,160,72)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,160,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,138,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (216,48,295,72)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,25,192,121)
     ALIGN 9
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 6
    }
    PIN  2, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="operandA(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="operandB(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Function(4:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (320,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="res(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (180,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="takeBranch"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
   }
  }
 }
 SYMBOL "cpu" "ControlUnit" "ControlUnit"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="AND = 5'b00000"
    #GENERIC1="ADD = 5'b00010"
    #GENERIC2="SUB = 5'b00100"
    #GENERIC3="ADDI = 5'b00110"
    #GENERIC4="ANDI = 5'b01000"
    #GENERIC5="LW = 5'b01010"
    #GENERIC6="LBu = 5'b01100"
    #GENERIC7="LBs = 5'b01101"
    #GENERIC8="SW = 5'b01110"
    #GENERIC9="BGT = 5'b10000"
    #GENERIC10="BGTZ = 5'b10001"
    #GENERIC11="BLT = 5'b10010"
    #GENERIC12="BLTZ = 5'b10011"
    #GENERIC13="BEQ = 5'b10100"
    #GENERIC14="BEQZ = 5'b10101"
    #GENERIC15="BNE = 5'b10110"
    #GENERIC16="BNEZ = 5'b10111"
    #GENERIC17="JMP = 5'b11000"
    #GENERIC18="CALL = 5'b11010"
    #GENERIC19="RET = 5'b11100"
    #GENERIC20="Sv = 5'b11110"
    #GENERIC21="start = 0"
    #GENERIC22="RS = 1"
    #GENERIC23="IF = 2"
    #GENERIC24="ID = 3"
    #GENERIC25="EX = 4"
    #GENERIC26="MEM = 5"
    #GENERIC27="WB = 6"
    #LANGUAGE="VERILOG"
    #MODIFIED="1718606294"
    #MODIFIED_USEC="478344"
    #NAME="ControlUnit"
    #PRAGMED_GENERICS="AND;ADD;SUB;ADDI;ANDI;LW;LBu;LBs;SW;BGT;BGTZ;BLT;BLTZ;BEQ;BEQZ;BNE;BNEZ;JMP;CALL;RET;Sv;start;RS;IF;ID;EX;MEM;WB"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ac67582-b752-439e-9dd3-aa00cccaf205"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,700,260)
    FREEID 43
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (0,20,680,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (650,48,675,72)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (588,25,612,130)
     ALIGN 1
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 5
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (548,25,572,43)
     ALIGN 1
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 5
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,185,92,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 5
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (568,145,592,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 5
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (528,144,552,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 5
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (488,170,512,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 5
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (448,187,472,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 5
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (616,208,675,232)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (268,25,292,105)
     ALIGN 9
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 8
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (248,167,272,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 22
     ORIENTATION 5
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (208,167,232,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 5
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,161,192,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 26
     ORIENTATION 5
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (28,141,52,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 28
     ORIENTATION 5
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (428,45,452,150)
     ALIGN 9
     MARGINS (1,1)
     PARENT 30
     ORIENTATION 8
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (612,168,675,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
     ORIENTATION 3
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (573,128,675,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
     ORIENTATION 3
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (308,25,332,105)
     ALIGN 9
     MARGINS (1,1)
     PARENT 36
     ORIENTATION 8
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (368,122,392,227)
     ALIGN 1
     MARGINS (1,1)
     PARENT 38
     ORIENTATION 5
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (308,169,332,235)
     ALIGN 1
     MARGINS (1,1)
     PARENT 40
     ORIENTATION 7
    }
    PIN  2, 0, 0
    {
     COORD (700,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (600,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="opcode(3:0)"
      #SIDE="top"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (560,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="m"
      #SIDE="top"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (80,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="PCen"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (580,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="memWrite"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (540,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="memRead"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (500,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="REGen"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (460,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="sign5"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (700,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="wrByte"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (280,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="signW2B"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (260,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RA(1:0)"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (220,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RB(1:0)"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (180,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RW(1:0)"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (40,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="PCsrc(1:0)"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (440,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BUSWsrc(1:0)"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (700,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="opAsrc"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (700,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="opBsrc(1:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (320,0)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="dataInsrc"
      #SIDE="top"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (380,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Function(4:0)"
      #SIDE="bottom"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (320,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="R7(2:0)"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "datamem" "datamem"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718606103"
    #MODIFIED_USEC="448543"
    #NAME="datamem"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4a924565-b3db-4882-8605-4926c6d53f35"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,260)
    FREEID 17
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (28,210,52,235)
     ALIGN 9
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 8
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,146,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,127,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,152,172,235)
     ALIGN 9
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,151,132,235)
     ALIGN 9
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 8
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,176,92,235)
     ALIGN 9
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 8
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (61,28,175,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (40,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="address(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="datain(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (160,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="memread"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (120,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="memwrite"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (80,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="wrByte"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="dataout(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "extend5" "extend5"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716812359"
    #MODIFIED_USEC="934398"
    #NAME="extend5"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="1f943698-8c18-479d-9512-f5417043a5c1"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,80,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,62,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (97,28,175,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in(4:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sign"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "extend8" "extend8"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1718606046"
    #MODIFIED_USEC="44228"
    #NAME="extend8"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="dd40e75a-6bb9-41b6-ad75-8797df3bacff"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,80,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (97,28,175,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in(7:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "extend12" "extend12"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716932112"
    #MODIFIED_USEC="37032"
    #NAME="extend12"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="6b9fb9ff-3d68-4a9c-ac5f-02f5f69e233e"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,91,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in(11:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "I2J" "I2J"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716811143"
    #MODIFIED_USEC="190440"
    #NAME="I2J"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="35802ea8-5fdf-4984-a66f-593d8d7f5ba7"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,220)
    FREEID 13
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,220)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,43,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,113,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,123,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,132,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (94,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="m"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rdOld(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs1Old(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="immOld(4:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="offset(11:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "I2R" "I2R"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716811168"
    #MODIFIED_USEC="574810"
    #NAME="I2R"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c11798c2-de81-4240-baf1-35906d7549f7"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,200)
    FREEID 17
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,43,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,113,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,123,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,132,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (157,148,215,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (147,28,215,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (147,88,215,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="m"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rdOld(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs1Old(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="immOld(4:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (240,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs1(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (240,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs2(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "I2S" "I2S"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716811156"
    #MODIFIED_USEC="765622"
    #NAME="I2S"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ef95f2b-42de-4939-8b99-63f711753432"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,200)
    FREEID 15
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,43,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,113,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,123,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,132,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (147,28,215,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (138,68,215,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="m"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rdOld(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rs1Old(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="immOld(4:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs1(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="imm(7:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "IR" "IR"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716811067"
    #MODIFIED_USEC="761972"
    #NAME="IR"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f3c5ba5c-f0b4-4bfe-a2e3-a6ccc0fad654"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,240)
    FREEID 15
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,162,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (129,28,235,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (217,68,235,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (177,188,235,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (167,108,235,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (158,148,235,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="instruction(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="opcode(3:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="m"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rd(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (260,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="rs1(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="imm(4:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "instmem" "instmem"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716391474"
    #MODIFIED_USEC="181541"
    #NAME="instmem"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="87057d21-5fa1-4cea-8498-52e9bc9d2f32"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,320,80)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,300,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,144,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (158,28,295,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="inputPC(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="instruction(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux2x1" "mux2x1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716825673"
    #MODIFIED_USEC="955785"
    #NAME="mux2x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c746cc4d-f258-4e6f-9c7d-6eae06dd52e6"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,120,200,240)
    FREEID 11
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,120,180,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,128,87,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,168,88,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,208,52,232)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (97,128,175,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="a(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="b(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sel"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (200,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux3x1" "mux3x1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716825475"
    #MODIFIED_USEC="909892"
    #NAME="mux3x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="cc3f3859-49df-43ed-825b-ee2ab506a36a"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,180)
    FREEID 13
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,180)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,87,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,88,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,87,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,91,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (97,28,175,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="a(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="b(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="c(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sel(1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux3_3x1" "mux3_3x1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716811899"
    #MODIFIED_USEC="151078"
    #NAME="mux3_3x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="aab3fd22-3d53-4461-b25e-0b3f0e0c9374"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,200)
    FREEID 12
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,91,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,91,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,91,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,91,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,28,175,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in1(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in2(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in3(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sel(1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(2:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux4x1" "mux4x1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716825018"
    #MODIFIED_USEC="463209"
    #NAME="mux4x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d25b41e1-39e2-48f4-9ef4-88f6bf70c8e1"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,240)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,87,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,88,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,87,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,88,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,91,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (97,28,175,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="a(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="b(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="c(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="d(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sel(1:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux4x1" "mux4x1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716825018"
    #MODIFIED_USEC="463209"
    #NAME="mux4x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f9fc8c2b-3c01-4fa0-879c-15eb979f7571"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,240)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,180,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (113,28,175,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (112,68,175,92)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (113,108,175,132)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (112,148,175,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (109,188,175,212)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,103,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (200,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="a(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="b(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (200,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="c(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (200,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="d(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (200,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sel(1:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "PCinc" "PCinc"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716812271"
    #MODIFIED_USEC="29312"
    #NAME="PCinc"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="84805c21-6fd2-4796-bec5-eb68922169eb"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,80)
    FREEID 7
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,259,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (136,28,255,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,130,52)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="inputPC(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="outPC(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "PCreg" "PCreg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716812627"
    #MODIFIED_USEC="397431"
    #NAME="PCreg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b8fde3ca-10cd-4486-bb27-767f12939664"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,180,180)
    FREEID 11
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,160,160)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,50,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,132,152,155)
     ALIGN 9
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 8
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,91,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (77,68,155,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (140,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="en"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (180,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "registers" "registers"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716810632"
    #MODIFIED_USEC="393267"
    #NAME="registers"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ec45ede9-cb2e-4e39-ab8b-6e8083b0692f"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,260)
    FREEID 19
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (48,210,72,235)
     ALIGN 9
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 8
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (108,212,132,235)
     ALIGN 9
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 8
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,48,93,72)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,93,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,168,99,192)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,148,235,172)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 2
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (131,28,235,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (131,88,235,112)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (60,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (120,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="en"
      #SIDE="bottom"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (0,-20) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RA(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RB(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RW(2:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="BUSW(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BUSA(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (260,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BUSB(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "W2B" "W2B"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #LANGUAGE="VERILOG"
    #MODIFIED="1716819978"
    #MODIFIED_USEC="418851"
    #NAME="W2B"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4b2809c3-a60c-47b9-b0ed-b36fd0cba316"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,120)
    FREEID 8
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,91,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,62,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,28,195,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="in(15:0)"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="sign"
      #SIDE="left"
      #VERILOG_TYPE="wire"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="out(15:0)"
      #SIDE="right"
      #VERILOG_TYPE="reg"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4676,3307)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #LANGUAGE="VERILOG"
  }
 }
 
 BODY
 {
  INSTANCE  605, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="PCreg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="PCreg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b8fde3ca-10cd-4486-bb27-767f12939664"
   }
   COORD (1420,1540)
   VERTEXES ( (2,606), (4,607), (6,608), (8,609) )
  }
  VTX  606, 0, 0
  {
   COORD (1420,1660)
  }
  VTX  607, 0, 0
  {
   COORD (1560,1720)
  }
  VTX  608, 0, 0
  {
   COORD (1420,1580)
  }
  VTX  609, 0, 0
  {
   COORD (1600,1620)
  }
  TEXT  610, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1420,1504,1459,1539)
   ALIGN 8
   MARGINS (1,1)
   PARENT 605
  }
  TEXT  611, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1420,1720,1504,1755)
   MARGINS (1,1)
   PARENT 605
  }
  INSTANCE  612, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="instmem"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="instmem"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="87057d21-5fa1-4cea-8498-52e9bc9d2f32"
   }
   COORD (1660,1580)
   VERTEXES ( (2,613), (4,614) )
  }
  VTX  613, 0, 0
  {
   COORD (1660,1620)
  }
  VTX  614, 0, 0
  {
   COORD (1980,1620)
  }
  TEXT  615, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1660,1544,1699,1579)
   ALIGN 8
   MARGINS (1,1)
   PARENT 612
  }
  TEXT  616, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1660,1660,1774,1695)
   MARGINS (1,1)
   PARENT 612
  }
  INSTANCE  617, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IR"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="IR"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f3c5ba5c-f0b4-4bfe-a2e3-a6ccc0fad654"
   }
   COORD (2020,1540)
   VERTEXES ( (2,618), (4,619), (6,1649), (8,621), (10,622), (12,623) )
  }
  VTX  618, 0, 0
  {
   COORD (2020,1620)
  }
  VTX  619, 0, 0
  {
   COORD (2280,1580)
  }
  VTX  621, 0, 0
  {
   COORD (2280,1740)
  }
  VTX  622, 0, 0
  {
   COORD (2280,1660)
  }
  VTX  623, 0, 0
  {
   COORD (2280,1700)
  }
  TEXT  624, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2020,1504,2059,1539)
   ALIGN 8
   MARGINS (1,1)
   PARENT 617
  }
  TEXT  625, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2020,1780,2050,1815)
   MARGINS (1,1)
   PARENT 617
  }
  INSTANCE  626, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="I2R"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="I2R"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c11798c2-de81-4240-baf1-35906d7549f7"
   }
   COORD (2440,1440)
   VERTEXES ( (2,1650), (4,628), (6,629), (8,630), (10,631), (12,632), (14,633) )
  }
  VTX  628, 0, 0
  {
   COORD (2440,1600)
  }
  VTX  629, 0, 0
  {
   COORD (2440,1520)
  }
  VTX  630, 0, 0
  {
   COORD (2440,1560)
  }
  VTX  631, 0, 0
  {
   COORD (2680,1600)
  }
  VTX  632, 0, 0
  {
   COORD (2680,1480)
  }
  VTX  633, 0, 0
  {
   COORD (2680,1540)
  }
  TEXT  634, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2440,1404,2479,1439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 626
  }
  TEXT  635, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2440,1640,2486,1675)
   MARGINS (1,1)
   PARENT 626
  }
  INSTANCE  636, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="I2J"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="I2J"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="35802ea8-5fdf-4984-a66f-593d8d7f5ba7"
   }
   COORD (2440,1760)
   VERTEXES ( (2,637), (4,638), (6,639), (8,640), (10,641) )
  }
  VTX  637, 0, 0
  {
   COORD (2440,1800)
  }
  VTX  638, 0, 0
  {
   COORD (2440,1920)
  }
  VTX  639, 0, 0
  {
   COORD (2440,1840)
  }
  VTX  640, 0, 0
  {
   COORD (2440,1880)
  }
  VTX  641, 0, 0
  {
   COORD (2660,1800)
  }
  TEXT  642, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2440,1724,2479,1759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 636
  }
  TEXT  643, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2440,1980,2480,2015)
   MARGINS (1,1)
   PARENT 636
  }
  INSTANCE  644, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="I2S"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="I2S"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ef95f2b-42de-4939-8b99-63f711753432"
   }
   COORD (2440,2060)
   VERTEXES ( (2,645), (4,646), (6,647), (8,648), (10,649), (12,650) )
  }
  VTX  645, 0, 0
  {
   COORD (2440,2100)
  }
  VTX  646, 0, 0
  {
   COORD (2440,2220)
  }
  VTX  647, 0, 0
  {
   COORD (2440,2140)
  }
  VTX  648, 0, 0
  {
   COORD (2440,2180)
  }
  VTX  649, 0, 0
  {
   COORD (2680,2100)
  }
  VTX  650, 0, 0
  {
   COORD (2680,2140)
  }
  TEXT  651, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2440,2024,2479,2059)
   ALIGN 8
   MARGINS (1,1)
   PARENT 644
  }
  TEXT  652, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2440,2260,2484,2295)
   MARGINS (1,1)
   PARENT 644
  }
  INSTANCE  653, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="alu"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="alu"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d5d2ee8c-f293-457e-bee3-83be76e7ed94"
   }
   COORD (3800,1740)
   VERTEXES ( (2,654), (4,655), (6,656), (8,657), (10,658) )
  }
  VTX  654, 0, 0
  {
   COORD (3800,1800)
  }
  VTX  655, 0, 0
  {
   COORD (3800,1860)
  }
  VTX  656, 0, 0
  {
   COORD (3800,1940)
  }
  VTX  657, 0, 0
  {
   COORD (4120,1800)
  }
  VTX  658, 0, 0
  {
   COORD (3980,1740)
  }
  TEXT  659, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3800,1704,3839,1739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 653
  }
  TEXT  660, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3800,2000,3841,2035)
   MARGINS (1,1)
   PARENT 653
  }
  INSTANCE  661, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="registers"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="registers"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ec45ede9-cb2e-4e39-ab8b-6e8083b0692f"
   }
   COORD (3140,1760)
   VERTEXES ( (2,662), (4,663), (6,664), (8,665), (10,666), (12,667), (14,668), (16,669) )
  }
  VTX  662, 0, 0
  {
   COORD (3200,2020)
  }
  VTX  663, 0, 0
  {
   COORD (3260,2020)
  }
  VTX  664, 0, 0
  {
   COORD (3140,1820)
  }
  VTX  665, 0, 0
  {
   COORD (3140,1880)
  }
  VTX  666, 0, 0
  {
   COORD (3140,1940)
  }
  VTX  667, 0, 0
  {
   COORD (3400,1920)
  }
  VTX  668, 0, 0
  {
   COORD (3400,1800)
  }
  VTX  669, 0, 0
  {
   COORD (3400,1860)
  }
  TEXT  670, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3140,1724,3179,1759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 661
  }
  TEXT  671, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3140,2020,3255,2055)
   MARGINS (1,1)
   PARENT 661
  }
  NET BUS  672, 0, 0
  BUS  673, 0, 0
  {
   NET 672
   VTX 614, 618
  }
  INSTANCE  674, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux3_3x1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U9"
    #SYMBOL="mux3_3x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="aab3fd22-3d53-4461-b25e-0b3f0e0c9374"
   }
   COORD (2840,2040)
   VERTEXES ( (2,675), (4,676), (6,677), (8,678), (10,679) )
  }
  VTX  675, 0, 0
  {
   COORD (2840,2080)
  }
  VTX  676, 0, 0
  {
   COORD (2840,2120)
  }
  VTX  677, 0, 0
  {
   COORD (2840,2160)
  }
  VTX  678, 0, 0
  {
   COORD (2840,2200)
  }
  VTX  679, 0, 0
  {
   COORD (3040,2080)
  }
  TEXT  680, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2840,2004,2879,2039)
   ALIGN 8
   MARGINS (1,1)
   PARENT 674
  }
  TEXT  681, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2840,2240,2973,2275)
   MARGINS (1,1)
   PARENT 674
  }
  NET BUS  682, 0, 0
  BUS  683, 0, 0
  {
   NET 682
   VTX 666, 1198
  }
  BUS  684, 0, 0
  {
   NET 682
   VTX 1198, 1199
  }
  BUS  685, 0, 0
  {
   NET 682
   VTX 1199, 679
  }
  WIRE  697, 0, 0
  {
   NET 1658
   VTX 637, 1132
  }
  WIRE  698, 0, 0
  {
   NET 1658
   VTX 645, 1154
  }
  WIRE  699, 0, 0
  {
   NET 1658
   VTX 1154, 1132
  }
  NET BUS  700, 0, 0
  BUS  701, 0, 0
  {
   NET 700
   VTX 628, 1153
  }
  BUS  702, 0, 0
  {
   NET 700
   VTX 1153, 1131
  }
  BUS  703, 0, 0
  {
   NET 700
   VTX 621, 1131
  }
  BUS  704, 0, 0
  {
   NET 700
   VTX 638, 1135
  }
  BUS  705, 0, 0
  {
   NET 700
   VTX 1131, 1135
  }
  BUS  706, 0, 0
  {
   NET 700
   VTX 646, 1157
  }
  BUS  707, 0, 0
  {
   NET 700
   VTX 1157, 1135
  }
  BUS  708, 0, 0
  {
   NET 700
   VTX 1136, 1158
  }
  BUS  709, 0, 0
  {
   NET 700
   VTX 1158, 1131
  }
  BUS  710, 0, 0
  {
   NET 700
   VTX 676, 1202
  }
  BUS  711, 0, 0
  {
   NET 700
   VTX 1202, 1136
  }
  BUS  712, 0, 0
  {
   NET 700
   VTX 1136, 826
  }
  NET BUS  713, 0, 0
  BUS  714, 0, 0
  {
   NET 713
   VTX 622, 1128
  }
  BUS  715, 0, 0
  {
   NET 713
   VTX 1128, 1152
  }
  BUS  716, 0, 0
  {
   NET 713
   VTX 1152, 629
  }
  BUS  717, 0, 0
  {
   NET 713
   VTX 639, 1133
  }
  BUS  718, 0, 0
  {
   NET 713
   VTX 1133, 1128
  }
  BUS  719, 0, 0
  {
   NET 713
   VTX 647, 1155
  }
  BUS  720, 0, 0
  {
   NET 713
   VTX 1155, 1133
  }
  BUS  721, 0, 0
  {
   NET 713
   VTX 736, 1161
  }
  BUS  722, 0, 0
  {
   NET 713
   VTX 1161, 1162
  }
  BUS  723, 0, 0
  {
   NET 713
   VTX 1162, 1128
  }
  NET BUS  724, 0, 0
  BUS  725, 0, 0
  {
   NET 724
   VTX 623, 1129
  }
  BUS  726, 0, 0
  {
   NET 724
   VTX 1129, 1130
  }
  BUS  727, 0, 0
  {
   NET 724
   VTX 1130, 630
  }
  BUS  728, 0, 0
  {
   NET 724
   VTX 640, 1134
  }
  BUS  729, 0, 0
  {
   NET 724
   VTX 1129, 1134
  }
  BUS  730, 0, 0
  {
   NET 724
   VTX 648, 1156
  }
  BUS  731, 0, 0
  {
   NET 724
   VTX 1156, 1134
  }
  BUS  732, 0, 0
  {
   NET 724
   VTX 770, 1167
  }
  BUS  733, 0, 0
  {
   NET 724
   VTX 1167, 1130
  }
  INSTANCE  734, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux3_3x1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="mux3_3x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="aab3fd22-3d53-4461-b25e-0b3f0e0c9374"
   }
   COORD (2840,1540)
   VERTEXES ( (2,735), (4,736), (6,737), (8,1623), (10,739) )
  }
  VTX  735, 0, 0
  {
   COORD (2840,1580)
  }
  VTX  736, 0, 0
  {
   COORD (2840,1620)
  }
  VTX  737, 0, 0
  {
   COORD (2840,1660)
  }
  VTX  739, 0, 0
  {
   COORD (3040,1580)
  }
  TEXT  740, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2840,1504,2895,1539)
   ALIGN 8
   MARGINS (1,1)
   PARENT 734
  }
  TEXT  741, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2840,1740,2973,1775)
   MARGINS (1,1)
   PARENT 734
  }
  NET BUS  742, 0, 0
  BUS  743, 0, 0
  {
   NET 742
   VTX 631, 1200
  }
  BUS  744, 0, 0
  {
   NET 742
   VTX 1200, 1201
  }
  BUS  745, 0, 0
  {
   NET 742
   VTX 1201, 675
  }
  NET BUS  746, 0, 0
  BUS  747, 0, 0
  {
   NET 746
   VTX 739, 1173
  }
  BUS  748, 0, 0
  {
   NET 746
   VTX 1173, 1174
  }
  BUS  749, 0, 0
  {
   NET 746
   VTX 1174, 664
  }
  NET BUS  750, 0, 0
  BUS  751, 0, 0
  {
   NET 750
   VTX 632, 1159
  }
  BUS  752, 0, 0
  {
   NET 750
   VTX 1159, 1160
  }
  BUS  753, 0, 0
  {
   NET 750
   VTX 1160, 735
  }
  NET BUS  754, 0, 0
  BUS  755, 0, 0
  {
   NET 754
   VTX 737, 1163
  }
  BUS  756, 0, 0
  {
   NET 754
   VTX 1163, 1164
  }
  BUS  757, 0, 0
  {
   NET 754
   VTX 1164, 649
  }
  INSTANCE  758, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="PCinc"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U11"
    #SYMBOL="PCinc"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="84805c21-6fd2-4796-bec5-eb68922169eb"
   }
   COORD (1340,1400)
   VERTEXES ( (2,759), (4,760) )
  }
  VTX  759, 0, 0
  {
   COORD (1620,1440)
  }
  VTX  760, 0, 0
  {
   COORD (1340,1440)
  }
  TEXT  761, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1340,1364,1395,1399)
   ALIGN 8
   MARGINS (1,1)
   PARENT 758
  }
  TEXT  762, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1340,1480,1420,1515)
   MARGINS (1,1)
   PARENT 758
  }
  INSTANCE  763, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="extend8"
    #CUSTOM_NAME=""
    #IMPL="extend8"
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="extend8"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="dd40e75a-6bb9-41b6-ad75-8797df3bacff"
   }
   COORD (2840,2320)
   VERTEXES ( (2,764), (4,766) )
  }
  VTX  764, 0, 0
  {
   COORD (2840,2360)
  }
  VTX  766, 0, 0
  {
   COORD (3040,2360)
  }
  TEXT  767, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2840,2284,2895,2319)
   ALIGN 8
   MARGINS (1,1)
   PARENT 763
  }
  TEXT  768, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2840,2400,2943,2435)
   MARGINS (1,1)
   PARENT 763
  }
  INSTANCE  769, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="extend5"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U13"
    #SYMBOL="extend5"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="1f943698-8c18-479d-9512-f5417043a5c1"
   }
   COORD (2840,1240)
   VERTEXES ( (2,770), (4,771), (6,772) )
  }
  VTX  770, 0, 0
  {
   COORD (2840,1280)
  }
  VTX  771, 0, 0
  {
   COORD (2840,1320)
  }
  VTX  772, 0, 0
  {
   COORD (3040,1280)
  }
  TEXT  773, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2840,1204,2895,1239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 769
  }
  TEXT  774, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2840,1360,2943,1395)
   MARGINS (1,1)
   PARENT 769
  }
  NET BUS  775, 0, 0
  BUS  776, 0, 0
  {
   NET 775
   VTX 650, 1192
  }
  BUS  777, 0, 0
  {
   NET 775
   VTX 1192, 1193
  }
  BUS  778, 0, 0
  {
   NET 775
   VTX 1193, 764
  }
  INSTANCE  779, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux4x1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U14"
    #SYMBOL="mux4x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d25b41e1-39e2-48f4-9ef4-88f6bf70c8e1"
   }
   COORD (1140,1540)
   VERTEXES ( (2,780), (4,781), (6,782), (8,783), (10,784), (12,785) )
  }
  VTX  780, 0, 0
  {
   COORD (1140,1580)
  }
  VTX  781, 0, 0
  {
   COORD (1140,1620)
  }
  VTX  782, 0, 0
  {
   COORD (1140,1660)
  }
  VTX  783, 0, 0
  {
   COORD (1140,1700)
  }
  VTX  784, 0, 0
  {
   COORD (1140,1740)
  }
  VTX  785, 0, 0
  {
   COORD (1340,1580)
  }
  TEXT  786, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1140,1504,1195,1539)
   ALIGN 8
   MARGINS (1,1)
   PARENT 779
  }
  TEXT  787, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1140,1780,1241,1815)
   MARGINS (1,1)
   PARENT 779
  }
  NET BUS  788, 0, 0
  BUS  789, 0, 0
  {
   NET 788
   VTX 608, 785
  }
  INSTANCE  790, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="adder"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U15"
    #SYMBOL="adder"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5ac54ae6-ec2a-40dc-ad0e-018922b41585"
   }
   COORD (3140,1340)
   VERTEXES ( (2,791), (4,792), (6,793) )
  }
  VTX  791, 0, 0
  {
   COORD (3140,1380)
  }
  VTX  792, 0, 0
  {
   COORD (3140,1420)
  }
  VTX  793, 0, 0
  {
   COORD (3360,1380)
  }
  TEXT  794, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3140,1304,3195,1339)
   ALIGN 8
   MARGINS (1,1)
   PARENT 790
  }
  TEXT  795, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3140,1460,3216,1495)
   MARGINS (1,1)
   PARENT 790
  }
  NET BUS  796, 0, 0
  BUS  797, 0, 0
  {
   NET 796
   VTX 613, 1137
  }
  BUS  798, 0, 0
  {
   NET 796
   VTX 1137, 609
  }
  BUS  799, 0, 0
  {
   NET 796
   VTX 759, 1138
  }
  BUS  800, 0, 0
  {
   NET 796
   VTX 1139, 1165
  }
  BUS  801, 0, 0
  {
   NET 796
   VTX 1165, 1138
  }
  BUS  802, 0, 0
  {
   NET 796
   VTX 1138, 1137
  }
  BUS  803, 0, 0
  {
   NET 796
   VTX 1139, 1189
  }
  BUS  804, 0, 0
  {
   NET 796
   VTX 1189, 1190
  }
  BUS  805, 0, 0
  {
   NET 796
   VTX 1190, 1191
  }
  BUS  806, 0, 0
  {
   NET 796
   VTX 1191, 923
  }
  BUS  807, 0, 0
  {
   NET 796
   VTX 792, 1139
  }
  NET BUS  808, 0, 0
  BUS  809, 0, 0
  {
   NET 808
   VTX 791, 1166
  }
  BUS  810, 0, 0
  {
   NET 808
   VTX 1166, 1140
  }
  BUS  811, 0, 0
  {
   NET 808
   VTX 1140, 772
  }
  BUS  812, 0, 0
  {
   NET 808
   VTX 1140, 1187
  }
  BUS  813, 0, 0
  {
   NET 808
   VTX 1187, 1188
  }
  BUS  814, 0, 0
  {
   NET 808
   VTX 1188, 911
  }
  INSTANCE  815, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="datamem"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U16"
    #SYMBOL="datamem"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4a924565-b3db-4882-8605-4926c6d53f35"
   }
   COORD (3920,2100)
   VERTEXES ( (2,816), (4,817), (6,818), (8,1721), (10,1719), (12,1793), (14,821) )
  }
  VTX  816, 0, 0
  {
   COORD (3960,2360)
  }
  VTX  817, 0, 0
  {
   COORD (3920,2180)
  }
  VTX  818, 0, 0
  {
   COORD (3920,2220)
  }
  VTX  821, 0, 0
  {
   COORD (4120,2140)
  }
  TEXT  822, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3920,2064,3975,2099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 815
  }
  TEXT  823, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3920,2360,4044,2395)
   MARGINS (1,1)
   PARENT 815
  }
  INSTANCE  824, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux3_3x1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U17"
    #SYMBOL="mux3_3x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="aab3fd22-3d53-4461-b25e-0b3f0e0c9374"
   }
   COORD (2840,1780)
   VERTEXES ( (2,825), (4,826), (6,827), (8,828), (10,829) )
  }
  VTX  825, 0, 0
  {
   COORD (2840,1820)
  }
  VTX  826, 0, 0
  {
   COORD (2840,1860)
  }
  VTX  827, 0, 0
  {
   COORD (2840,1900)
  }
  VTX  828, 0, 0
  {
   COORD (2840,1940)
  }
  VTX  829, 0, 0
  {
   COORD (3040,1820)
  }
  TEXT  830, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2840,1744,2895,1779)
   ALIGN 8
   MARGINS (1,1)
   PARENT 824
  }
  TEXT  831, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2840,1980,2973,2015)
   MARGINS (1,1)
   PARENT 824
  }
  NET BUS  832, 0, 0
  BUS  833, 0, 0
  {
   NET 832
   VTX 633, 1168
  }
  BUS  834, 0, 0
  {
   NET 832
   VTX 1168, 1169
  }
  BUS  835, 0, 0
  {
   NET 832
   VTX 1169, 825
  }
  NET BUS  836, 0, 0
  BUS  837, 0, 0
  {
   NET 836
   VTX 829, 1171
  }
  BUS  838, 0, 0
  {
   NET 836
   VTX 1171, 1172
  }
  BUS  839, 0, 0
  {
   NET 836
   VTX 1172, 665
  }
  INSTANCE  840, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux2x1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U18"
    #SYMBOL="mux2x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c746cc4d-f258-4e6f-9c7d-6eae06dd52e6"
   }
   COORD (3520,2180)
   VERTEXES ( (2,841), (4,842), (6,843), (8,844) )
  }
  VTX  841, 0, 0
  {
   COORD (3520,2320)
  }
  VTX  842, 0, 0
  {
   COORD (3520,2360)
  }
  VTX  843, 0, 0
  {
   COORD (3520,2400)
  }
  VTX  844, 0, 0
  {
   COORD (3720,2320)
  }
  TEXT  845, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3520,2264,3575,2299)
   ALIGN 8
   MARGINS (1,1)
   PARENT 840
  }
  TEXT  846, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3520,2420,3621,2455)
   MARGINS (1,1)
   PARENT 840
  }
  NET BUS  847, 0, 0
  BUS  848, 0, 0
  {
   NET 847
   VTX 818, 1183
  }
  BUS  849, 0, 0
  {
   NET 847
   VTX 1183, 1184
  }
  BUS  850, 0, 0
  {
   NET 847
   VTX 1184, 844
  }
  NET BUS  851, 0, 0
  BUS  852, 0, 0
  {
   NET 851
   VTX 781, 1225
  }
  BUS  853, 0, 0
  {
   NET 851
   VTX 1225, 1226
  }
  BUS  854, 0, 0
  {
   NET 851
   VTX 1226, 1227
  }
  BUS  855, 0, 0
  {
   NET 851
   VTX 1227, 1228
  }
  BUS  856, 0, 0
  {
   NET 851
   VTX 1228, 969
  }
  NET BUS  857, 0, 0
  BUS  858, 0, 0
  {
   NET 857
   VTX 1146, 1203
  }
  BUS  859, 0, 0
  {
   NET 857
   VTX 1203, 1204
  }
  BUS  860, 0, 0
  {
   NET 857
   VTX 1204, 1147
  }
  BUS  861, 0, 0
  {
   NET 857
   VTX 1147, 1205
  }
  BUS  862, 0, 0
  {
   NET 857
   VTX 1205, 948
  }
  BUS  863, 0, 0
  {
   NET 857
   VTX 760, 1146
  }
  BUS  864, 0, 0
  {
   NET 857
   VTX 1146, 1209
  }
  BUS  865, 0, 0
  {
   NET 857
   VTX 1209, 1210
  }
  BUS  866, 0, 0
  {
   NET 857
   VTX 1210, 780
  }
  BUS  867, 0, 0
  {
   NET 857
   VTX 966, 1147
  }
  NET BUS  868, 0, 0
  BUS  869, 0, 0
  {
   NET 868
   VTX 669, 1170
  }
  BUS  870, 0, 0
  {
   NET 868
   VTX 1170, 1141
  }
  BUS  871, 0, 0
  {
   NET 868
   VTX 1145, 841
  }
  BUS  872, 0, 0
  {
   NET 868
   VTX 910, 1141
  }
  BUS  873, 0, 0
  {
   NET 868
   VTX 1141, 1145
  }
  BUS  874, 0, 0
  {
   NET 868
   VTX 1145, 1211
  }
  BUS  875, 0, 0
  {
   NET 868
   VTX 1211, 1212
  }
  BUS  876, 0, 0
  {
   NET 868
   VTX 1212, 1213
  }
  BUS  877, 0, 0
  {
   NET 868
   VTX 1213, 783
  }
  NET BUS  878, 0, 0
  BUS  879, 0, 0
  {
   NET 878
   VTX 1142, 657
  }
  BUS  880, 0, 0
  {
   NET 878
   VTX 817, 1175
  }
  BUS  881, 0, 0
  {
   NET 878
   VTX 1175, 1176
  }
  BUS  882, 0, 0
  {
   NET 878
   VTX 1176, 1144
  }
  BUS  883, 0, 0
  {
   NET 878
   VTX 1144, 1142
  }
  BUS  884, 0, 0
  {
   NET 878
   VTX 945, 1177
  }
  BUS  885, 0, 0
  {
   NET 878
   VTX 1177, 1142
  }
  BUS  886, 0, 0
  {
   NET 878
   VTX 1144, 1206
  }
  BUS  887, 0, 0
  {
   NET 878
   VTX 1206, 1207
  }
  BUS  888, 0, 0
  {
   NET 878
   VTX 1207, 1208
  }
  BUS  889, 0, 0
  {
   NET 878
   VTX 1208, 782
  }
  NET BUS  890, 0, 0
  BUS  891, 0, 0
  {
   NET 890
   VTX 821, 1143
  }
  BUS  892, 0, 0
  {
   NET 890
   VTX 900, 1143
  }
  BUS  893, 0, 0
  {
   NET 890
   VTX 1143, 1178
  }
  BUS  894, 0, 0
  {
   NET 890
   VTX 1178, 946
  }
  NET BUS  895, 0, 0
  BUS  896, 0, 0
  {
   NET 895
   VTX 950, 1179
  }
  BUS  897, 0, 0
  {
   NET 895
   VTX 1179, 1180
  }
  BUS  898, 0, 0
  {
   NET 895
   VTX 1180, 667
  }
  INSTANCE  899, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="W2B"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U19"
    #SYMBOL="W2B"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="4b2809c3-a60c-47b9-b0ed-b36fd0cba316"
   }
   COORD (4260,2100)
   VERTEXES ( (2,900), (4,901), (6,902) )
  }
  VTX  900, 0, 0
  {
   COORD (4260,2140)
  }
  VTX  901, 0, 0
  {
   COORD (4260,2180)
  }
  VTX  902, 0, 0
  {
   COORD (4480,2140)
  }
  TEXT  903, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4260,2064,4315,2099)
   ALIGN 8
   MARGINS (1,1)
   PARENT 899
  }
  TEXT  904, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4260,2220,4327,2255)
   MARGINS (1,1)
   PARENT 899
  }
  NET BUS  905, 0, 0
  BUS  906, 0, 0
  {
   NET 905
   VTX 902, 1181
  }
  BUS  907, 0, 0
  {
   NET 905
   VTX 1181, 1182
  }
  BUS  908, 0, 0
  {
   NET 905
   VTX 1182, 947
  }
  INSTANCE  909, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux3x1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U20"
    #SYMBOL="mux3x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="cc3f3859-49df-43ed-825b-ee2ab506a36a"
   }
   COORD (3520,2000)
   VERTEXES ( (2,910), (4,911), (6,912), (8,913), (10,914) )
  }
  VTX  910, 0, 0
  {
   COORD (3520,2040)
  }
  VTX  911, 0, 0
  {
   COORD (3520,2080)
  }
  VTX  912, 0, 0
  {
   COORD (3520,2120)
  }
  VTX  913, 0, 0
  {
   COORD (3520,2160)
  }
  VTX  914, 0, 0
  {
   COORD (3720,2040)
  }
  TEXT  915, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3520,1964,3575,1999)
   ALIGN 8
   MARGINS (1,1)
   PARENT 909
  }
  TEXT  916, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3520,2180,3621,2215)
   MARGINS (1,1)
   PARENT 909
  }
  NET BUS  917, 0, 0
  BUS  918, 0, 0
  {
   NET 917
   VTX 655, 1185
  }
  BUS  919, 0, 0
  {
   NET 917
   VTX 1185, 1186
  }
  BUS  920, 0, 0
  {
   NET 917
   VTX 1186, 914
  }
  INSTANCE  921, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux2x1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U21"
    #SYMBOL="mux2x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c746cc4d-f258-4e6f-9c7d-6eae06dd52e6"
   }
   COORD (3520,1660)
   VERTEXES ( (2,922), (4,923), (6,924), (8,925) )
  }
  VTX  922, 0, 0
  {
   COORD (3520,1800)
  }
  VTX  923, 0, 0
  {
   COORD (3520,1840)
  }
  VTX  924, 0, 0
  {
   COORD (3520,1880)
  }
  VTX  925, 0, 0
  {
   COORD (3720,1800)
  }
  TEXT  926, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3520,1744,3575,1779)
   ALIGN 8
   MARGINS (1,1)
   PARENT 921
  }
  TEXT  927, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3520,1900,3621,1935)
   MARGINS (1,1)
   PARENT 921
  }
  NET BUS  928, 0, 0
  BUS  929, 0, 0
  {
   NET 928
   VTX 842, 766
  }
  NET BUS  930, 0, 0
  BUS  931, 0, 0
  {
   NET 930
   VTX 641, 1194
  }
  BUS  932, 0, 0
  {
   NET 930
   VTX 1194, 1195
  }
  BUS  933, 0, 0
  {
   NET 930
   VTX 1195, 1196
  }
  BUS  934, 0, 0
  {
   NET 930
   VTX 1196, 1197
  }
  BUS  935, 0, 0
  {
   NET 930
   VTX 1197, 954
  }
  NET BUS  936, 0, 0
  BUS  937, 0, 0
  {
   NET 936
   VTX 912, 1214
  }
  BUS  938, 0, 0
  {
   NET 936
   VTX 1214, 1215
  }
  BUS  939, 0, 0
  {
   NET 936
   VTX 1215, 955
  }
  NET BUS  940, 0, 0
  BUS  941, 0, 0
  {
   NET 940
   VTX 922, 668
  }
  NET BUS  942, 0, 0
  BUS  943, 0, 0
  {
   NET 942
   VTX 654, 925
  }
  INSTANCE  944, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux4x1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U22"
    #SYMBOL="mux4x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f9fc8c2b-3c01-4fa0-879c-15eb979f7571"
   }
   COORD (3500,1380)
   VERTEXES ( (2,945), (4,946), (6,947), (8,948), (10,949), (12,950) )
  }
  VTX  945, 0, 0
  {
   COORD (3700,1420)
  }
  VTX  946, 0, 0
  {
   COORD (3700,1460)
  }
  VTX  947, 0, 0
  {
   COORD (3700,1500)
  }
  VTX  948, 0, 0
  {
   COORD (3700,1540)
  }
  VTX  949, 0, 0
  {
   COORD (3700,1580)
  }
  VTX  950, 0, 0
  {
   COORD (3500,1420)
  }
  TEXT  951, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3645,1344,3700,1379)
   ALIGN 10
   MARGINS (1,1)
   PARENT 944
   ORIENTATION 2
  }
  TEXT  952, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3599,1620,3700,1655)
   ALIGN 2
   MARGINS (1,1)
   PARENT 944
   ORIENTATION 2
  }
  INSTANCE  953, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="extend12"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U23"
    #SYMBOL="extend12"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="6b9fb9ff-3d68-4a9c-ac5f-02f5f69e233e"
   }
   COORD (3100,2240)
   VERTEXES ( (2,954), (4,955) )
  }
  VTX  954, 0, 0
  {
   COORD (3100,2280)
  }
  VTX  955, 0, 0
  {
   COORD (3320,2280)
  }
  TEXT  956, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3100,2204,3155,2239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 953
  }
  TEXT  957, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3100,2320,3219,2355)
   MARGINS (1,1)
   PARENT 953
  }
  NET BUS  958, 0, 0
  BUS  959, 0, 0
  {
   NET 958
   VTX 619, 1216
  }
  BUS  960, 0, 0
  {
   NET 958
   VTX 1216, 1217
  }
  BUS  961, 0, 0
  {
   NET 958
   VTX 1217, 1218
  }
  BUS  962, 0, 0
  {
   NET 958
   VTX 1218, 1219
  }
  BUS  963, 0, 0
  {
   NET 958
   VTX 1219, 1220
  }
  BUS  964, 0, 0
  {
   NET 958
   VTX 1220, 983
  }
  INSTANCE  965, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux2x1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U24"
    #SYMBOL="mux2x1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c746cc4d-f258-4e6f-9c7d-6eae06dd52e6"
   }
   COORD (3760,1120)
   VERTEXES ( (2,966), (4,967), (6,968), (8,969) )
  }
  VTX  966, 0, 0
  {
   COORD (3760,1260)
  }
  VTX  967, 0, 0
  {
   COORD (3760,1300)
  }
  VTX  968, 0, 0
  {
   COORD (3760,1340)
  }
  VTX  969, 0, 0
  {
   COORD (3960,1260)
  }
  TEXT  970, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3760,1204,3815,1239)
   ALIGN 8
   MARGINS (1,1)
   PARENT 965
  }
  TEXT  971, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3760,1360,3861,1395)
   MARGINS (1,1)
   PARENT 965
  }
  NET BUS  972, 0, 0
  BUS  973, 0, 0
  {
   NET 972
   VTX 793, 1229
  }
  BUS  974, 0, 0
  {
   NET 972
   VTX 1229, 1230
  }
  BUS  975, 0, 0
  {
   NET 972
   VTX 1230, 967
  }
  NET WIRE  976, 0, 0
  WIRE  977, 0, 0
  {
   NET 976
   VTX 968, 1231
  }
  WIRE  978, 0, 0
  {
   NET 976
   VTX 1231, 1232
  }
  WIRE  979, 0, 0
  {
   NET 976
   VTX 1232, 1233
  }
  WIRE  980, 0, 0
  {
   NET 976
   VTX 1233, 658
  }
  INSTANCE  981, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ControlUnit"
    #CUSTOM_NAME=""
    #LIBRARY="cpu"
    #REFERENCE="U25"
    #SYMBOL="ControlUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3ac67582-b752-439e-9dd3-aa00cccaf205"
   }
   COORD (2320,840)
   VERTEXES ( (2,982), (4,983), (6,1659), (8,985), (10,1718), (12,1720), (14,988), (16,989), (18,1792), (20,991), (22,1622), (24,993), (26,994), (28,995), (30,996), (32,997), (34,998), (36,999), (38,1000), (40,1001) )
  }
  VTX  982, 0, 0
  {
   COORD (3020,900)
  }
  VTX  983, 0, 0
  {
   COORD (2920,840)
  }
  VTX  985, 0, 0
  {
   COORD (2400,1100)
  }
  VTX  988, 0, 0
  {
   COORD (2820,1100)
  }
  VTX  989, 0, 0
  {
   COORD (2780,1100)
  }
  VTX  991, 0, 0
  {
   COORD (2600,840)
  }
  VTX  993, 0, 0
  {
   COORD (2540,1100)
  }
  VTX  994, 0, 0
  {
   COORD (2500,1100)
  }
  VTX  995, 0, 0
  {
   COORD (2360,1100)
  }
  VTX  996, 0, 0
  {
   COORD (2760,840)
  }
  VTX  997, 0, 0
  {
   COORD (3020,1020)
  }
  VTX  998, 0, 0
  {
   COORD (3020,980)
  }
  VTX  999, 0, 0
  {
   COORD (2640,840)
  }
  VTX  1000, 0, 0
  {
   COORD (2700,1100)
  }
  VTX  1001, 0, 0
  {
   COORD (2640,1100)
  }
  TEXT  1002, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2320,804,2375,839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 981
  }
  TEXT  1003, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2320,1100,2468,1135)
   MARGINS (1,1)
   PARENT 981
  }
  NET BUS  1004, 0, 0
  BUS  1005, 0, 0
  {
   NET 1004
   VTX 995, 1234
  }
  BUS  1006, 0, 0
  {
   NET 1004
   VTX 1234, 1235
  }
  BUS  1007, 0, 0
  {
   NET 1004
   VTX 1235, 1236
  }
  BUS  1008, 0, 0
  {
   NET 1004
   VTX 1236, 784
  }
  NET WIRE  1009, 0, 0
  WIRE  1010, 0, 0
  {
   NET 1009
   VTX 607, 1237
  }
  WIRE  1011, 0, 0
  {
   NET 1009
   VTX 1237, 1238
  }
  WIRE  1012, 0, 0
  {
   NET 1009
   VTX 1238, 1239
  }
  WIRE  1013, 0, 0
  {
   NET 1009
   VTX 1239, 1240
  }
  WIRE  1014, 0, 0
  {
   NET 1009
   VTX 1240, 985
  }
  NET WIRE  1015, 0, 0
  WIRE  1016, 0, 0
  {
   NET 1015
   VTX 771, 1250
  }
  WIRE  1017, 0, 0
  {
   NET 1015
   VTX 1250, 1251
  }
  WIRE  1018, 0, 0
  {
   NET 1015
   VTX 1251, 1252
  }
  WIRE  1019, 0, 0
  {
   NET 1015
   VTX 1252, 989
  }
  NET BUS  1020, 0, 0
  BUS  1021, 0, 0
  {
   NET 1020
   VTX 678, 1275
  }
  BUS  1022, 0, 0
  {
   NET 1020
   VTX 1275, 1276
  }
  BUS  1023, 0, 0
  {
   NET 1020
   VTX 1276, 1277
  }
  BUS  1024, 0, 0
  {
   NET 1020
   VTX 1277, 1278
  }
  BUS  1025, 0, 0
  {
   NET 1020
   VTX 1278, 1279
  }
  BUS  1026, 0, 0
  {
   NET 1020
   VTX 1279, 994
  }
  NET WIRE  1027, 0, 0
  WIRE  1028, 0, 0
  {
   NET 1027
   VTX 663, 1253
  }
  WIRE  1029, 0, 0
  {
   NET 1027
   VTX 1253, 1254
  }
  WIRE  1030, 0, 0
  {
   NET 1027
   VTX 1254, 1255
  }
  WIRE  1031, 0, 0
  {
   NET 1027
   VTX 1255, 1256
  }
  WIRE  1032, 0, 0
  {
   NET 1027
   VTX 1256, 988
  }
  NET WIRE  1038, 0, 0
  NET WIRE  1044, 0, 0
  NET BUS  1052, 0, 0
  BUS  1053, 0, 0
  {
   NET 1052
   VTX 656, 1244
  }
  BUS  1054, 0, 0
  {
   NET 1052
   VTX 1244, 1245
  }
  BUS  1055, 0, 0
  {
   NET 1052
   VTX 1245, 1246
  }
  BUS  1056, 0, 0
  {
   NET 1052
   VTX 1246, 1000
  }
  NET WIRE  1057, 0, 0
  WIRE  1058, 0, 0
  {
   NET 1057
   VTX 901, 1241
  }
  WIRE  1059, 0, 0
  {
   NET 1057
   VTX 1241, 1242
  }
  WIRE  1060, 0, 0
  {
   NET 1057
   VTX 1242, 1243
  }
  WIRE  1061, 0, 0
  {
   NET 1057
   VTX 1243, 991
  }
  NET BUS  1062, 0, 0
  BUS  1063, 0, 0
  {
   NET 1062
   VTX 949, 1272
  }
  BUS  1064, 0, 0
  {
   NET 1062
   VTX 1272, 1273
  }
  BUS  1065, 0, 0
  {
   NET 1062
   VTX 1273, 1274
  }
  BUS  1066, 0, 0
  {
   NET 1062
   VTX 1274, 996
  }
  NET WIRE  1067, 0, 0
  WIRE  1068, 0, 0
  {
   NET 1067
   VTX 843, 1267
  }
  WIRE  1069, 0, 0
  {
   NET 1067
   VTX 1267, 1268
  }
  WIRE  1070, 0, 0
  {
   NET 1067
   VTX 1268, 1269
  }
  WIRE  1071, 0, 0
  {
   NET 1067
   VTX 1269, 1270
  }
  WIRE  1072, 0, 0
  {
   NET 1067
   VTX 1270, 1271
  }
  WIRE  1073, 0, 0
  {
   NET 1067
   VTX 1271, 999
  }
  NET WIRE  1074, 0, 0
  WIRE  1075, 0, 0
  {
   NET 1074
   VTX 924, 1280
  }
  WIRE  1076, 0, 0
  {
   NET 1074
   VTX 1280, 1281
  }
  WIRE  1077, 0, 0
  {
   NET 1074
   VTX 1281, 997
  }
  NET BUS  1078, 0, 0
  BUS  1079, 0, 0
  {
   NET 1078
   VTX 998, 1282
  }
  BUS  1080, 0, 0
  {
   NET 1078
   VTX 1282, 1283
  }
  BUS  1081, 0, 0
  {
   NET 1078
   VTX 1283, 1284
  }
  BUS  1082, 0, 0
  {
   NET 1078
   VTX 1284, 1285
  }
  BUS  1083, 0, 0
  {
   NET 1078
   VTX 1285, 1286
  }
  BUS  1084, 0, 0
  {
   NET 1078
   VTX 1286, 1287
  }
  BUS  1085, 0, 0
  {
   NET 1078
   VTX 1287, 913
  }
  NET BUS  1091, 0, 0
  BUS  1092, 0, 0
  {
   NET 1091
   VTX 1001, 1291
  }
  BUS  1093, 0, 0
  {
   NET 1091
   VTX 1291, 1292
  }
  BUS  1094, 0, 0
  {
   NET 1091
   VTX 1292, 1148
  }
  BUS  1095, 0, 0
  {
   NET 1091
   VTX 1148, 1293
  }
  BUS  1096, 0, 0
  {
   NET 1091
   VTX 1293, 677
  }
  BUS  1097, 0, 0
  {
   NET 1091
   VTX 827, 1148
  }
  NET BUS  1098, 0, 0
  BUS  1099, 0, 0
  {
   NET 1098
   VTX 828, 1294
  }
  BUS  1100, 0, 0
  {
   NET 1098
   VTX 1294, 1295
  }
  BUS  1101, 0, 0
  {
   NET 1098
   VTX 1295, 1296
  }
  BUS  1102, 0, 0
  {
   NET 1098
   VTX 1296, 1297
  }
  BUS  1103, 0, 0
  {
   NET 1098
   VTX 1297, 1298
  }
  BUS  1104, 0, 0
  {
   NET 1098
   VTX 1298, 993
  }
  NET WIRE  1105, 0, 0
  WIRE  1106, 0, 0
  {
   NET 1105
   VTX 816, 1299
  }
  WIRE  1107, 0, 0
  {
   NET 1105
   VTX 1299, 1149
  }
  WIRE  1108, 0, 0
  {
   NET 1105
   VTX 1149, 1300
  }
  WIRE  1109, 0, 0
  {
   NET 1105
   VTX 1300, 1150
  }
  WIRE  1110, 0, 0
  {
   NET 1105
   VTX 1150, 606
  }
  WIRE  1111, 0, 0
  {
   NET 1105
   VTX 662, 1301
  }
  WIRE  1112, 0, 0
  {
   NET 1105
   VTX 1301, 1302
  }
  WIRE  1113, 0, 0
  {
   NET 1105
   VTX 1302, 1149
  }
  WIRE  1114, 0, 0
  {
   NET 1105
   VTX 982, 1151
  }
  WIRE  1115, 0, 0
  {
   NET 1105
   VTX 1123, 1151
  }
  WIRE  1116, 0, 0
  {
   NET 1105
   VTX 1151, 1303
  }
  WIRE  1117, 0, 0
  {
   NET 1105
   VTX 1303, 1304
  }
  WIRE  1118, 0, 0
  {
   NET 1105
   VTX 1304, 1305
  }
  WIRE  1119, 0, 0
  {
   NET 1105
   VTX 1305, 1306
  }
  WIRE  1120, 0, 0
  {
   NET 1105
   VTX 1306, 1307
  }
  WIRE  1121, 0, 0
  {
   NET 1105
   VTX 1307, 1150
  }
  INSTANCE  1122, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="clk"
    #SYMBOL="Input"
   }
   COORD (3080,900)
   ORIENTATION 4
   VERTEXES ( (2,1123) )
  }
  VTX  1123, 0, 0
  {
   COORD (3080,900)
  }
  TEXT  1124, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3131,883,3169,918)
   ALIGN 4
   MARGINS (1,1)
   PARENT 1122
  }
  VTX  1128, 0, 0
  {
   COORD (2340,1660)
  }
  VTX  1129, 0, 0
  {
   COORD (2360,1700)
  }
  VTX  1130, 0, 0
  {
   COORD (2360,1560)
  }
  VTX  1131, 0, 0
  {
   COORD (2380,1740)
  }
  VTX  1132, 0, 0
  {
   COORD (2320,1800)
  }
  VTX  1133, 0, 0
  {
   COORD (2340,1840)
  }
  VTX  1134, 0, 0
  {
   COORD (2360,1880)
  }
  VTX  1135, 0, 0
  {
   COORD (2380,1920)
  }
  VTX  1136, 0, 0
  {
   COORD (2700,1860)
  }
  VTX  1137, 0, 0
  {
   COORD (1640,1620)
  }
  VTX  1138, 0, 0
  {
   COORD (1640,1440)
  }
  VTX  1139, 0, 0
  {
   COORD (3100,1420)
  }
  VTX  1140, 0, 0
  {
   COORD (3080,1280)
  }
  VTX  1141, 0, 0
  {
   COORD (3460,2040)
  }
  VTX  1142, 0, 0
  {
   COORD (4160,1800)
  }
  VTX  1143, 0, 0
  {
   COORD (4180,2140)
  }
  VTX  1144, 0, 0
  {
   COORD (4160,2040)
  }
  VTX  1145, 0, 0
  {
   COORD (3460,2320)
  }
  VTX  1146, 0, 0
  {
   COORD (1320,1440)
  }
  VTX  1147, 0, 0
  {
   COORD (3740,1260)
  }
  VTX  1148, 0, 0
  {
   COORD (2820,1900)
  }
  VTX  1149, 0, 0
  {
   COORD (3420,2480)
  }
  VTX  1150, 0, 0
  {
   COORD (1380,1660)
  }
  VTX  1151, 0, 0
  {
   COORD (3060,900)
  }
  VTX  1152, 0, 0
  {
   COORD (2340,1520)
  }
  VTX  1153, 0, 0
  {
   COORD (2380,1600)
  }
  VTX  1154, 0, 0
  {
   COORD (2320,2100)
  }
  VTX  1155, 0, 0
  {
   COORD (2340,2140)
  }
  VTX  1156, 0, 0
  {
   COORD (2360,2180)
  }
  VTX  1157, 0, 0
  {
   COORD (2380,2220)
  }
  VTX  1158, 0, 0
  {
   COORD (2700,1740)
  }
  VTX  1159, 0, 0
  {
   COORD (2800,1480)
  }
  VTX  1160, 0, 0
  {
   COORD (2800,1580)
  }
  VTX  1161, 0, 0
  {
   COORD (2700,1620)
  }
  VTX  1162, 0, 0
  {
   COORD (2700,1660)
  }
  VTX  1163, 0, 0
  {
   COORD (2720,1660)
  }
  VTX  1164, 0, 0
  {
   COORD (2720,2100)
  }
  VTX  1165, 0, 0
  {
   COORD (1640,1420)
  }
  VTX  1166, 0, 0
  {
   COORD (3080,1380)
  }
  VTX  1167, 0, 0
  {
   COORD (2360,1280)
  }
  VTX  1168, 0, 0
  {
   COORD (2780,1540)
  }
  VTX  1169, 0, 0
  {
   COORD (2780,1820)
  }
  VTX  1170, 0, 0
  {
   COORD (3460,1860)
  }
  VTX  1171, 0, 0
  {
   COORD (3060,1820)
  }
  VTX  1172, 0, 0
  {
   COORD (3060,1880)
  }
  VTX  1173, 0, 0
  {
   COORD (3080,1580)
  }
  VTX  1174, 0, 0
  {
   COORD (3080,1820)
  }
  VTX  1175, 0, 0
  {
   COORD (3900,2180)
  }
  VTX  1176, 0, 0
  {
   COORD (3900,2040)
  }
  VTX  1177, 0, 0
  {
   COORD (4160,1420)
  }
  VTX  1178, 0, 0
  {
   COORD (4180,1460)
  }
  VTX  1179, 0, 0
  {
   COORD (3420,1420)
  }
  VTX  1180, 0, 0
  {
   COORD (3420,1920)
  }
  VTX  1181, 0, 0
  {
   COORD (4500,2140)
  }
  VTX  1182, 0, 0
  {
   COORD (4500,1500)
  }
  VTX  1183, 0, 0
  {
   COORD (3740,2220)
  }
  VTX  1184, 0, 0
  {
   COORD (3740,2320)
  }
  VTX  1185, 0, 0
  {
   COORD (3740,1860)
  }
  VTX  1186, 0, 0
  {
   COORD (3740,2040)
  }
  VTX  1187, 0, 0
  {
   COORD (3480,1280)
  }
  VTX  1188, 0, 0
  {
   COORD (3480,2080)
  }
  VTX  1189, 0, 0
  {
   COORD (3100,1720)
  }
  VTX  1190, 0, 0
  {
   COORD (3440,1720)
  }
  VTX  1191, 0, 0
  {
   COORD (3440,1840)
  }
  VTX  1192, 0, 0
  {
   COORD (2780,2140)
  }
  VTX  1193, 0, 0
  {
   COORD (2780,2360)
  }
  VTX  1194, 0, 0
  {
   COORD (2760,1800)
  }
  VTX  1195, 0, 0
  {
   COORD (2760,1840)
  }
  VTX  1196, 0, 0
  {
   COORD (2800,1840)
  }
  VTX  1197, 0, 0
  {
   COORD (2800,2280)
  }
  VTX  1198, 0, 0
  {
   COORD (3120,1940)
  }
  VTX  1199, 0, 0
  {
   COORD (3120,2080)
  }
  VTX  1200, 0, 0
  {
   COORD (2740,1600)
  }
  VTX  1201, 0, 0
  {
   COORD (2740,2080)
  }
  VTX  1202, 0, 0
  {
   COORD (2700,2120)
  }
  VTX  1203, 0, 0
  {
   COORD (1320,1220)
  }
  VTX  1204, 0, 0
  {
   COORD (3740,1220)
  }
  VTX  1205, 0, 0
  {
   COORD (3740,1540)
  }
  VTX  1206, 0, 0
  {
   COORD (4160,2520)
  }
  VTX  1207, 0, 0
  {
   COORD (1040,2520)
  }
  VTX  1208, 0, 0
  {
   COORD (1040,1660)
  }
  VTX  1209, 0, 0
  {
   COORD (1100,1440)
  }
  VTX  1210, 0, 0
  {
   COORD (1100,1580)
  }
  VTX  1211, 0, 0
  {
   COORD (3460,2500)
  }
  VTX  1212, 0, 0
  {
   COORD (1080,2500)
  }
  VTX  1213, 0, 0
  {
   COORD (1080,1700)
  }
  VTX  1214, 0, 0
  {
   COORD (3340,2120)
  }
  VTX  1215, 0, 0
  {
   COORD (3340,2280)
  }
  VTX  1216, 0, 0
  {
   COORD (2300,1580)
  }
  VTX  1217, 0, 0
  {
   COORD (2300,1240)
  }
  VTX  1218, 0, 0
  {
   COORD (2240,1240)
  }
  VTX  1219, 0, 0
  {
   COORD (2240,780)
  }
  VTX  1220, 0, 0
  {
   COORD (2920,780)
  }
  VTX  1225, 0, 0
  {
   COORD (1000,1620)
  }
  VTX  1226, 0, 0
  {
   COORD (1000,1200)
  }
  VTX  1227, 0, 0
  {
   COORD (4000,1200)
  }
  VTX  1228, 0, 0
  {
   COORD (4000,1260)
  }
  VTX  1229, 0, 0
  {
   COORD (3400,1380)
  }
  VTX  1230, 0, 0
  {
   COORD (3400,1300)
  }
  VTX  1231, 0, 0
  {
   COORD (3460,1340)
  }
  VTX  1232, 0, 0
  {
   COORD (3460,1700)
  }
  VTX  1233, 0, 0
  {
   COORD (3980,1700)
  }
  VTX  1234, 0, 0
  {
   COORD (2360,1180)
  }
  VTX  1235, 0, 0
  {
   COORD (1130,1180)
  }
  VTX  1236, 0, 0
  {
   COORD (1130,1740)
  }
  VTX  1237, 0, 0
  {
   COORD (1560,1740)
  }
  VTX  1238, 0, 0
  {
   COORD (1620,1740)
  }
  VTX  1239, 0, 0
  {
   COORD (1620,1160)
  }
  VTX  1240, 0, 0
  {
   COORD (2400,1160)
  }
  VTX  1241, 0, 0
  {
   COORD (4240,2180)
  }
  VTX  1242, 0, 0
  {
   COORD (4240,760)
  }
  VTX  1243, 0, 0
  {
   COORD (2600,760)
  }
  VTX  1244, 0, 0
  {
   COORD (3410,1940)
  }
  VTX  1245, 0, 0
  {
   COORD (3410,1231)
  }
  VTX  1246, 0, 0
  {
   COORD (2700,1231)
  }
  VTX  1250, 0, 0
  {
   COORD (2820,1320)
  }
  VTX  1251, 0, 0
  {
   COORD (2820,1120)
  }
  VTX  1252, 0, 0
  {
   COORD (2780,1120)
  }
  VTX  1253, 0, 0
  {
   COORD (3260,2160)
  }
  VTX  1254, 0, 0
  {
   COORD (3050,2160)
  }
  VTX  1255, 0, 0
  {
   COORD (3050,1111)
  }
  VTX  1256, 0, 0
  {
   COORD (2820,1111)
  }
  VTX  1267, 0, 0
  {
   COORD (3500,2400)
  }
  VTX  1268, 0, 0
  {
   COORD (3500,2540)
  }
  VTX  1269, 0, 0
  {
   COORD (4140,2540)
  }
  VTX  1270, 0, 0
  {
   COORD (4140,820)
  }
  VTX  1271, 0, 0
  {
   COORD (2640,820)
  }
  VTX  1272, 0, 0
  {
   COORD (4020,1580)
  }
  VTX  1273, 0, 0
  {
   COORD (4020,740)
  }
  VTX  1274, 0, 0
  {
   COORD (2760,740)
  }
  VTX  1275, 0, 0
  {
   COORD (2700,2200)
  }
  VTX  1276, 0, 0
  {
   COORD (2700,2340)
  }
  VTX  1277, 0, 0
  {
   COORD (2000,2340)
  }
  VTX  1278, 0, 0
  {
   COORD (2000,1140)
  }
  VTX  1279, 0, 0
  {
   COORD (2500,1140)
  }
  VTX  1280, 0, 0
  {
   COORD (3500,1880)
  }
  VTX  1281, 0, 0
  {
   COORD (3500,1020)
  }
  VTX  1282, 0, 0
  {
   COORD (3380,980)
  }
  VTX  1283, 0, 0
  {
   COORD (3380,1680)
  }
  VTX  1284, 0, 0
  {
   COORD (3780,1680)
  }
  VTX  1285, 0, 0
  {
   COORD (3780,2200)
  }
  VTX  1286, 0, 0
  {
   COORD (3500,2200)
  }
  VTX  1287, 0, 0
  {
   COORD (3500,2160)
  }
  VTX  1291, 0, 0
  {
   COORD (2640,1340)
  }
  VTX  1292, 0, 0
  {
   COORD (2820,1340)
  }
  VTX  1293, 0, 0
  {
   COORD (2820,2160)
  }
  VTX  1294, 0, 0
  {
   COORD (2660,1940)
  }
  VTX  1295, 0, 0
  {
   COORD (2660,2020)
  }
  VTX  1296, 0, 0
  {
   COORD (2420,2020)
  }
  VTX  1297, 0, 0
  {
   COORD (2420,1180)
  }
  VTX  1298, 0, 0
  {
   COORD (2540,1180)
  }
  VTX  1299, 0, 0
  {
   COORD (3960,2480)
  }
  VTX  1300, 0, 0
  {
   COORD (1380,2480)
  }
  VTX  1301, 0, 0
  {
   COORD (3200,2080)
  }
  VTX  1302, 0, 0
  {
   COORD (3420,2080)
  }
  VTX  1303, 0, 0
  {
   COORD (3060,680)
  }
  VTX  1304, 0, 0
  {
   COORD (1340,680)
  }
  VTX  1305, 0, 0
  {
   COORD (1340,1640)
  }
  VTX  1306, 0, 0
  {
   COORD (1360,1640)
  }
  VTX  1307, 0, 0
  {
   COORD (1360,1660)
  }
  VTX  1622, 0, 0
  {
   COORD (2580,1100)
  }
  VTX  1623, 0, 0
  {
   COORD (2840,1700)
  }
  NET BUS  1624, 0, 0
  VTX  1625, 0, 0
  {
   COORD (2580,1380)
  }
  BUS  1626, 0, 0
  {
   NET 1624
   VTX 1622, 1625
  }
  VTX  1627, 0, 0
  {
   COORD (2760,1380)
  }
  BUS  1628, 0, 0
  {
   NET 1624
   VTX 1625, 1627
  }
  VTX  1629, 0, 0
  {
   COORD (2760,1700)
  }
  BUS  1630, 0, 0
  {
   NET 1624
   VTX 1627, 1629
  }
  BUS  1631, 0, 0
  {
   NET 1624
   VTX 1629, 1623
  }
  VTX  1649, 0, 0
  {
   COORD (2280,1620)
  }
  VTX  1650, 0, 0
  {
   COORD (2440,1480)
  }
  VTX  1652, 0, 0
  {
   COORD (2320,1620)
  }
  WIRE  1653, 0, 0
  {
   NET 1658
   VTX 1649, 1652
  }
  VTX  1654, 0, 0
  {
   COORD (2320,1480)
  }
  WIRE  1655, 0, 0
  {
   NET 1658
   VTX 1652, 1654
  }
  WIRE  1656, 0, 0
  {
   NET 1658
   VTX 1654, 1650
  }
  WIRE  1657, 0, 0
  {
   NET 1658
   VTX 1652, 1132
  }
  NET WIRE  1658, 0, 0
  VTX  1659, 0, 0
  {
   COORD (2880,840)
  }
  VTX  1660, 0, 0
  {
   COORD (2200,1480)
  }
  WIRE  1661, 0, 0
  {
   NET 1658
   VTX 1654, 1660
  }
  VTX  1662, 0, 0
  {
   COORD (2200,720)
  }
  WIRE  1663, 0, 0
  {
   NET 1658
   VTX 1660, 1662
  }
  VTX  1664, 0, 0
  {
   COORD (2880,720)
  }
  WIRE  1665, 0, 0
  {
   NET 1658
   VTX 1662, 1664
  }
  WIRE  1666, 0, 0
  {
   NET 1658
   VTX 1664, 1659
  }
  VTX  1718, 0, 0
  {
   COORD (2900,1100)
  }
  VTX  1719, 0, 0
  {
   COORD (4040,2360)
  }
  VTX  1720, 0, 0
  {
   COORD (2860,1100)
  }
  VTX  1721, 0, 0
  {
   COORD (4080,2360)
  }
  VTX  1722, 0, 0
  {
   COORD (2900,1140)
  }
  WIRE  1723, 0, 0
  {
   NET 1044
   VTX 1718, 1722
  }
  VTX  1724, 0, 0
  {
   COORD (3040,1140)
  }
  WIRE  1725, 0, 0
  {
   NET 1044
   VTX 1722, 1724
  }
  VTX  1726, 0, 0
  {
   COORD (3040,1100)
  }
  WIRE  1727, 0, 0
  {
   NET 1044
   VTX 1724, 1726
  }
  VTX  1728, 0, 0
  {
   COORD (4200,1100)
  }
  WIRE  1729, 0, 0
  {
   NET 1044
   VTX 1726, 1728
  }
  VTX  1730, 0, 0
  {
   COORD (4200,2380)
  }
  WIRE  1731, 0, 0
  {
   NET 1044
   VTX 1728, 1730
  }
  VTX  1732, 0, 0
  {
   COORD (4040,2380)
  }
  WIRE  1733, 0, 0
  {
   NET 1044
   VTX 1730, 1732
  }
  WIRE  1734, 0, 0
  {
   NET 1044
   VTX 1732, 1719
  }
  VTX  1735, 0, 0
  {
   COORD (2860,1160)
  }
  WIRE  1736, 0, 0
  {
   NET 1038
   VTX 1720, 1735
  }
  VTX  1737, 0, 0
  {
   COORD (4220,1160)
  }
  WIRE  1738, 0, 0
  {
   NET 1038
   VTX 1735, 1737
  }
  VTX  1739, 0, 0
  {
   COORD (4220,2400)
  }
  WIRE  1740, 0, 0
  {
   NET 1038
   VTX 1737, 1739
  }
  VTX  1741, 0, 0
  {
   COORD (4080,2400)
  }
  WIRE  1742, 0, 0
  {
   NET 1038
   VTX 1739, 1741
  }
  WIRE  1743, 0, 0
  {
   NET 1038
   VTX 1741, 1721
  }
  VTX  1792, 0, 0
  {
   COORD (3020,1060)
  }
  VTX  1793, 0, 0
  {
   COORD (4000,2360)
  }
  NET WIRE  1794, 0, 0
  VTX  1795, 0, 0
  {
   COORD (4520,1060)
  }
  WIRE  1796, 0, 0
  {
   NET 1794
   VTX 1792, 1795
  }
  VTX  1797, 0, 0
  {
   COORD (4520,2420)
  }
  WIRE  1798, 0, 0
  {
   NET 1794
   VTX 1795, 1797
  }
  VTX  1799, 0, 0
  {
   COORD (4000,2420)
  }
  WIRE  1800, 0, 0
  {
   NET 1794
   VTX 1797, 1799
  }
  WIRE  1801, 0, 0
  {
   NET 1794
   VTX 1799, 1793
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (4676,3307)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #ARCHITECTURE="\\#table\\"
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #ENTITY="\\#table\\"
   #MODIFIED="1711705780"
   #MODIFIED_USEC="0"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  1819, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (3616,2873,3733,2926)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  1820, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (3790,2869,4460,2929)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  1821, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (3614,2933,3685,2986)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  1822, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (3787,2929,4457,2989)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  1823, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (3816,2747,4111,2848)
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   MULTILINE
  }
  TEXT  1824, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (3614,3051,3693,3104)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  1825, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (3786,3047,4456,3107)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  1826, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (3612,2991,3740,3044)
   ALIGN 4
   MARGINS (1,10)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  1827, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (3786,3001,4446,3036)
   ALIGN 4
   MARGINS (1,1)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  GROUP  1828, 0, 0
  {
   PAGEALIGN 10
   RECT (3596,2727,4477,3108)
   FREEID 595
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1829, 0, 0
  {
   PAGEALIGN 10
   RECT (3596,2927,4477,2928)
   FREEID 579
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1830, 0, 0
  {
   PAGEALIGN 10
   RECT (3596,2867,4477,2868)
   FREEID 578
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1831, 0, 0
  {
   PAGEALIGN 10
   RECT (3596,2987,4477,2988)
   FREEID 584
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1832, 0, 0
  {
   PAGEALIGN 10
   RECT (3596,3047,4477,3048)
   FREEID 583
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  1833, 0, 0
  {
   PAGEALIGN 10
   RECT (3776,2727,3777,2868)
   FREEID 582
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  1834, 0, 0
  {
   PAGEALIGN 10
   RECT (3776,2867,3777,3108)
   FREEID 580
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  BMPPICT  1835, 0, 0
  {
   PAGEALIGN 10
   RECT (3616,2787,3755,2832)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0A/EkAACgAAACLAAAALQAAAAEAGAAAAAAA1kkAABILAAASCwAAAAAAAAAAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8+vX28OHu5Mji0KDYv37QsmTLqlTKqFHNrFjStWrbxInn16/y6tT69u3///////////////////////////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////749Onw5sziz5/Wu3bPsGHNrFjLqlTKp07GoULBmTO+kye5ixazgQKygAC3iBDHo0bbxIju5Mj8+vX///////////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz28eLt4sXr377v5cr38uX+/fv////////////////////69+7x6NDm1avVunXDnDmygACygACzgQLGoUPfy5b69u3///////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////78+/b+/vz////////////////////////////////////////////////////7+PHu48bStWu4ihSygACygAC+lCjhzZr9+/f///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////179/Wu3a3iBGygACygADGoULw5sz///////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////v5MnIpEmygACygAC5ixbhzpz///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/frZwIC0gweygACygADWu3b+/fv///////////////////////8AAAD////q3Ljv5cr////n2LHx6NH////m1q328ODq3LjXvHnWvHjy6dP////////k0qXYv3/fy5b59er////m1avXvnzYv37r377cxYrbxIn48+f07dvm1av////w5s3awYPcxYv07Nnu5Mju48f////p2rXq3bv////////////x6NDfy5b////9/PjfypXXvHnbxInz69bm1av9+/fo2bPw5szn2LD07drl1ar+/fv////t4sTr377////q3LjXvXviz57p27fu48b////z69fn167y6tXo2bL////w5szq3Lj////v5cvYvn3iz57+/vz1797o2bL////x6NDk0qT+/vz////////49Ojdx47XvXvx6ND9/frfypTZwYLz69b8+vXm1av69+7q3Lj69u3s37/w5szn2LH179/////p2rXw5sz////x6NHo2bLs4MDw5s3////m1avt4sX////n167z7Nj////////////////////////////////////k06a3iBGygACygADUuHD9/fr///////////////////8AAAD////Orl3awoX////Jpkziz5/////Ho0bp27bMq1bStGnm1qz28OD////+/fvAly7awoTWu3fHo0f69+/GoULUuHDo2bPr3r3gzJjWvHjNrVvm1qzKp0/t4cLAly/fy5bQsmTVuXPZwIHbxIj59eq3iBHUuHH////////////Ttm2ygAD07dv59uy9kSPfypXq3brp2rXFoED179/EnTvp27fIpEjm1avEnj3////////Wu3bVunTm1avAmDDdx47n2LHdx47Jpk338uTQsWPWu3bk06bJpkz////cxYrRs2fw5s3CmjTeyZLNrVvWu3fn2LDLqlT+/vzEnjzEnTr9/Pj////69+7GoEHPsGDhzZrv5cvQsmTPr1/eyJHFnz/r3r3Jpk3t4sW4iRPp27fTt27eyZPJpkzo2bL////dxo3LqlT38uTNrVvawYPVunXdyJD49OiygAHawoX////IpEjl1Kn////////////////////////////////////////n2LG2hw6ygACygADYv3////////////////////8AAAD////Rs2bcxoz////NrVrPr1/l1KjCmjTs4MHOr17UuXLq3Lj7+fP////9/frEnTvy6tX////IpUrhzp3NrFnXvHnp27f///759uzUuXLNrFjo2bLOrlzQsmXawoX9/PnLqlTUuXLbxIneyJHawoW8kCHawYP////////38uXKp07MqlXbw4f8+/bAly7hzpzu48fu5MjAly/Orl3NrFj8+/bHo0fo2rTDnDjgy5fx6NDbxIjVunXIpUrm1qz////////28OHAly7MqlW5jBjx58/m1q3Mq1b////dyJDVunTWvHjVunT////28OHDnDjcxYrUt2/m1au9kiXOr178+vT////j0aLFnz/////////v5cu/lSv6+PD////StWvStWrStGndxo3BmTLawoTTtmzk06bLqVPKp07j0aLx58++lCnKqFC7jx7w5szXvXrgy5fVuXO+kyfeyZP////GoUPk06f////////////////////////////////////////////l1Km0hAiygACygADk06f///////////////8AAAD////TtmzeyZP////Pr1/EnjzVunW9kiXt4sXPsGDMqlXgy5f59uz////9/frEnTvy6dP////Pr1/cxYvOrl3Orlzhzp3x6NHGoULUuHD38uXn16/NrVrRs2bcxoz9/Pnn2LH07dvcxYvLqVLNrFjbw4fWu3b////////o2rTKp07v5MnIpUr7+PHAly/Wu3bo2bLt4sXCmjXcxYrMq1fy6tTJpk3p2rXCmzbYvn3t4sTcxYrVunTIpEnr3rz////////////QsWLeyZLJpk39/Pnn167NrVr////eyZPVunXUuXLZwID////69u3DnDjcxYrNrFjJpUvfypXNrFn7+fL////hzp3Ho0f////////u48fAmDD9+/f////Wu3fRs2bUt2/GoEHk0qXStGnHokTo2bLLqlTeyZPNrFncxYrTtm3dyJDKp0/8+vTZwYLKp0/QsWPawYPcxoz07du+kyfQsmT////////////////////////////////////////////////aw4aygACygAC6jhz07Nn///////////8AAADy6dPGoUPPsGH17t3JpUvhzpz////GoUPq3LjLqVPawoXy6tX7+fL////+/fu/lizk06fm1qzAli3x58/HokXcxYvz7Njn16++lCns37/48+fk06fJpUvr377BmDHl1Knw5s39+/faw4aygADs4MHdx4/QsmX////////NrVvWvHj////DnDnl1arBmTPp27f17t3r377BmTPs37/BmTPp2rXHo0fm1q3BmTLt4sX38ePWu3fVunTiz5/FoEDq3Lnt4cP+/v3iz5+2hw7XvHn38ePVunTCmzby6tXZwYLStWrs37/Cmzbr3rzWu3bMq1fq3buygADcxYrs4MHGoUL7+fL////38+bEnTrawoXt4sXz69fKqFDYv3/q3brAmDDs4MHLqVO4ihT7+fPYv3+zgQPs4MHHokTj0aPQsWLawoThzp23iBHYv37////UuXKygADx6NDcxYvWu3fNrFnhzpzNrVrhzZr////////////////////////////////////////////+/vzJpUuygACygADNrFj+/v3///////8AAADVunXNrVvMq1beyZPfypTt4sX////dx47y6tThzpzMqlXPr1/z69b////////bxIjQsmTTtm3s37/////cxozNrVrQsWL07dvj0KHMq1fn16/x6dLcxoz////q3brQsmTOrl3z7Njp27fVunX////p27fk0qT///////7ZwIHw5sz////hzp3l1KnXvXrNrVvWvHj179/UuXLQsWLi0KD8+vXcxYry6tTUuHHMq1bfypXn2LDl1Kj////hzp3OrlzVunX9+/f48+fPsGHx6NDiz5/NrFjNrFnXvXrk0qTj0aP////o2bLPsGDVunT49On07NnPsGD8+vT07Nndx479+/f////////07NnUuHDNrFnr37759uzVunXPr1/n167////cxozawoX////y6dPRtGj28OHgzJjPsGDZwID6+PD07tzRs2bx6ND////j0aLbw4f////q3LndyJDYvn39/Pjt4cPbw4f///7////////////////////////////////////////////x6dK4ihWygAC0gwbp27b///////8AAAD///////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7////////////////////////////////////////////////XvnyygACygADHo0f///7///8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////38uW6jRqygACzgQLt4sX///8AAADs37/n2LHo2rTo2rTo2rTn16/z7Nj////////////////////////////////////////////////////////49Ojo2bLo2rTo2rTo2rTo2rTp27b49Onq3bro2bPo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bL07Nn////t4sXn2LDo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTr3rzy6tX+/vz////////////////8+vXr377n2LHo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bPq3Ln8+vX////////////////9/Pnt4cPi0KDdx47bw4fZwIDYvn3Yvn3Yvn3Yvn3Yvn3XvnzZwIDbw4fdx47hzpzq3Lj48+f////////////w587l1arp2rX9+/f////////////////////////////////////UuHCygACygADStWv///8AAADYv36zggS0gwe0gwe0gwe0ggXBmTL48+f////////////////////////////////////////////////////Wu3a0gwa0gwe0gwe0gwe0gwfCmjTw5866jRu0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwbStWr////Ho0e0gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hQq4ihTBmDHdx479+/f////////48+fAli20gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hAnx58/////////////o2bPCmjW2hg2ygACygACygACygACygACygACygACygACygACygACygACygACygACygAC1hAm6jhzStWr49Oj59uzeyJHbxIjcxYrp27f////////////////////////////////////v5cuzgQOygADAli369+4AAAD48+e/lSqygACygACygACygACygADVunX////////////////////////////////////////////////69u26jBmygACygACygACygACygADZwYL7+fK9kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADKp07////NrVuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr49On////9/frBmTKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACy"+
"gACygACygADq3br////////l1aq1hAmygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADBmDHo2bLm1qzTtmziz5/l1ar////////////////////////////////////8+vTDnDmygAC2hgzs4MEAAAD////k0qSzgQKygACygACygACygAC2hg3q3bv38uX28OH28OH28OH28OH179/07Nnz7Njz7Njz7Nj17t3dx4+ygACygACygACygACygAC3hw/v5cv////Enj2ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTr////VunSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADStGn////////JpUuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADk06b////59eu8kCCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpEjk0qXdx47cxYr07dr////////////////////////////////////////UuXKygACygADgzJgAAAD////////IpEiygACygACygACygACygAC0gwa3iRK3iBC3iBC3iBC3iBC3hw+1hQu1hQq1hQq1hQq1hQuzgQKygACygACygACygACygADHokT+/v3///7LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jx7+/v3cxYuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC0ggXx6dL////PsGGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADbxIj////j0KGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADr3rz49Oj69+/////////////////////////////////////////////j0aOygACygADUuHAAAAD////////v5cu2hgyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfypX////////Rs2aygACygACygACygACygAC6jBm9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO8kCHCmjX7+fLk0qWygACygACygACygACygAC2hgy7jh26jRu6jRu6jRu6jRu5ixe5ixa6jRu6jRq0gweygACygACygACygACygACygACygADawYP////Wu3eygACygACygACygACygAC5ixa9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO7jx/awoX////Wu3aygACygACygACygACygACygACygACzggS9kSPAli2/liy/liy/lizAli2+lCm3iRKygACygACygACygACygACygACygADVunT////////////////////////////////////////////////////s4MG2hgyygADNrFgAAAD////////////UuHCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC4iRP38+b////////XvHmygACygACygACygACygADgzJj38uX38uT38uT38uT38uT38uT38uT38uT38uT38eP38uX+/v3q3bqzggSygACygACygACygADMq1b28OD28OD28OD28OD28OD179717t328OD179/y6dPYv361hQuygACygACygACygACygADJpkz////dx46ygACygACygACygACygADZwIH38uX38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT28eL69+/////Rs2aygACygACygACygACygACygAHRtGjx58/38eP49Oj49Oj49Oj49Oj49Oj38+b07dvj0aK7jx+ygACygACygACygACygADHokT////////////////////////////////////////////////////z69a7jh2ygADIpUoAAAD////////////28OG9kiSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADPsGD////////////eyJGygACygACygACygACygADfypT////////////////////////////////////////////////x58+0gweygACygACygACygADKqFD////////////////////////////////////////////dxo2zgQKygACygACygACygADAly/////l1KmygACygACygACygACygADXvXr////////////////////////////////////////////////////////////////StWuygACygACygACygACygADEnjz///7////////////////////////////////////////k0qSzgQKygACygACygACygAC9kiX9/Pj////////////////////////////////////////////////38eO+kyeygADGoEEAAAD////////////////fypWygACygACygACygACygACygAC2hg23hw+2hgy1hQu0gwa0ggW0gwa0gweygACygACygACygACygACygADp27f////////////k06eygACygACygACygACygADXvXr////////////////////////////////////////////////38eO3hw+ygACygACygACygADCmzb+/v3////////////////////////////////////////69+66jRqygACygACygACygAC7jx/7+fPt4cKzgQKygACygACygACygADPr1/////////////////////////////////////////////////////////////////Yvn2ygACygACygACygACygADTtmz////////////////////////////////////////////38uW7jx61hAm2hgy2hgy0hAi9kyb59uz////////////////////////////////////////////////38+a+lCiygADIpEgAAAD////////////////+/fvEnjyygACygACygACygACygADPr1/38uX17t307dvy6tTy6tT07drRs2aygACygACygACygACygADAly/69u3////////////p27e0gweygACygACygACygADQsWP////////////////////////////////////////////////7+fO8kCGygACygACygACygAC9kiT6+PD////////////////////////////////////////////Enj2ygACygACygACygAC5ixb07tz07du0gwaygACygACygACygAC4iRPFnz/Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7DnDjQsmX7+fP////eyZOygACygACygACygACygADTtm3////////////////////////////////////////////////28OD07dv07tz07tz07dv28OD+/fv////////////////////////////////////////////////38uW+kyeygADMqlUAAAD////////////////////r3r21hAmygACygACygACygAC5jBjy6tT////////////////////BmTKygACygACygACygACygADXvXv////////////////u5Mi4ihSygACygACygACygADIpUr+/fv///////////////////////////////////////////////7CmjSygACygACygACygAC6jRv179/////////////////////////////////////////////LqlSygACygACygACygAC2hw7u48f7+PG4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jh338uX////l1aqzgQOygACygACygACygADMq1f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07du8kCCygADStWoAAAD///////////////////////7QsWKygACygACygACygACygADNrFj////////////////s4MCzgQOygACygACygACygAC2hw7u5Mj////////////////07dq8kCGygACygACygACygADCmjT9+/f////////////////////////////////////////////////IpUqygACygACygACygAC3iRLv5cv////////////////////////////////////////////TtmyygACygACygACygAC0gwbn2LH///69kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBH1797////s4MG0hAiygACygACygACygADFnz/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////u5Mi3iBCygADdxo0AAAD////////////////////////07Nm6jRuygACygACygACygACzgQLq3Ln////////////TtmyygACygACygACygACygADGoUL////////////////////59eu/liyygACygACygACygAC8kCD7+PH////////////////////////////////////////////////QsWOygACygACygACygAC0hAjp27b////////////////////////////////////////////awoWygACygACygACygACygADhzpz////EnTqygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADu5Mj////z7Ni2hgyygACygACygACygAC/lSr9/Pj////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////n166ygACzggTp27cAAAD////////////////////////////bxIiygACygACygACygACygADGoEH8+vT////59evAli2ygACygACygACygACygADgzJj////////////////////9/frDnDmygACygACygACygAC3hw/28OH////////////////////////////////////////////////XvXuygACygACygACygACygAHk0qT////////////////////////////////////////////hzp2ygACygACygACygACygADbxIn////KqFGygACygACygACygACzggTCmjXIpUrHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bGoUPv5cv////49Om5ixaygACygACygACygAC6jRv38+b////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////awoSygAC8kSL38eMAAAD////////////////////////////8+vTBmDGygACygACygACygACygADi0KD////m1q2zgQKygACygACygACygAC4ihT38+b////////////////////////Jpk2ygACygACygACygACygAHw587////////////////////////////////////////////////eyZOygACygACygACygACygADdyJD////////////////////////////////////////////fy5aygACygACygACygACygADUuHH////StWuygACygACygACygAC0hAjn2LD9/Pj9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f8+/b+/vz////9/Pm+lCiygACygACygACygAC1hQvs4MD////////////////////////////////////////////q3brVuXPWu3fWu3fWu3bWu3bu48f////////////////////////////////////////////9/frKp06ygADLqlT///8AAAD////////////////////////////////n1660hAiygACygACygACygAC/lSr6+PDRtGiygACygACygACygACygADQsWL///7////////////////////////QsmWygACygACygACygACygADp27f////////////////////////////////////////////////l1KmygACygACygACygACygADXvnz////////////////////////////////////////8+vXFnz6ygACygACygACygACygADOrlz////awoSygACygACygACygACygADk06b////////////////////////////////////////////////////////////////Ho0aygACygACygACygACygADUt2/////////////////////////////////////////////StGmygACygACygACygACygADZwIH////////////////////////////////////////////179+4iROygADl1Kj///8AAAD////////////////////////////////9/frLqlSygACygACygACygACygADPsGC8kSKygACygACygACygACzgQLo2bL////////////////////////////XvHmygACygACygACygACygADi0KD////////////////////////////////////////////////s37+ygACygACygACygACygADLqlTz69by6tXy6tTy6tTx6NDx58/y6tTy6tXx6NHk06bHokWygACygACygACygACygACygADMq1b////hzZqygACygACygACygACygADYv3/69+738+b38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uT7+fP////Wu3aygACygACygACygACygAC1hQvWvHjx6ND69u38+vT8+vT8+vT8+vT8+vT8+vX69+/n16+5jBiygACygACygACygACygADVunX////////////////////////////////////////////hzpyygAC9kiX7+fP///8AAAD////////////////////////////////////x6NG3iBCygACygACygACygACygACygACygACygACygACygADBmTL59uz////////////////////////////eyJGygACygACygACygACygADbxIj////////////////////////////////////////////////x6dK1hQuygACygACygACygACzgQK0hAi0hAi0gwe0gwe0gwe0gwe0gwe0hAi0gweygACygACygACygACygACygACygACygADRs2b////n2LCygACygACygACygACygAC1hAm4ihW4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO3iRK2hgzZwID////q3LiygACygACygACygACygACygACygAC0hAi6jBm9kSO8kSK8kSK8kSK8kSK9kiS6jRqzgQKygACygACygACygACygACygADUuHD////////////////////////////////////////+/vzDnDiygADdx4////////8AAAD////////////////////////////////////////XvXqygACygACygACygACygACygACygACygACygACygADXvHn////////////////////////////////l1KmygACygACygACygACygADTt27////////////////////////////////////////////////07ty6jhyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfy5b////t4cKzgQKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADOrlz////7+fLBmTOygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADZwYL////////////////////////////////////////o2bOygAG9kiX59er///////8AAAD////////////////////////////////////////49Oi+lCmygACygACygACygACygACygACygACygAC1hQrx58/////////////////////////////////s4MCzgQKygACygACygACygADNrFn////////////////////////////////////////////////48+fAly+ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kSL48+f////x6NG3iBGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr///7////k06eygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAHp27b////////////////////////////////////9/PjFoECygADj0aP///////////8AAAD////////////////////////////////////////////i0KCzggSygACygACygACygACygACygACygADGoUL////////////////////////////////////z69a0gwaygACygACygACygADGoUL////////////////////////////////////////////////7+fLGoEGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kCHr"+
"3r3////////17t28kSKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTv7+fL////////bxIi0hAiygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADJpk39/fr////////////////////////////////////hzpyygADMq1b///////////////8AAAD////////////////////////////////////////////8+/bIpEiygACygACygACygACygACygACygADhzpz////////////////////////////////////49Om3iBGygACygACygACygAC/lSr8+/b////////////////////////////////////////////+/v3LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC2hg3BmTLXvnz07Nn////////////49OjBmDGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC+lCn38eP////////////q3LjNrFm4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBHQsmX48+f////////////////////////////////////17963iRK+lCn38uT///////////////8AAAD////////////////////////////////////////////////38uTr3rzq3bvo2rTo2bPo2bPo2bLo2rT8+vT////////////////////////////////////+/v3t4sXq3bvr3r3r3r3q3bvu48b+/fv////////////////////////////////////////////////z69bq3brr3r3r3r3r3r3r3r3r3r3r3r3r3r3r377p27fp27br377r3r3r3r3r3rzr377w5sz28OH8+vX////////////////////+/vzw5szq3bvr3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3q3bvt4sT8+vX///////////////////738+br377i0KDcxYraw4bbw4fbw4fbw4fbw4fbw4fbw4fbw4faw4bcxYvhzZvp27f28eL////////////////////////////////////////9/PjFoEC1hQrt4sX///////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7RtGi0gwbp27b///////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////VunS3iRLo2bL///////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/PnStGm+lCjt4sX///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////28OHMq1fKqFH179////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/Pjp2rXNrFjgy5f+/fv///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07driz5/dx47179////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz17t3t4sX17t3///////////////////////////////////////////////////////8AAAA="
  }
 }
 
}

