<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fpuvhdl.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FPadd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="FPadd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FPadd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FPadd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="FPadd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FPadd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPadd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FPadd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FPadd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FPadd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FPadd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FPadd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FPadd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPadd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FPadd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPadd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FPadd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FPadd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FPadd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FPadd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FPadd.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FPadd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FPadd.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPadd_TestB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FPadd_TestB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FPadd_TestB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPadd_TestB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPadd_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FPadd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPadd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPadd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPadd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FPadd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPadd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPadd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FPadd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FPadd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPadd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPadd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FPadd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FPadd_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPadd_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415026619" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1415026619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415119920" xil_pn:in_ck="-7070768223940096054" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1415119920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPadd_TestB.vhd"/>
      <outfile xil_pn:name="fpadd_normalize_struct.vhd"/>
      <outfile xil_pn:name="fpalign_struct.vhd"/>
      <outfile xil_pn:name="fpinvert_fpinvert.vhd"/>
      <outfile xil_pn:name="fplzc_fplzc.vhd"/>
      <outfile xil_pn:name="fpnormalize_fpnormalize.vhd"/>
      <outfile xil_pn:name="fpround_fpround.vhd"/>
      <outfile xil_pn:name="fpselcomplement_fpselcomplement.vhd"/>
      <outfile xil_pn:name="fpswap_fpswap.vhd"/>
      <outfile xil_pn:name="packfp_packfp.vhd"/>
      <outfile xil_pn:name="source/adder/fpadd_single_cycle.vhd"/>
      <outfile xil_pn:name="unpackfp_unpackfp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1415027757" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6660290706214702134" xil_pn:start_ts="1415027757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415027757" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7832592530352786612" xil_pn:start_ts="1415027757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415026619" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1363049920787335966" xil_pn:start_ts="1415026619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415120035" xil_pn:in_ck="-7070768223940096054" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1415120035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPadd_TestB.vhd"/>
      <outfile xil_pn:name="fpadd_normalize_struct.vhd"/>
      <outfile xil_pn:name="fpalign_struct.vhd"/>
      <outfile xil_pn:name="fpinvert_fpinvert.vhd"/>
      <outfile xil_pn:name="fplzc_fplzc.vhd"/>
      <outfile xil_pn:name="fpnormalize_fpnormalize.vhd"/>
      <outfile xil_pn:name="fpround_fpround.vhd"/>
      <outfile xil_pn:name="fpselcomplement_fpselcomplement.vhd"/>
      <outfile xil_pn:name="fpswap_fpswap.vhd"/>
      <outfile xil_pn:name="packfp_packfp.vhd"/>
      <outfile xil_pn:name="source/adder/fpadd_single_cycle.vhd"/>
      <outfile xil_pn:name="unpackfp_unpackfp.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1415120039" xil_pn:in_ck="-7070768223940096054" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2827837387598461516" xil_pn:start_ts="1415120035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPadd_TestB_beh.prj"/>
      <outfile xil_pn:name="FPadd_TestB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1415120039" xil_pn:in_ck="666598132383375247" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8318059979773907591" xil_pn:start_ts="1415120039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPadd_TestB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1414810232" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1414810232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414816093" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3206728565382097076" xil_pn:start_ts="1414816093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414816093" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1363049920787335966" xil_pn:start_ts="1414816093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414810232" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1414810232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414816093" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-617615871082545674" xil_pn:start_ts="1414816093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414810232" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1414810232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414816093" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5577514142125510100" xil_pn:start_ts="1414816093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414952674" xil_pn:in_ck="-4789940794944329446" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1428612589317758971" xil_pn:start_ts="1414952658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPadd.lso"/>
      <outfile xil_pn:name="FPadd.ngc"/>
      <outfile xil_pn:name="FPadd.ngr"/>
      <outfile xil_pn:name="FPadd.prj"/>
      <outfile xil_pn:name="FPadd.stx"/>
      <outfile xil_pn:name="FPadd.syr"/>
      <outfile xil_pn:name="FPadd.xst"/>
      <outfile xil_pn:name="FPadd_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1414816120" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7620352896845675157" xil_pn:start_ts="1414816120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414952681" xil_pn:in_ck="101987385015813" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2287617283964923085" xil_pn:start_ts="1414952674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FPadd.bld"/>
      <outfile xil_pn:name="FPadd.ngd"/>
      <outfile xil_pn:name="FPadd_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1414952748" xil_pn:in_ck="101987385015814" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3180699873896808002" xil_pn:start_ts="1414952681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPadd.pcf"/>
      <outfile xil_pn:name="FPadd_map.map"/>
      <outfile xil_pn:name="FPadd_map.mrp"/>
      <outfile xil_pn:name="FPadd_map.ncd"/>
      <outfile xil_pn:name="FPadd_map.ngm"/>
      <outfile xil_pn:name="FPadd_map.xrpt"/>
      <outfile xil_pn:name="FPadd_summary.xml"/>
      <outfile xil_pn:name="FPadd_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1414952791" xil_pn:in_ck="-8178224803834273761" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1414952748">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FPadd.ncd"/>
      <outfile xil_pn:name="FPadd.pad"/>
      <outfile xil_pn:name="FPadd.par"/>
      <outfile xil_pn:name="FPadd.ptwx"/>
      <outfile xil_pn:name="FPadd.unroutes"/>
      <outfile xil_pn:name="FPadd.xpi"/>
      <outfile xil_pn:name="FPadd_pad.csv"/>
      <outfile xil_pn:name="FPadd_pad.txt"/>
      <outfile xil_pn:name="FPadd_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1414952901" xil_pn:in_ck="101987385015682" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1414952889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FPadd.bgn"/>
      <outfile xil_pn:name="FPadd.bit"/>
      <outfile xil_pn:name="FPadd.drc"/>
      <outfile xil_pn:name="FPadd.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1414952791" xil_pn:in_ck="101987385015682" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1414952774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FPadd.twr"/>
      <outfile xil_pn:name="FPadd.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
