{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:45:55 2017 " "Info: Processing started: Mon May 29 15:45:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_1Mhz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_1Mhz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_100Khz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_100Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_10Khz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_10Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_1Khz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_1Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_100hz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_100hz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_100hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_10Hz_reg " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_10Hz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_10Hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_100Hz " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_100Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|debounce:inst8\|pb_debounced " "Info: Detected ripple clock \"tutor2:inst1\|debounce:inst8\|pb_debounced\" as buffer" {  } { { "DEBOUNCE.VHD" "" { Text "E:/Final318KendraYu/DEBOUNCE.VHD" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|debounce:inst8\|pb_debounced" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|clk_div:inst7\|clock_1Hz " "Info: Detected ripple clock \"tutor2:inst1\|clk_div:inst7\|clock_1Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|clk_div:inst7\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vgacomp:inst\|comparing:inst1\|output_en_s " "Info: Detected ripple clock \"vgacomp:inst\|comparing:inst1\|output_en_s\" as buffer" {  } { { "comparing.vhd" "" { Text "E:/Final318KendraYu/comparing.vhd" 47 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "vgacomp:inst\|comparing:inst1\|output_en_s" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keycomp:inst4\|keyboard:inst1\|keyboard_clk_filtered " "Info: Detected ripple clock \"keycomp:inst4\|keyboard:inst1\|keyboard_clk_filtered\" as buffer" {  } { { "KEYBOARD.VHD" "" { Text "E:/Final318KendraYu/KEYBOARD.VHD" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keycomp:inst4\|keyboard:inst1\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ " "Info: Detected ripple clock \"tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ\" as buffer" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register vgacomp:inst\|WordStorage:inst5\|Char_one_s\[1\] memory vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8 11.458 ns " "Info: Slack time is 11.458 ns for clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"vgacomp:inst\|WordStorage:inst5\|Char_one_s\[1\]\" and destination memory \"vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "17.386 ns + Largest register memory " "Info: + Largest register to memory requirement is 17.386 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "17.642 ns + " "Info: + Setup relationship between source and destination is 17.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.029 ns + Largest " "Info: + Largest clock skew is 0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.727 ns + Shortest memory " "Info: + Shortest clock path from clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.661 ns) 2.727 ns vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8 3 MEM M4K_X26_Y18 8 " "Info: 3: + IC(0.975 ns) + CELL(0.661 ns) = 2.727 ns; Loc. = M4K_X26_Y18; Fanout = 8; MEM Node = 'vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "E:/Final318KendraYu/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.24 % ) " "Info: Total cell delay = 0.661 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.066 ns ( 75.76 % ) " "Info: Total interconnect delay = 2.066 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.698 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 162 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 162; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns vgacomp:inst\|WordStorage:inst5\|Char_one_s\[1\] 3 REG LCFF_X31_Y18_N9 3 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 3; REG Node = 'vgacomp:inst\|WordStorage:inst5\|Char_one_s\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|Char_one_s[1] } "NODE_NAME" } } { "WordStorage.vhd" "" { Text "E:/Final318KendraYu/WordStorage.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|Char_one_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vgacomp:inst|WordStorage:inst5|Char_one_s[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|Char_one_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vgacomp:inst|WordStorage:inst5|Char_one_s[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "WordStorage.vhd" "" { Text "E:/Final318KendraYu/WordStorage.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_6401.tdf" "" { Text "E:/Final318KendraYu/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|Char_one_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vgacomp:inst|WordStorage:inst5|Char_one_s[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.928 ns - Longest register memory " "Info: - Longest register to memory delay is 5.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|WordStorage:inst5\|Char_one_s\[1\] 1 REG LCFF_X31_Y18_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y18_N9; Fanout = 3; REG Node = 'vgacomp:inst\|WordStorage:inst5\|Char_one_s\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|WordStorage:inst5|Char_one_s[1] } "NODE_NAME" } } { "WordStorage.vhd" "" { Text "E:/Final318KendraYu/WordStorage.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.371 ns) 1.396 ns vgacomp:inst\|comparing:inst1\|Equal2~0 2 COMB LCCOMB_X30_Y19_N0 4 " "Info: 2: + IC(1.025 ns) + CELL(0.371 ns) = 1.396 ns; Loc. = LCCOMB_X30_Y19_N0; Fanout = 4; COMB Node = 'vgacomp:inst\|comparing:inst1\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { vgacomp:inst|WordStorage:inst5|Char_one_s[1] vgacomp:inst|comparing:inst1|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 2.071 ns vgacomp:inst\|comparing:inst1\|Equal2~1 3 COMB LCCOMB_X30_Y19_N4 1 " "Info: 3: + IC(0.255 ns) + CELL(0.420 ns) = 2.071 ns; Loc. = LCCOMB_X30_Y19_N4; Fanout = 1; COMB Node = 'vgacomp:inst\|comparing:inst1\|Equal2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { vgacomp:inst|comparing:inst1|Equal2~0 vgacomp:inst|comparing:inst1|Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 2.744 ns vgacomp:inst\|Char_display:inst2\|char_add~39 4 COMB LCCOMB_X30_Y19_N30 1 " "Info: 4: + IC(0.254 ns) + CELL(0.419 ns) = 2.744 ns; Loc. = LCCOMB_X30_Y19_N30; Fanout = 1; COMB Node = 'vgacomp:inst\|Char_display:inst2\|char_add~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { vgacomp:inst|comparing:inst1|Equal2~1 vgacomp:inst|Char_display:inst2|char_add~39 } "NODE_NAME" } } { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 3.413 ns vgacomp:inst\|Char_display:inst2\|char_add~40 5 COMB LCCOMB_X30_Y19_N8 1 " "Info: 5: + IC(0.249 ns) + CELL(0.420 ns) = 3.413 ns; Loc. = LCCOMB_X30_Y19_N8; Fanout = 1; COMB Node = 'vgacomp:inst\|Char_display:inst2\|char_add~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { vgacomp:inst|Char_display:inst2|char_add~39 vgacomp:inst|Char_display:inst2|char_add~40 } "NODE_NAME" } } { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.416 ns) 4.081 ns vgacomp:inst\|Char_display:inst2\|char_add\[5\]~41 6 COMB LCCOMB_X30_Y19_N2 1 " "Info: 6: + IC(0.252 ns) + CELL(0.416 ns) = 4.081 ns; Loc. = LCCOMB_X30_Y19_N2; Fanout = 1; COMB Node = 'vgacomp:inst\|Char_display:inst2\|char_add\[5\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { vgacomp:inst|Char_display:inst2|char_add~40 vgacomp:inst|Char_display:inst2|char_add[5]~41 } "NODE_NAME" } } { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 4.752 ns vgacomp:inst\|Char_display:inst2\|char_add\[5\]~43 7 COMB LCCOMB_X30_Y19_N6 1 " "Info: 7: + IC(0.251 ns) + CELL(0.420 ns) = 4.752 ns; Loc. = LCCOMB_X30_Y19_N6; Fanout = 1; COMB Node = 'vgacomp:inst\|Char_display:inst2\|char_add\[5\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { vgacomp:inst|Char_display:inst2|char_add[5]~41 vgacomp:inst|Char_display:inst2|char_add[5]~43 } "NODE_NAME" } } { "Char_display.vhd" "" { Text "E:/Final318KendraYu/Char_display.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.142 ns) 5.928 ns vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8 8 MEM M4K_X26_Y18 8 " "Info: 8: + IC(1.034 ns) + CELL(0.142 ns) = 5.928 ns; Loc. = M4K_X26_Y18; Fanout = 8; MEM Node = 'vgacomp:inst\|StoredWordRom:inst4\|lpm_rom:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\|ram_block1a0~porta_address_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { vgacomp:inst|Char_display:inst2|char_add[5]~43 vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_6401.tdf" "" { Text "E:/Final318KendraYu/db/altsyncram_6401.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.608 ns ( 43.99 % ) " "Info: Total cell delay = 2.608 ns ( 43.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 56.01 % ) " "Info: Total interconnect delay = 3.320 ns ( 56.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { vgacomp:inst|WordStorage:inst5|Char_one_s[1] vgacomp:inst|comparing:inst1|Equal2~0 vgacomp:inst|comparing:inst1|Equal2~1 vgacomp:inst|Char_display:inst2|char_add~39 vgacomp:inst|Char_display:inst2|char_add~40 vgacomp:inst|Char_display:inst2|char_add[5]~41 vgacomp:inst|Char_display:inst2|char_add[5]~43 vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { vgacomp:inst|WordStorage:inst5|Char_one_s[1] {} vgacomp:inst|comparing:inst1|Equal2~0 {} vgacomp:inst|comparing:inst1|Equal2~1 {} vgacomp:inst|Char_display:inst2|char_add~39 {} vgacomp:inst|Char_display:inst2|char_add~40 {} vgacomp:inst|Char_display:inst2|char_add[5]~41 {} vgacomp:inst|Char_display:inst2|char_add[5]~43 {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.025ns 0.255ns 0.254ns 0.249ns 0.252ns 0.251ns 1.034ns } { 0.000ns 0.371ns 0.420ns 0.419ns 0.420ns 0.416ns 0.420ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.091ns 0.975ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl vgacomp:inst|WordStorage:inst5|Char_one_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} vgacomp:inst|WordStorage:inst5|Char_one_s[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.928 ns" { vgacomp:inst|WordStorage:inst5|Char_one_s[1] vgacomp:inst|comparing:inst1|Equal2~0 vgacomp:inst|comparing:inst1|Equal2~1 vgacomp:inst|Char_display:inst2|char_add~39 vgacomp:inst|Char_display:inst2|char_add~40 vgacomp:inst|Char_display:inst2|char_add[5]~41 vgacomp:inst|Char_display:inst2|char_add[5]~43 vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.928 ns" { vgacomp:inst|WordStorage:inst5|Char_one_s[1] {} vgacomp:inst|comparing:inst1|Equal2~0 {} vgacomp:inst|comparing:inst1|Equal2~1 {} vgacomp:inst|Char_display:inst2|char_add~39 {} vgacomp:inst|Char_display:inst2|char_add~40 {} vgacomp:inst|Char_display:inst2|char_add[5]~41 {} vgacomp:inst|Char_display:inst2|char_add[5]~43 {} vgacomp:inst|StoredWordRom:inst4|lpm_rom:char_gen_rom|altrom:srom|altsyncram:rom_block|altsyncram_6401:auto_generated|ram_block1a0~porta_address_reg8 {} } { 0.000ns 1.025ns 0.255ns 0.254ns 0.249ns 0.252ns 0.251ns 1.034ns } { 0.000ns 0.371ns 0.420ns 0.419ns 0.420ns 0.416ns 0.420ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\] register tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[2\] 13.575 ns " "Info: Slack time is 13.575 ns for clock \"CLOCK_50\" between source register \"tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\]\" and destination register \"tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "155.64 MHz 6.425 ns " "Info: Fmax is 155.64 MHz (period= 6.425 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.784 ns + Largest register register " "Info: + Largest register to register requirement is 19.784 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.580 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 7.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.787 ns) 3.314 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X42_Y22_N9 2 " "Info: 2: + IC(1.528 ns) + CELL(0.787 ns) = 3.314 ns; Loc. = LCFF_X42_Y22_N9; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.000 ns) 6.041 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G4 39 " "Info: 3: + IC(2.727 ns) + CELL(0.000 ns) = 6.041 ns; Loc. = CLKCTRL_G4; Fanout = 39; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 7.580 ns tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[2\] 4 REG LCFF_X40_Y23_N9 2 " "Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 7.580 ns; Loc. = LCFF_X40_Y23_N9; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.65 % ) " "Info: Total cell delay = 2.323 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.257 ns ( 69.35 % ) " "Info: Total interconnect delay = 5.257 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.582 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 7.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.787 ns) 3.314 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X42_Y22_N9 2 " "Info: 2: + IC(1.528 ns) + CELL(0.787 ns) = 3.314 ns; Loc. = LCFF_X42_Y22_N9; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.000 ns) 6.041 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G4 39 " "Info: 3: + IC(2.727 ns) + CELL(0.000 ns) = 6.041 ns; Loc. = CLKCTRL_G4; Fanout = 39; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 7.582 ns tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\] 4 REG LCFF_X42_Y23_N23 26 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 7.582 ns; Loc. = LCFF_X42_Y23_N23; Fanout = 26; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.64 % ) " "Info: Total cell delay = 2.323 ns ( 30.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.259 ns ( 69.36 % ) " "Info: Total interconnect delay = 5.259 ns ( 69.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.209 ns - Longest register register " "Info: - Longest register to register delay is 6.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\] 1 REG LCFF_X42_Y23_N23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y23_N23; Fanout = 26; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CHAR_COUNT\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.419 ns) 0.954 ns tutor2:inst1\|LCD_Display:inst1\|Mux4~1 2 COMB LCCOMB_X41_Y23_N16 1 " "Info: 2: + IC(0.535 ns) + CELL(0.419 ns) = 0.954 ns; Loc. = LCCOMB_X41_Y23_N16; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] tutor2:inst1|LCD_Display:inst1|Mux4~1 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 1.663 ns tutor2:inst1\|LCD_Display:inst1\|Mux4~2 3 COMB LCCOMB_X41_Y23_N2 1 " "Info: 3: + IC(0.271 ns) + CELL(0.438 ns) = 1.663 ns; Loc. = LCCOMB_X41_Y23_N2; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { tutor2:inst1|LCD_Display:inst1|Mux4~1 tutor2:inst1|LCD_Display:inst1|Mux4~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 2.337 ns tutor2:inst1\|LCD_Display:inst1\|Mux4~3 4 COMB LCCOMB_X41_Y23_N28 1 " "Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 2.337 ns; Loc. = LCCOMB_X41_Y23_N28; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux4~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { tutor2:inst1|LCD_Display:inst1|Mux4~2 tutor2:inst1|LCD_Display:inst1|Mux4~3 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.744 ns tutor2:inst1\|LCD_Display:inst1\|Mux4~5 5 COMB LCCOMB_X41_Y23_N6 2 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 2.744 ns; Loc. = LCCOMB_X41_Y23_N6; Fanout = 2; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { tutor2:inst1|LCD_Display:inst1|Mux4~3 tutor2:inst1|LCD_Display:inst1|Mux4~5 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.437 ns) 3.871 ns tutor2:inst1\|LCD_Display:inst1\|Selector7~1 6 COMB LCCOMB_X37_Y23_N6 1 " "Info: 6: + IC(0.690 ns) + CELL(0.437 ns) = 3.871 ns; Loc. = LCCOMB_X37_Y23_N6; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Selector7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { tutor2:inst1|LCD_Display:inst1|Mux4~5 tutor2:inst1|LCD_Display:inst1|Selector7~1 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.275 ns) 5.040 ns tutor2:inst1\|LCD_Display:inst1\|Selector7~2 7 COMB LCCOMB_X41_Y23_N12 1 " "Info: 7: + IC(0.894 ns) + CELL(0.275 ns) = 5.040 ns; Loc. = LCCOMB_X41_Y23_N12; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Selector7~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { tutor2:inst1|LCD_Display:inst1|Selector7~1 tutor2:inst1|LCD_Display:inst1|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.647 ns) + CELL(0.438 ns) 6.125 ns tutor2:inst1\|LCD_Display:inst1\|Selector7~4 8 COMB LCCOMB_X40_Y23_N8 1 " "Info: 8: + IC(0.647 ns) + CELL(0.438 ns) = 6.125 ns; Loc. = LCCOMB_X40_Y23_N8; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Selector7~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { tutor2:inst1|LCD_Display:inst1|Selector7~2 tutor2:inst1|LCD_Display:inst1|Selector7~4 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.209 ns tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[2\] 9 REG LCFF_X40_Y23_N9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 6.209 ns; Loc. = LCFF_X40_Y23_N9; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { tutor2:inst1|LCD_Display:inst1|Selector7~4 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.661 ns ( 42.86 % ) " "Info: Total cell delay = 2.661 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.548 ns ( 57.14 % ) " "Info: Total interconnect delay = 3.548 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] tutor2:inst1|LCD_Display:inst1|Mux4~1 tutor2:inst1|LCD_Display:inst1|Mux4~2 tutor2:inst1|LCD_Display:inst1|Mux4~3 tutor2:inst1|LCD_Display:inst1|Mux4~5 tutor2:inst1|LCD_Display:inst1|Selector7~1 tutor2:inst1|LCD_Display:inst1|Selector7~2 tutor2:inst1|LCD_Display:inst1|Selector7~4 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} tutor2:inst1|LCD_Display:inst1|Mux4~1 {} tutor2:inst1|LCD_Display:inst1|Mux4~2 {} tutor2:inst1|LCD_Display:inst1|Mux4~3 {} tutor2:inst1|LCD_Display:inst1|Mux4~5 {} tutor2:inst1|LCD_Display:inst1|Selector7~1 {} tutor2:inst1|LCD_Display:inst1|Selector7~2 {} tutor2:inst1|LCD_Display:inst1|Selector7~4 {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.535ns 0.271ns 0.254ns 0.257ns 0.690ns 0.894ns 0.647ns 0.000ns } { 0.000ns 0.419ns 0.438ns 0.420ns 0.150ns 0.437ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] tutor2:inst1|LCD_Display:inst1|Mux4~1 tutor2:inst1|LCD_Display:inst1|Mux4~2 tutor2:inst1|LCD_Display:inst1|Mux4~3 tutor2:inst1|LCD_Display:inst1|Mux4~5 tutor2:inst1|LCD_Display:inst1|Selector7~1 tutor2:inst1|LCD_Display:inst1|Selector7~2 tutor2:inst1|LCD_Display:inst1|Selector7~4 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { tutor2:inst1|LCD_Display:inst1|CHAR_COUNT[0] {} tutor2:inst1|LCD_Display:inst1|Mux4~1 {} tutor2:inst1|LCD_Display:inst1|Mux4~2 {} tutor2:inst1|LCD_Display:inst1|Mux4~3 {} tutor2:inst1|LCD_Display:inst1|Mux4~5 {} tutor2:inst1|LCD_Display:inst1|Selector7~1 {} tutor2:inst1|LCD_Display:inst1|Selector7~2 {} tutor2:inst1|LCD_Display:inst1|Selector7~4 {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[2] {} } { 0.000ns 0.535ns 0.271ns 0.254ns 0.257ns 0.690ns 0.894ns 0.647ns 0.000ns } { 0.000ns 0.419ns 0.438ns 0.420ns 0.150ns 0.437ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\] register vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\] 531 ps " "Info: Minimum slack time is 531 ps for clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\]\" and destination register \"vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.547 ns + Shortest register register " "Info: + Shortest register to register delay is 0.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\] 1 REG LCFF_X28_Y18_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 4; REG Node = 'vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.150 ns) 0.463 ns vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\]~28 2 COMB LCCOMB_X28_Y18_N22 1 " "Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 1; COMB Node = 'vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { vgacomp:inst|VGA_SYNC:inst|v_count[9] vgacomp:inst|VGA_SYNC:inst|v_count[9]~28 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.547 ns vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\] 3 REG LCFF_X28_Y18_N23 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 4; REG Node = 'vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vgacomp:inst|VGA_SYNC:inst|v_count[9]~28 vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.78 % ) " "Info: Total cell delay = 0.234 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.313 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.313 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vgacomp:inst|VGA_SYNC:inst|v_count[9] vgacomp:inst|VGA_SYNC:inst|v_count[9]~28 vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vgacomp:inst|VGA_SYNC:inst|v_count[9] {} vgacomp:inst|VGA_SYNC:inst|v_count[9]~28 {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.670 ns + Longest register " "Info: + Longest clock path from clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\] 3 REG LCFF_X28_Y18_N23 4 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 4; REG Node = 'vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.670 ns - Shortest register " "Info: - Shortest clock path from clock \"vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 56 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 56; COMB Node = 'vgacomp:inst\|VGA_SYNC:inst\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.670 ns vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\] 3 REG LCFF_X28_Y18_N23 4 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y18_N23; Fanout = 4; REG Node = 'vgacomp:inst\|VGA_SYNC:inst\|v_count\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.11 % ) " "Info: Total cell delay = 0.537 ns ( 20.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.133 ns ( 79.89 % ) " "Info: Total interconnect delay = 2.133 ns ( 79.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_sync.vhd" "" { Text "E:/Final318KendraYu/vga_sync.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { vgacomp:inst|VGA_SYNC:inst|v_count[9] vgacomp:inst|VGA_SYNC:inst|v_count[9]~28 vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.547 ns" { vgacomp:inst|VGA_SYNC:inst|v_count[9] {} vgacomp:inst|VGA_SYNC:inst|v_count[9]~28 {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 0.313ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl vgacomp:inst|VGA_SYNC:inst|v_count[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} vgacomp:inst|VGA_SYNC:inst|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} vgacomp:inst|VGA_SYNC:inst|v_count[9] {} } { 0.000ns 1.091ns 1.042ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register tutor2:inst1\|timestore:inst6\|num0\[0\] register tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[0\] -2.361 ns " "Info: Minimum slack time is -2.361 ns for clock \"CLOCK_50\" between source register \"tutor2:inst1\|timestore:inst6\|num0\[0\]\" and destination register \"tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.561 ns + Shortest register register " "Info: + Shortest register to register delay is 2.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tutor2:inst1\|timestore:inst6\|num0\[0\] 1 REG LCFF_X40_Y22_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y22_N19; Fanout = 2; REG Node = 'tutor2:inst1\|timestore:inst6\|num0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tutor2:inst1|timestore:inst6|num0[0] } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.419 ns) 0.741 ns tutor2:inst1\|LCD_Display:inst1\|Mux6~9 2 COMB LCCOMB_X40_Y22_N2 1 " "Info: 2: + IC(0.322 ns) + CELL(0.419 ns) = 0.741 ns; Loc. = LCCOMB_X40_Y22_N2; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux6~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { tutor2:inst1|timestore:inst6|num0[0] tutor2:inst1|LCD_Display:inst1|Mux6~9 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.438 ns) 1.915 ns tutor2:inst1\|LCD_Display:inst1\|Mux6~10 3 COMB LCCOMB_X40_Y23_N16 6 " "Info: 3: + IC(0.736 ns) + CELL(0.438 ns) = 1.915 ns; Loc. = LCCOMB_X40_Y23_N16; Fanout = 6; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Mux6~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { tutor2:inst1|LCD_Display:inst1|Mux6~9 tutor2:inst1|LCD_Display:inst1|Mux6~10 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.275 ns) 2.477 ns tutor2:inst1\|LCD_Display:inst1\|Selector9~3 4 COMB LCCOMB_X40_Y23_N10 1 " "Info: 4: + IC(0.287 ns) + CELL(0.275 ns) = 2.477 ns; Loc. = LCCOMB_X40_Y23_N10; Fanout = 1; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|Selector9~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { tutor2:inst1|LCD_Display:inst1|Mux6~10 tutor2:inst1|LCD_Display:inst1|Selector9~3 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.561 ns tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[0\] 5 REG LCFF_X40_Y23_N11 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.561 ns; Loc. = LCFF_X40_Y23_N11; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { tutor2:inst1|LCD_Display:inst1|Selector9~3 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.216 ns ( 47.48 % ) " "Info: Total cell delay = 1.216 ns ( 47.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.345 ns ( 52.52 % ) " "Info: Total interconnect delay = 1.345 ns ( 52.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { tutor2:inst1|timestore:inst6|num0[0] tutor2:inst1|LCD_Display:inst1|Mux6~9 tutor2:inst1|LCD_Display:inst1|Mux6~10 tutor2:inst1|LCD_Display:inst1|Selector9~3 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { tutor2:inst1|timestore:inst6|num0[0] {} tutor2:inst1|LCD_Display:inst1|Mux6~9 {} tutor2:inst1|LCD_Display:inst1|Mux6~10 {} tutor2:inst1|LCD_Display:inst1|Selector9~3 {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] {} } { 0.000ns 0.322ns 0.736ns 0.287ns 0.000ns } { 0.000ns 0.419ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.922 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.922 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.906 ns + Smallest " "Info: + Smallest clock skew is 4.906 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.580 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.787 ns) 3.314 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X42_Y22_N9 2 " "Info: 2: + IC(1.528 ns) + CELL(0.787 ns) = 3.314 ns; Loc. = LCFF_X42_Y22_N9; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.000 ns) 6.041 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G4 39 " "Info: 3: + IC(2.727 ns) + CELL(0.000 ns) = 6.041 ns; Loc. = CLKCTRL_G4; Fanout = 39; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 7.580 ns tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[0\] 4 REG LCFF_X40_Y23_N11 2 " "Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 7.580 ns; Loc. = LCFF_X40_Y23_N11; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|DATA_BUS_VALUE\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.65 % ) " "Info: Total cell delay = 2.323 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.257 ns ( 69.35 % ) " "Info: Total interconnect delay = 5.257 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.674 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 162 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 162; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns tutor2:inst1\|timestore:inst6\|num0\[0\] 3 REG LCFF_X40_Y22_N19 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X40_Y22_N19; Fanout = 2; REG Node = 'tutor2:inst1\|timestore:inst6\|num0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num0[0] } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num0[0] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num0[0] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num0[0] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { tutor2:inst1|timestore:inst6|num0[0] tutor2:inst1|LCD_Display:inst1|Mux6~9 tutor2:inst1|LCD_Display:inst1|Mux6~10 tutor2:inst1|LCD_Display:inst1|Selector9~3 tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.561 ns" { tutor2:inst1|timestore:inst6|num0[0] {} tutor2:inst1|LCD_Display:inst1|Mux6~9 {} tutor2:inst1|LCD_Display:inst1|Mux6~10 {} tutor2:inst1|LCD_Display:inst1|Selector9~3 {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] {} } { 0.000ns 0.322ns 0.736ns 0.287ns 0.000ns } { 0.000ns 0.419ns 0.438ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|DATA_BUS_VALUE[0] {} } { 0.000ns 0.000ns 1.528ns 2.727ns 1.002ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num0[0] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 98 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 98 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tutor2:inst1\|timestore:inst6\|num1\[2\] KEY\[3\] CLOCK_50 6.461 ns register " "Info: tsu for register \"tutor2:inst1\|timestore:inst6\|num1\[2\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 6.461 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.164 ns + Longest pin register " "Info: + Longest pin to register delay is 9.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 35 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 35; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 168 232 400 184 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.235 ns) + CELL(0.149 ns) 7.246 ns tutor2:inst1\|timestore:inst6\|process_0~0 2 COMB LCCOMB_X42_Y22_N4 1 " "Info: 2: + IC(6.235 ns) + CELL(0.149 ns) = 7.246 ns; Loc. = LCCOMB_X42_Y22_N4; Fanout = 1; COMB Node = 'tutor2:inst1\|timestore:inst6\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.384 ns" { KEY[3] tutor2:inst1|timestore:inst6|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.275 ns) 7.766 ns tutor2:inst1\|timestore:inst6\|num2\[2\]~0 3 COMB LCCOMB_X42_Y22_N0 16 " "Info: 3: + IC(0.245 ns) + CELL(0.275 ns) = 7.766 ns; Loc. = LCCOMB_X42_Y22_N0; Fanout = 16; COMB Node = 'tutor2:inst1\|timestore:inst6\|num2\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { tutor2:inst1|timestore:inst6|process_0~0 tutor2:inst1|timestore:inst6|num2[2]~0 } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.660 ns) 9.164 ns tutor2:inst1\|timestore:inst6\|num1\[2\] 4 REG LCFF_X42_Y24_N9 2 " "Info: 4: + IC(0.738 ns) + CELL(0.660 ns) = 9.164 ns; Loc. = LCFF_X42_Y24_N9; Fanout = 2; REG Node = 'tutor2:inst1\|timestore:inst6\|num1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { tutor2:inst1|timestore:inst6|num2[2]~0 tutor2:inst1|timestore:inst6|num1[2] } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 21.24 % ) " "Info: Total cell delay = 1.946 ns ( 21.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.218 ns ( 78.76 % ) " "Info: Total interconnect delay = 7.218 ns ( 78.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.164 ns" { KEY[3] tutor2:inst1|timestore:inst6|process_0~0 tutor2:inst1|timestore:inst6|num2[2]~0 tutor2:inst1|timestore:inst6|num1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.164 ns" { KEY[3] {} KEY[3]~combout {} tutor2:inst1|timestore:inst6|process_0~0 {} tutor2:inst1|timestore:inst6|num2[2]~0 {} tutor2:inst1|timestore:inst6|num1[2] {} } { 0.000ns 0.000ns 6.235ns 0.245ns 0.738ns } { 0.000ns 0.862ns 0.149ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 162 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 162; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns tutor2:inst1\|timestore:inst6\|num1\[2\] 3 REG LCFF_X42_Y24_N9 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X42_Y24_N9; Fanout = 2; REG Node = 'tutor2:inst1\|timestore:inst6\|num1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num1[2] } "NODE_NAME" } } { "timestore.vhd" "" { Text "E:/Final318KendraYu/timestore.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num1[2] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.164 ns" { KEY[3] tutor2:inst1|timestore:inst6|process_0~0 tutor2:inst1|timestore:inst6|num2[2]~0 tutor2:inst1|timestore:inst6|num1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.164 ns" { KEY[3] {} KEY[3]~combout {} tutor2:inst1|timestore:inst6|process_0~0 {} tutor2:inst1|timestore:inst6|num2[2]~0 {} tutor2:inst1|timestore:inst6|num1[2] {} } { 0.000ns 0.000ns 6.235ns 0.245ns 0.738ns } { 0.000ns 0.862ns 0.149ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl tutor2:inst1|timestore:inst6|num1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} tutor2:inst1|timestore:inst6|num1[2] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_RS tutor2:inst1\|LCD_Display:inst1\|LCD_RS 13.857 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_RS\" through register \"tutor2:inst1\|LCD_Display:inst1\|LCD_RS\" is 13.857 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.570 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 7.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.787 ns) 3.314 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X42_Y22_N9 2 " "Info: 2: + IC(1.528 ns) + CELL(0.787 ns) = 3.314 ns; Loc. = LCFF_X42_Y22_N9; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.727 ns) + CELL(0.000 ns) 6.041 ns tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G4 39 " "Info: 3: + IC(2.727 ns) + CELL(0.000 ns) = 6.041 ns; Loc. = CLKCTRL_G4; Fanout = 39; COMB Node = 'tutor2:inst1\|LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 7.570 ns tutor2:inst1\|LCD_Display:inst1\|LCD_RS 4 REG LCFF_X35_Y23_N25 2 " "Info: 4: + IC(0.992 ns) + CELL(0.537 ns) = 7.570 ns; Loc. = LCFF_X35_Y23_N25; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|LCD_RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|LCD_RS } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.69 % ) " "Info: Total cell delay = 2.323 ns ( 30.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.247 ns ( 69.31 % ) " "Info: Total interconnect delay = 5.247 ns ( 69.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|LCD_RS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|LCD_RS {} } { 0.000ns 0.000ns 1.528ns 2.727ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.037 ns + Longest register pin " "Info: + Longest register to pin delay is 6.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tutor2:inst1\|LCD_Display:inst1\|LCD_RS 1 REG LCFF_X35_Y23_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y23_N25; Fanout = 2; REG Node = 'tutor2:inst1\|LCD_Display:inst1\|LCD_RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tutor2:inst1|LCD_Display:inst1|LCD_RS } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "E:/Final318KendraYu/LCD_Display.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.395 ns) + CELL(2.642 ns) 6.037 ns LCD_RS 2 PIN PIN_K1 0 " "Info: 2: + IC(3.395 ns) + CELL(2.642 ns) = 6.037 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'LCD_RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RS LCD_RS } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 464 552 728 480 "LCD_RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 43.76 % ) " "Info: Total cell delay = 2.642 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.395 ns ( 56.24 % ) " "Info: Total interconnect delay = 3.395 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RS LCD_RS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.037 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RS {} LCD_RS {} } { 0.000ns 3.395ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { CLOCK_50 tutor2:inst1|LCD_Display:inst1|CLK_400HZ tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl tutor2:inst1|LCD_Display:inst1|LCD_RS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ {} tutor2:inst1|LCD_Display:inst1|CLK_400HZ~clkctrl {} tutor2:inst1|LCD_Display:inst1|LCD_RS {} } { 0.000ns 0.000ns 1.528ns 2.727ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RS LCD_RS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.037 ns" { tutor2:inst1|LCD_Display:inst1|LCD_RS {} LCD_RS {} } { 0.000ns 3.395ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tutor2:inst1\|delayen:inst17\|state.s2 SW\[3\] CLOCK_50 2.507 ns register " "Info: th for register \"tutor2:inst1\|delayen:inst17\|state.s2\" (data pin = \"SW\[3\]\", clock pin = \"CLOCK_50\") is 2.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.338 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 13; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 152 232 400 168 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.492 ns) + CELL(0.787 ns) 3.278 ns tutor2:inst1\|clk_div:inst7\|clock_1Hz 2 REG LCFF_X36_Y20_N3 1 " "Info: 2: + IC(1.492 ns) + CELL(0.787 ns) = 3.278 ns; Loc. = LCFF_X36_Y20_N3; Fanout = 1; REG Node = 'tutor2:inst1\|clk_div:inst7\|clock_1Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { CLOCK_50 tutor2:inst1|clk_div:inst7|clock_1Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 4.794 ns tutor2:inst1\|clk_div:inst7\|clock_1Hz~clkctrl 3 COMB CLKCTRL_G10 24 " "Info: 3: + IC(1.516 ns) + CELL(0.000 ns) = 4.794 ns; Loc. = CLKCTRL_G10; Fanout = 24; COMB Node = 'tutor2:inst1\|clk_div:inst7\|clock_1Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { tutor2:inst1|clk_div:inst7|clock_1Hz tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "E:/Final318KendraYu/CLK_DIV.VHD" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 6.338 ns tutor2:inst1\|delayen:inst17\|state.s2 4 REG LCFF_X38_Y22_N19 2 " "Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 6.338 ns; Loc. = LCFF_X38_Y22_N19; Fanout = 2; REG Node = 'tutor2:inst1\|delayen:inst17\|state.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl tutor2:inst1|delayen:inst17|state.s2 } "NODE_NAME" } } { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.65 % ) " "Info: Total cell delay = 2.323 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.015 ns ( 63.35 % ) " "Info: Total interconnect delay = 4.015 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { CLOCK_50 tutor2:inst1|clk_div:inst7|clock_1Hz tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl tutor2:inst1|delayen:inst17|state.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|clk_div:inst7|clock_1Hz {} tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl {} tutor2:inst1|delayen:inst17|state.s2 {} } { 0.000ns 0.000ns 1.492ns 1.516ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.097 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 25 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 25; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "FinalProject.bdf" "" { Schematic "E:/Final318KendraYu/FinalProject.bdf" { { 480 96 264 496 "SW\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.438 ns) + CELL(0.660 ns) 4.097 ns tutor2:inst1\|delayen:inst17\|state.s2 2 REG LCFF_X38_Y22_N19 2 " "Info: 2: + IC(2.438 ns) + CELL(0.660 ns) = 4.097 ns; Loc. = LCFF_X38_Y22_N19; Fanout = 2; REG Node = 'tutor2:inst1\|delayen:inst17\|state.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { SW[3] tutor2:inst1|delayen:inst17|state.s2 } "NODE_NAME" } } { "delayen.vhd" "" { Text "E:/Final318KendraYu/delayen.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 40.49 % ) " "Info: Total cell delay = 1.659 ns ( 40.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.438 ns ( 59.51 % ) " "Info: Total interconnect delay = 2.438 ns ( 59.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { SW[3] tutor2:inst1|delayen:inst17|state.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { SW[3] {} SW[3]~combout {} tutor2:inst1|delayen:inst17|state.s2 {} } { 0.000ns 0.000ns 2.438ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.338 ns" { CLOCK_50 tutor2:inst1|clk_div:inst7|clock_1Hz tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl tutor2:inst1|delayen:inst17|state.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.338 ns" { CLOCK_50 {} CLOCK_50~combout {} tutor2:inst1|clk_div:inst7|clock_1Hz {} tutor2:inst1|clk_div:inst7|clock_1Hz~clkctrl {} tutor2:inst1|delayen:inst17|state.s2 {} } { 0.000ns 0.000ns 1.492ns 1.516ns 1.007ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { SW[3] tutor2:inst1|delayen:inst17|state.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { SW[3] {} SW[3]~combout {} tutor2:inst1|delayen:inst17|state.s2 {} } { 0.000ns 0.000ns 2.438ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:46:21 2017 " "Info: Processing ended: Mon May 29 15:46:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
