# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 10:02:40  November 16, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		register_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY mod_block
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:02:40  NOVEMBER 16, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name BDF_FILE d_latch.bdf
set_global_assignment -name BDF_FILE ms_ff.bdf
set_global_assignment -name BDF_FILE register.bdf
set_global_assignment -name TEXT_FILE Text1.txt
set_location_assignment PIN_N25 -to D
set_location_assignment PIN_G26 -to Clk
set_location_assignment PIN_AE22 -to Q
set_global_assignment -name BDF_FILE mod_block.bdf
set_global_assignment -name VHDL_FILE decoder.vhd
set_location_assignment PIN_V2 -to A
set_location_assignment PIN_AE13 -to Q16
set_location_assignment PIN_W19 -to Q17
set_location_assignment PIN_V18 -to Q18
set_location_assignment PIN_U18 -to Q19
set_location_assignment PIN_AC21 -to Q8
set_location_assignment PIN_AD21 -to Q7
set_location_assignment PIN_AD23 -to Q6
set_location_assignment PIN_AD22 -to Q5
set_location_assignment PIN_AC22 -to Q4
set_location_assignment PIN_AB21 -to Q3
set_location_assignment PIN_AF23 -to Q2
set_location_assignment PIN_AE23 -to Q1
set_location_assignment PIN_AE22 -to Q0
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_AA14 -to Q9
set_location_assignment PIN_Y13 -to Q10
set_location_assignment PIN_AA13 -to Q11
set_location_assignment PIN_AC14 -to Q12
set_location_assignment PIN_AD15 -to Q13
set_location_assignment PIN_AE15 -to Q14
set_location_assignment PIN_AF13 -to Q15
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top