// Seed: 793930457
module module_0 (
    output wire id_0,
    output tri id_1,
    input supply0 id_2,
    input wand id_3,
    output tri0 id_4
);
  wire id_6;
  always release id_1;
  supply1 id_7 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output tri id_2,
    input uwire id_3,
    output wand id_4,
    output uwire id_5,
    input tri1 id_6,
    output wand id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    output wor id_11,
    input wire id_12,
    output tri0 id_13,
    output tri id_14,
    input wand id_15,
    output wand id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri0 id_19,
    output supply1 id_20,
    output tri id_21
);
  wire id_23;
  wire id_24;
  module_0(
      id_2, id_4, id_17, id_6, id_16
  );
  assign id_14 = 1;
  assign id_4  = 1;
endmodule
