---
layout: default
title: openLane-lite
---

----

# OpenLane-Lite  
Minimal educational version of the OpenLane RTL-to-GDSII flow.

OpenLane-Lite is a simplified, lightweight environment designed for **education, training, and conceptual understanding** of the ASIC physical design flow.  
It preserves the *core essence* of OpenLane while removing heavy components such as full PDKs and industrial-scale flow automation.

---

##  Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/SemiDevKit/openlane/openlane-lite/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/SemiDevKit/tree/main/openlane/openlane-lite) |

---

## ğŸ¯ Purpose

This repository is intended for:

- Students and engineers learning digital physical design  
- Lightweight experimentation without a full PDK installation  
- Demonstrating the RTL â†’ Synthesis â†’ APR â†’ GDSII pipeline  
- Running inside **WSL2** or **Docker** with minimal setup  

This project **does not** replace the official OpenLane toolchain;  
instead, it provides a *small, easy-to-run sandbox* suitable for learning and prototyping.

---

## ğŸ“Œ âœ” NEW (Dec 2025) â€” Verified GDSII Output Generation

This repository has been **successfully validated** by producing a full GDSII layout using the sample design **spm**.

### âœ” Verification Conditions
- **Environment**: WSL2 (Ubuntu-20.04)  
- **Runner**: Docker-based OpenLane container â€” commit `a35b64a`  
- **PDK**: sky130A enabled via `volare enable 0fe599b2afb6...`  
- **Flow**: Full RTL â†’ Synthesis â†’ Floorplan â†’ APR â†’ Signoff â†’ GDS  

### âœ” Result
The following GDS was generated without errors:

spm.gds

The GDS has been visually verified in **KLayout**, confirming:
- Standard-cell placement  
- Global & detailed routing  
- PDN rails  
- IO placement  
- Final DRC/LVS/ANT checks all clean  

This confirms that **OpenLane-Lite is a fully functional minimal learning flow** that can execute a *complete* ASIC physical design pipeline.

---

## ğŸ“¦ Repository Contents

```
OpenLane-Lite/
â”œâ”€â”€ config/                 # Minimal example config for the flow
â”‚   â”œâ”€â”€ config.tcl
â”‚
â”œâ”€â”€ designs/
â”‚   â””â”€â”€ example_inv/        # Simple inverter sample design
â”‚       â”œâ”€â”€ src/
â”‚       â”œâ”€â”€ sim/
â”‚       â””â”€â”€ inv.v
â”‚
â”œâ”€â”€ docker/
â”‚   â”œâ”€â”€ Dockerfile
â”‚   â”œâ”€â”€ run_in_docker.sh    # Start flow inside container
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ wsl2_setup.md
â”‚   â””â”€â”€ usage.md
â”‚
â”œâ”€â”€ scripts/
â”‚   â””â”€â”€ run_flow.sh         # Main script for launching the mini-flow
â”‚
â”œâ”€â”€ spm.gds                 # Verified GDS output (Dec 2025)
â””â”€â”€ README.md
```

---

## âœ¨ Features

- âœ” Minimal, easy-to-understand OpenLane-like flow  
- âœ” Standalone example design (**inverter**)  
- âœ” Docker-based execution for consistency  
- âœ” WSL2 support (Ubuntu recommended)  
- âœ” Very small footprint for teaching and experimentation  
- âœ” **Verified to generate GDSII** using `spm` (Dec 2025)  

---

## ğŸ‰ Why OpenLane-Lite Is Valuable for Learning

OpenLane-Lite provides a complete miniaturized ASIC design experience without requiring a full industrial setup.

Despite being lightweight, the flow allows users to:
- âœ” Inspect real chip layouts (GDSII) using KLayout
- âœ” Verify digital logic behavior through Verilog testbenches
- âœ” View waveforms interactively with GTKWave
- âœ” Follow the full RTL â†’ Synthesis â†’ APR â†’ GDSII cycle in a minimal environment
- âœ” Run entirely on WSL2 or Docker with almost no setup effort
  
This makes OpenLane-Lite an ideal platform for:
- Education & training
- University coursework
- Hackathons & workshops
- Self-study and experimentation
- Research prototypes
- In short, you can learn the entire ASIC design flow â€” from logic simulation to physical layout â€” in a compact, easy-to-run sandbox.

---

## âŒ This repository intentionally excludes:

These components are *not provided*, by design, to maintain lightweight operation:

- âŒ **PDKs**  
- âŒ **Toolchain binaries from OpenLane**  
- âŒ **Full APR flow automation**  
- âŒ **Run artifacts (logs, reports, DEF, etc.) except spm.gds**  
- âŒ **Machine-specific settings**  

Users must install their own **PDK** if they wish to run full backend flows.

---

## ğŸš€ Getting Started

### 1. Clone the repository
git clone https://github.com/Samizo-AITL/SemiDevKit.git
cd SemiDevKit/openlane/openlane-lite

---

## ğŸ³ Option A â€” Run using Docker (Recommended)

cd docker
./run_in_docker.sh

This launches a clean minimal environment sufficient for educational usage.

---

## ğŸªŸ Option B â€” Run inside WSL2

See:

docs/wsl2_setup.md

---

## â–¶ Running the Flow

Inside Docker or WSL2:

./scripts/run_flow.sh

This performs:

1. RTL import  
2. Minimal synthesis  
3. Floorplan  
4. APR (simplified)  
5. Final layout steps  

---

## ğŸ§ª Example Design: Inverter

designs/example_inv/

Useful for:
- hierarchy understanding  
- verifying RTL â†’ netlist  
- small-scale APR experiments  

---

## ğŸ“˜ Documentation

Located in the `/docs` directory:

- wsl2_setup.md â€” Setup instructions for WSL2  
- usage.md â€” How to run the flow  

More educational materials may be added.

---

## OpenLane-Lite GDS Layout (KLayout View)

The following images show the physical layout generated by the
OpenLane-Lite implementation in SemiDevKit.

---

### â— Full Standard-Cell Layout

<img src="https://samizo-aitl.github.io/SemiDevKit/assets/openlane-lite/layout_full.png" width="80%">

This view shows the full placed-and-routed standard cell array.

---

### â— Diffusion + Poly Layer View

<img src="https://samizo-aitl.github.io/SemiDevKit/assets/openlane-lite/layout_diff_poly.png" width="80%">

This layer view highlights transistor active regions (diffusion) and gate
structures (poly), allowing users to understand MOSFET-level placement
inside the standard cells.

---

### â–¶ GTKWave View (RTL Simulation Output)

The following screenshot shows the `inv_tb.vcd` waveform displayed in **GTKWave**,  
generated from the example inverter testbench.

<img src="https://samizo-aitl.github.io/SemiDevKit/assets/openlane-lite/gtkwave.png" width="80%">

---

## ğŸ¤ Acknowledgements

This project draws inspiration from the official **OpenLane** toolchain:  
https://github.com/The-OpenROAD-Project/OpenLane/

OpenLane-Lite is an independent educational project,  
not affiliated with the original authors.

---

## ğŸ‘¤ Author

| Item | Details |
|----|--------|
| ğŸ‘¨â€ğŸ”¬ Name | **Shinichi Samizo** |
| ğŸ’» GitHub | [Samizo-AITL](https://github.com/Samizo-AITL) |

---

## ğŸ“„ License

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/SemiDevKit/#---license)

| Component | License | Notes |
|---------|---------|------|
| ğŸ’» Source Code | [**MIT License**](https://opensource.org/licenses/MIT) | Free use / modification |
| ğŸ“„ Text Materials | [**CC BY 4.0**](https://creativecommons.org/licenses/by/4.0/) / [**CC BY-SA 4.0**](https://creativecommons.org/licenses/by-sa/4.0/) | Attribution required |
| ğŸ¨ Figures & Diagrams | [**CC BY-NC 4.0**](https://creativecommons.org/licenses/by-nc/4.0/) | Non-commercial only |
| ğŸ”— External References | Original license | Proper citation required |
