Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sun Oct  8 15:14:25 2023


Cell Usage:
GTP_DFF_C                    43 uses
GTP_DFF_CE                   36 uses
GTP_DFF_P                    19 uses
GTP_DRM18K                   24 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      9 uses
GTP_LUT2                     75 uses
GTP_LUT3                     40 uses
GTP_LUT4                     29 uses
GTP_LUT5                     67 uses
GTP_LUT5CARRY               176 uses
GTP_LUT5M                    34 uses
GTP_MUX2LUT6                 12 uses
GTP_MUX2LUT7                  3 uses

I/O ports: 32
GTP_INBUF                   2 uses
GTP_IOBUF                   3 uses
GTP_OUTBUF                  6 uses
GTP_OUTBUFT                21 uses

Mapping Summary:
Total LUTs: 430 of 22560 (1.91%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 430
Total Registers: 98 of 33840 (0.29%)
Total Latches: 0

DRM18K:
Total DRM18K = 24.0 of 60 (40.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 32 of 226 (14.16%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 59
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                62
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                36
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file lcd_rgb_char_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                   | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| lcd_rgb_char                       | 430     | 98     | 0                   | 0       | 24      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 32     | 0           | 0           | 0            | 0        | 176           | 12           | 3            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_clk_div                        | 19      | 3      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_display                    | 191     | 38     | 0                   | 0       | 24      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 12           | 3            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + blk_mem_gen_0                  | 0       | 0      | 0                   | 0       | 24      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_rom_blk_mem_gen_0     | 0       | 0      | 0                   | 0       | 24      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_spram_blk_mem_gen_0 | 0       | 0      | 0                   | 0       | 24      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_driver                     | 210     | 46     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 157           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rd_id                          | 10      | 11     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared        146           1  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz     94.5448 MHz        20.0000        10.5770          9.423
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      9.423       0.000              0            795
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.001       0.000              0            795
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            146
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_driver/pixel_ypos[4]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_display/pixel_data[0]/D (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.887
  Launch Clock Delay      :  3.887
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297       2.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=133)      1.129       3.887         lcd_pclk         
                                                                           r       u_lcd_driver/pixel_ypos[4]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.216 r       u_lcd_driver/pixel_ypos[4]/Q (GTP_DFF_C)
                                   net (fanout=61)       1.083       5.299         pixel_ypos[4]    
                                                                                   u_lcd_display/N5_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.247       5.546 f       u_lcd_display/N5_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.546         u_lcd_display/N5_1.co [2]
                                                                                   u_lcd_display/N5_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.576 r       u_lcd_display/N5_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.576         u_lcd_display/N5_1.co [3]
                                                                                   u_lcd_display/N5_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.606 r       u_lcd_display/N5_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.606         u_lcd_display/N5_1.co [4]
                                                                                   u_lcd_display/N5_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.636 r       u_lcd_display/N5_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.636         u_lcd_display/N5_1.co [5]
                                                                                   u_lcd_display/N5_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.666 r       u_lcd_display/N5_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.666         u_lcd_display/N5_1.co [6]
                                                                                   u_lcd_display/N5_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.902 r       u_lcd_display/N5_1.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.366         u_lcd_display/y_cnt [10]
                                                                                   u_lcd_display/N179_7/I1 (GTP_LUT2)
                                   td                    0.214       6.580 r       u_lcd_display/N179_7/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       7.044         u_lcd_display/_N1371
                                                                                   u_lcd_display/N179_10/I4 (GTP_LUT5)
                                   td                    0.185       7.229 r       u_lcd_display/N179_10/Z (GTP_LUT5)
                                   net (fanout=43)       0.993       8.222         u_lcd_display/_N1179
                                                                                   u_lcd_display/N192_2/I0 (GTP_LUT2)
                                   td                    0.185       8.407 r       u_lcd_display/N192_2/Z (GTP_LUT2)
                                   net (fanout=11)       0.771       9.178         u_lcd_display/N192
                                                                                   u_lcd_display/N102_1[55]_3/I2 (GTP_LUT5)
                                   td                    0.185       9.363 r       u_lcd_display/N102_1[55]_3/Z (GTP_LUT5)
                                   net (fanout=12)       0.782      10.145         u_lcd_display/N102 [22]
                                                                                   u_lcd_display/N102_1[54]_1/I2 (GTP_LUT5)
                                   td                    0.185      10.330 r       u_lcd_display/N102_1[54]_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.883         u_lcd_display/_N1146
                                                                                   u_lcd_display/N105_1414/I2 (GTP_LUT5)
                                   td                    0.185      11.068 r       u_lcd_display/N105_1414/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.532         u_lcd_display/_N1323_2
                                                                                   u_lcd_display/N105_1224/ID (GTP_LUT5M)
                                   td                    0.265      11.797 f       u_lcd_display/N105_1224/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.797         u_lcd_display/_N362
                                                                                   u_lcd_display/N105_71/I1 (GTP_MUX2LUT6)
                                   td                    0.000      11.797 f       u_lcd_display/N105_71/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      11.797         u_lcd_display/_N366
                                                                                   u_lcd_display/N105_72/I0 (GTP_MUX2LUT7)
                                   td                    0.162      11.959 f       u_lcd_display/N105_72/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      12.423         u_lcd_display/_N367
                                                                                   u_lcd_display/N105_74/ID (GTP_LUT5M)
                                   td                    0.265      12.688 f       u_lcd_display/N105_74/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.152         u_lcd_display/_N369
                                                                                   u_lcd_display/N480_8/I0 (GTP_LUT5M)
                                   td                    0.258      13.410 f       u_lcd_display/N480_8/Z (GTP_LUT5M)
                                   net (fanout=21)       0.853      14.263         u_lcd_display/N480
                                                                                   u_lcd_display/N473[0]/I1 (GTP_LUT3)
                                   td                    0.185      14.448 r       u_lcd_display/N473[0]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      14.448         u_lcd_display/N473 [0]
                                                                           r       u_lcd_display/pixel_data[0]/D (GTP_DFF_P)

 Data arrival time                                                  14.448         Logic Levels: 14 
                                                                                   Logic: 3.206ns(30.357%), Route: 7.355ns(69.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297      22.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      22.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=133)      1.129      23.887         lcd_pclk         
                                                                           r       u_lcd_display/pixel_data[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      23.887                          
 clock uncertainty                                      -0.050      23.837                          

 Setup time                                              0.034      23.871                          

 Data required time                                                 23.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.871                          
 Data arrival time                                                  14.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/pixel_ypos[4]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_display/pixel_data[1]/D (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.887
  Launch Clock Delay      :  3.887
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297       2.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=133)      1.129       3.887         lcd_pclk         
                                                                           r       u_lcd_driver/pixel_ypos[4]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.216 r       u_lcd_driver/pixel_ypos[4]/Q (GTP_DFF_C)
                                   net (fanout=61)       1.083       5.299         pixel_ypos[4]    
                                                                                   u_lcd_display/N5_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.247       5.546 f       u_lcd_display/N5_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.546         u_lcd_display/N5_1.co [2]
                                                                                   u_lcd_display/N5_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.576 r       u_lcd_display/N5_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.576         u_lcd_display/N5_1.co [3]
                                                                                   u_lcd_display/N5_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.606 r       u_lcd_display/N5_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.606         u_lcd_display/N5_1.co [4]
                                                                                   u_lcd_display/N5_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.636 r       u_lcd_display/N5_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.636         u_lcd_display/N5_1.co [5]
                                                                                   u_lcd_display/N5_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.666 r       u_lcd_display/N5_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.666         u_lcd_display/N5_1.co [6]
                                                                                   u_lcd_display/N5_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.902 r       u_lcd_display/N5_1.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.366         u_lcd_display/y_cnt [10]
                                                                                   u_lcd_display/N179_7/I1 (GTP_LUT2)
                                   td                    0.214       6.580 r       u_lcd_display/N179_7/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       7.044         u_lcd_display/_N1371
                                                                                   u_lcd_display/N179_10/I4 (GTP_LUT5)
                                   td                    0.185       7.229 r       u_lcd_display/N179_10/Z (GTP_LUT5)
                                   net (fanout=43)       0.993       8.222         u_lcd_display/_N1179
                                                                                   u_lcd_display/N192_2/I0 (GTP_LUT2)
                                   td                    0.185       8.407 r       u_lcd_display/N192_2/Z (GTP_LUT2)
                                   net (fanout=11)       0.771       9.178         u_lcd_display/N192
                                                                                   u_lcd_display/N102_1[55]_3/I2 (GTP_LUT5)
                                   td                    0.185       9.363 r       u_lcd_display/N102_1[55]_3/Z (GTP_LUT5)
                                   net (fanout=12)       0.782      10.145         u_lcd_display/N102 [22]
                                                                                   u_lcd_display/N102_1[54]_1/I2 (GTP_LUT5)
                                   td                    0.185      10.330 r       u_lcd_display/N102_1[54]_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.883         u_lcd_display/_N1146
                                                                                   u_lcd_display/N105_1414/I2 (GTP_LUT5)
                                   td                    0.185      11.068 r       u_lcd_display/N105_1414/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.532         u_lcd_display/_N1323_2
                                                                                   u_lcd_display/N105_1224/ID (GTP_LUT5M)
                                   td                    0.265      11.797 f       u_lcd_display/N105_1224/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.797         u_lcd_display/_N362
                                                                                   u_lcd_display/N105_71/I1 (GTP_MUX2LUT6)
                                   td                    0.000      11.797 f       u_lcd_display/N105_71/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      11.797         u_lcd_display/_N366
                                                                                   u_lcd_display/N105_72/I0 (GTP_MUX2LUT7)
                                   td                    0.162      11.959 f       u_lcd_display/N105_72/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      12.423         u_lcd_display/_N367
                                                                                   u_lcd_display/N105_74/ID (GTP_LUT5M)
                                   td                    0.265      12.688 f       u_lcd_display/N105_74/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.152         u_lcd_display/_N369
                                                                                   u_lcd_display/N480_8/I0 (GTP_LUT5M)
                                   td                    0.258      13.410 f       u_lcd_display/N480_8/Z (GTP_LUT5M)
                                   net (fanout=21)       0.853      14.263         u_lcd_display/N480
                                                                                   u_lcd_display/N473[1]/I1 (GTP_LUT3)
                                   td                    0.185      14.448 r       u_lcd_display/N473[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      14.448         u_lcd_display/N473 [1]
                                                                           r       u_lcd_display/pixel_data[1]/D (GTP_DFF_P)

 Data arrival time                                                  14.448         Logic Levels: 14 
                                                                                   Logic: 3.206ns(30.357%), Route: 7.355ns(69.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297      22.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      22.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=133)      1.129      23.887         lcd_pclk         
                                                                           r       u_lcd_display/pixel_data[1]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      23.887                          
 clock uncertainty                                      -0.050      23.837                          

 Setup time                                              0.034      23.871                          

 Data required time                                                 23.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.871                          
 Data arrival time                                                  14.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/pixel_ypos[4]/CLK (GTP_DFF_C)
Endpoint    : u_lcd_display/pixel_data[2]/D (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.887
  Launch Clock Delay      :  3.887
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297       2.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=133)      1.129       3.887         lcd_pclk         
                                                                           r       u_lcd_driver/pixel_ypos[4]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.216 r       u_lcd_driver/pixel_ypos[4]/Q (GTP_DFF_C)
                                   net (fanout=61)       1.083       5.299         pixel_ypos[4]    
                                                                                   u_lcd_display/N5_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.247       5.546 f       u_lcd_display/N5_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.546         u_lcd_display/N5_1.co [2]
                                                                                   u_lcd_display/N5_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.576 r       u_lcd_display/N5_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.576         u_lcd_display/N5_1.co [3]
                                                                                   u_lcd_display/N5_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.606 r       u_lcd_display/N5_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.606         u_lcd_display/N5_1.co [4]
                                                                                   u_lcd_display/N5_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.636 r       u_lcd_display/N5_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.636         u_lcd_display/N5_1.co [5]
                                                                                   u_lcd_display/N5_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.666 r       u_lcd_display/N5_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.666         u_lcd_display/N5_1.co [6]
                                                                                   u_lcd_display/N5_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.902 r       u_lcd_display/N5_1.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.366         u_lcd_display/y_cnt [10]
                                                                                   u_lcd_display/N179_7/I1 (GTP_LUT2)
                                   td                    0.214       6.580 r       u_lcd_display/N179_7/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       7.044         u_lcd_display/_N1371
                                                                                   u_lcd_display/N179_10/I4 (GTP_LUT5)
                                   td                    0.185       7.229 r       u_lcd_display/N179_10/Z (GTP_LUT5)
                                   net (fanout=43)       0.993       8.222         u_lcd_display/_N1179
                                                                                   u_lcd_display/N192_2/I0 (GTP_LUT2)
                                   td                    0.185       8.407 r       u_lcd_display/N192_2/Z (GTP_LUT2)
                                   net (fanout=11)       0.771       9.178         u_lcd_display/N192
                                                                                   u_lcd_display/N102_1[55]_3/I2 (GTP_LUT5)
                                   td                    0.185       9.363 r       u_lcd_display/N102_1[55]_3/Z (GTP_LUT5)
                                   net (fanout=12)       0.782      10.145         u_lcd_display/N102 [22]
                                                                                   u_lcd_display/N102_1[54]_1/I2 (GTP_LUT5)
                                   td                    0.185      10.330 r       u_lcd_display/N102_1[54]_1/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.883         u_lcd_display/_N1146
                                                                                   u_lcd_display/N105_1414/I2 (GTP_LUT5)
                                   td                    0.185      11.068 r       u_lcd_display/N105_1414/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.532         u_lcd_display/_N1323_2
                                                                                   u_lcd_display/N105_1224/ID (GTP_LUT5M)
                                   td                    0.265      11.797 f       u_lcd_display/N105_1224/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.797         u_lcd_display/_N362
                                                                                   u_lcd_display/N105_71/I1 (GTP_MUX2LUT6)
                                   td                    0.000      11.797 f       u_lcd_display/N105_71/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      11.797         u_lcd_display/_N366
                                                                                   u_lcd_display/N105_72/I0 (GTP_MUX2LUT7)
                                   td                    0.162      11.959 f       u_lcd_display/N105_72/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      12.423         u_lcd_display/_N367
                                                                                   u_lcd_display/N105_74/ID (GTP_LUT5M)
                                   td                    0.265      12.688 f       u_lcd_display/N105_74/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.152         u_lcd_display/_N369
                                                                                   u_lcd_display/N480_8/I0 (GTP_LUT5M)
                                   td                    0.258      13.410 f       u_lcd_display/N480_8/Z (GTP_LUT5M)
                                   net (fanout=21)       0.853      14.263         u_lcd_display/N480
                                                                                   u_lcd_display/N473[2]/I1 (GTP_LUT3)
                                   td                    0.185      14.448 r       u_lcd_display/N473[2]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      14.448         u_lcd_display/N473 [2]
                                                                           r       u_lcd_display/pixel_data[2]/D (GTP_DFF_P)

 Data arrival time                                                  14.448         Logic Levels: 14 
                                                                                   Logic: 3.206ns(30.357%), Route: 7.355ns(69.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297      22.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      22.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=133)      1.129      23.887         lcd_pclk         
                                                                           r       u_lcd_display/pixel_data[2]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      23.887                          
 clock uncertainty                                      -0.050      23.837                          

 Setup time                                              0.034      23.871                          

 Data required time                                                 23.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.871                          
 Data arrival time                                                  14.448                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk_div/clk_25m/CLK (GTP_DFF_C)
Endpoint    : u_clk_div/clk_25m/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/clk_25m/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_clk_div/clk_25m/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_clk_div/clk_25m
                                                                                   u_clk_div/N1/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       u_clk_div/N1/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         u_clk_div/N1     
                                                                           f       u_clk_div/clk_25m/D (GTP_DFF_C)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/clk_25m/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk_div/div_4_cnt/CLK (GTP_DFF_C)
Endpoint    : u_clk_div/div_4_cnt/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/div_4_cnt/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_clk_div/div_4_cnt/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_clk_div/div_4_cnt
                                                                                   u_clk_div/div_4_cnt_inv/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       u_clk_div/div_4_cnt_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         u_clk_div/N3     
                                                                           f       u_clk_div/div_4_cnt/D (GTP_DFF_C)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/div_4_cnt/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_clk_div/clk_12_5m/CLK (GTP_DFF_C)
Endpoint    : u_clk_div/clk_12_5m/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/clk_12_5m/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_clk_div/clk_12_5m/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_clk_div/clk_12_5m
                                                                                   u_clk_div/clk_12_5m_ce_mux/I0 (GTP_LUT2)
                                   td                    0.215       5.506 f       u_clk_div/clk_12_5m_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.506         u_clk_div/_N1348 
                                                                           f       u_clk_div/clk_12_5m/D (GTP_DFF_C)

 Data arrival time                                                   5.506         Logic Levels: 1  
                                                                                   Logic: 0.538ns(49.313%), Route: 0.553ns(50.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_clk_div/clk_12_5m/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       3.204       4.415         nt_sys_clk       
                                                                           r       u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         lcd_id[1]        
                                                                                   u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_clk_div/_N1424 
                                                                                   u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=32)       0.938       7.335         u_lcd_driver/h_back [2]
                                                                                   u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.209       7.544 r       u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.289         u_lcd_driver/v_sync [0]
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I3 (GTP_LUT5)
                                   td                    0.172       8.461 f       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=133)      1.756      10.217         lcd_pclk         
                                                                                   lcd_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.020 f       lcd_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.020         lcd_clk          
 lcd_clk                                                                   f       lcd_clk (port)   

 Data arrival time                                                  13.020         Logic Levels: 5  
                                                                                   Logic: 4.061ns(47.193%), Route: 4.544ns(52.807%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297       2.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=133)      1.129       3.887         lcd_pclk         
                                                                           r       u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       4.216 r       u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=26)       0.908       5.124         nt_lcd_de        
                                                                                   u_lcd_driver/lcd_de_inv/I0 (GTP_LUT1)
                                   td                    0.185       5.309 r       u_lcd_driver/lcd_de_inv/Z (GTP_LUT1)
                                   net (fanout=24)       1.497       6.806         nt_lcd_de_inv    
                                                                                   lcd_rgb_tri[0]/T (GTP_OUTBUFT)
                                   tse                   2.810       9.616 f       lcd_rgb_tri[0]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.616         nt_lcd_rgb[0]    
 lcd_rgb[0]                                                                f       lcd_rgb[0] (port)

 Data arrival time                                                   9.616         Logic Levels: 2  
                                                                                   Logic: 3.324ns(58.021%), Route: 2.405ns(41.979%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=15)       1.297       2.508         nt_sys_clk       
                                                                                   u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       2.758 r       u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=133)      1.129       3.887         lcd_pclk         
                                                                           r       u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       4.216 r       u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=26)       0.908       5.124         nt_lcd_de        
                                                                                   u_lcd_driver/lcd_de_inv/I0 (GTP_LUT1)
                                   td                    0.185       5.309 r       u_lcd_driver/lcd_de_inv/Z (GTP_LUT1)
                                   net (fanout=24)       1.497       6.806         nt_lcd_de_inv    
                                                                                   lcd_rgb_tri[1]/T (GTP_OUTBUFT)
                                   tse                   2.810       9.616 f       lcd_rgb_tri[1]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.616         nt_lcd_rgb[1]    
 lcd_rgb[1]                                                                f       lcd_rgb[1] (port)

 Data arrival time                                                   9.616         Logic Levels: 2  
                                                                                   Logic: 3.324ns(58.021%), Route: 2.405ns(41.979%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_clk_div/clk_12_5m/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_clk_div/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_clk_div/N0/Z (GTP_INV)
                                   net (fanout=98)       1.503       2.714         u_clk_div/N0     
                                                                           f       u_clk_div/clk_12_5m/C (GTP_DFF_C)

 Data arrival time                                                   2.714         Logic Levels: 2  
                                                                                   Logic: 1.211ns(44.620%), Route: 1.503ns(55.380%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_clk_div/clk_25m/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_clk_div/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_clk_div/N0/Z (GTP_INV)
                                   net (fanout=98)       1.503       2.714         u_clk_div/N0     
                                                                           f       u_clk_div/clk_25m/C (GTP_DFF_C)

 Data arrival time                                                   2.714         Logic Levels: 2  
                                                                                   Logic: 1.211ns(44.620%), Route: 1.503ns(55.380%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_clk_div/div_4_cnt/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_clk_div/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_clk_div/N0/Z (GTP_INV)
                                   net (fanout=98)       1.503       2.714         u_clk_div/N0     
                                                                           f       u_clk_div/div_4_cnt/C (GTP_DFF_C)

 Data arrival time                                                   2.714         Logic Levels: 2  
                                                                                   Logic: 1.211ns(44.620%), Route: 1.503ns(55.380%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width                           u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           High Pulse Width                          u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 9.102       10.000          0.898           Low Pulse Width                           u_lcd_display/blk_mem_gen_0/U_ipml_rom_blk_mem_gen_0/U_ipml_spram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                          
+------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/compile/lcd_rgb_char_comp.adf               
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/source/lcd_rgb_char_pin.fdc                 
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/synthesize/lcd_rgb_char_syn.adf             
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/synthesize/lcd_rgb_char_syn.vm              
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/synthesize/lcd_rgb_char_controlsets.txt     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/synthesize/snr.db                           
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/synthesize/lcd_rgb_char.snr                 
+------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 270 MB
Total CPU time to synthesize completion : 0h:0m:3s
Process Total CPU time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:5s
