
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 386.250 ; gain = 80.242
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/xup/fpga_flow/2016_2_zynq_labs/arm_pb/arm_pb.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [c:/xup/fpga_flow/2016_2_zynq_labs/arm_pb/arm_pb.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:22 ; elapsed = 00:01:25 . Memory (MB): peak = 591.734 ; gain = 285.727
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 591.734 ; gain = 285.727
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.404 . Memory (MB): peak = 650.598 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 650.598 ; gain = 344.590
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 650.598 ; gain = 344.590
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 650.598 ; gain = 344.590
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:45 . Memory (MB): peak = 650.598 ; gain = 344.590
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 650.598 ; gain = 344.590
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 683.043 ; gain = 377.035
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 683.043 ; gain = 377.035
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 693.188 ; gain = 387.180
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 693.188 ; gain = 387.180
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 693.188 ; gain = 387.180
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 693.188 ; gain = 387.180
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 693.188 ; gain = 387.180
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 693.188 ; gain = 387.180
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 693.188 ; gain = 387.180

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 693.188 ; gain = 387.180
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:02:04 . Memory (MB): peak = 706.684 ; gain = 401.301
