# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.DatapathDesign
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# Loading work.Adder
# Loading work.DataMemory
# Loading work.ImmExtender
# Loading work.ArithmeticLogicUnit
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.NormalRegister
# Loading work.InstructionMemory
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/NZCV \
sim:/SingleCycleProcessor_tb/instt \
sim:/SingleCycleProcessor_tb/RD1 \
sim:/SingleCycleProcessor_tb/RD2 \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Instruction number is:           2 
# Instruction number is:           3 
# Instruction number is:           4 
# Instruction number is:           5 
# Instruction number is:           6 
# Instruction number is:           7 
# Instruction number is:           8 
# Instruction number is:           9 
# Instruction number is:          10 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.DatapathDesign
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# Loading work.Adder
# Loading work.DataMemory
# Loading work.ImmExtender
# Loading work.ArithmeticLogicUnit
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.NormalRegister
# Loading work.InstructionMemory
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst/b2v_inst19/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/NZCV \
sim:/SingleCycleProcessor_tb/instt \
sim:/SingleCycleProcessor_tb/RD1 \
sim:/SingleCycleProcessor_tb/RD2 \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number \
sim:/SingleCycleProcessor_tb/MemtoReg \
sim:/SingleCycleProcessor_tb/MemWrite \
sim:/SingleCycleProcessor_tb/ImmSrc \
sim:/SingleCycleProcessor_tb/PCSrc \
sim:/SingleCycleProcessor_tb/ALUSrc \
sim:/SingleCycleProcessor_tb/RegWrite \
sim:/SingleCycleProcessor_tb/RegSrc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Instruction number is:           2 
# Instruction number is:           3 
# Instruction number is:           4 
# Instruction number is:           5 
# Instruction number is:           6 
# Instruction number is:           7 
# Instruction number is:           8 
# Instruction number is:           9 
# Instruction number is:          10 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.NormalRegister
# Loading work.DatapathDesign
# Loading work.Adder
# Loading work.InstructionMemory
# Loading work.ImmExtender
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.ArithmeticLogicUnit
# Loading work.DataMemory
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# ** Error: (vsim-3389) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v(8): Port 'CLK' not found in the connected module (1st connection).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor
# ** Error: (vsim-3389) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v(8): Port 'instt' not found in the connected module (5th connection).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor
# ** Fatal: (vsim-3365) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v(8): Too many port connections. Expected 11, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleProcessor_tb/Single_Cycle_Processor File: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v
# FATAL ERROR while loading design
# Error loading design
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.NormalRegister
# Loading work.DatapathDesign
# Loading work.Adder
# Loading work.InstructionMemory
# Loading work.ImmExtender
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.ArithmeticLogicUnit
# Loading work.DataMemory
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# ** Error: (vsim-3389) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v(8): Port 'CLK' not found in the connected module (1st connection).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor
# ** Error: (vsim-3389) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v(8): Port 'instt' not found in the connected module (5th connection).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor
# ** Fatal: (vsim-3365) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v(8): Too many port connections. Expected 11, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /SingleCycleProcessor_tb/Single_Cycle_Processor File: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v
# FATAL ERROR while loading design
# Error loading design
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.NormalRegister
# Loading work.DatapathDesign
# Loading work.Adder
# Loading work.InstructionMemory
# Loading work.ImmExtender
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.ArithmeticLogicUnit
# Loading work.DataMemory
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/NZCV \
sim:/SingleCycleProcessor_tb/instt \
sim:/SingleCycleProcessor_tb/RD1 \
sim:/SingleCycleProcessor_tb/RD2 \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number \
sim:/SingleCycleProcessor_tb/MemtoReg \
sim:/SingleCycleProcessor_tb/MemWrite \
sim:/SingleCycleProcessor_tb/ImmSrc \
sim:/SingleCycleProcessor_tb/PCSrc \
sim:/SingleCycleProcessor_tb/ALUSrc \
sim:/SingleCycleProcessor_tb/RegWrite \
sim:/SingleCycleProcessor_tb/RegSrc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Instruction number is:           2 
# Instruction number is:           3 
# Instruction number is:           4 
# Instruction number is:           5 
# Instruction number is:           6 
# Instruction number is:           7 
# Instruction number is:           8 
# Instruction number is:           9 
# Instruction number is:          10 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.NormalRegister
# Loading work.DatapathDesign
# Loading work.Adder
# Loading work.InstructionMemory
# Loading work.ImmExtender
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.ArithmeticLogicUnit
# Loading work.DataMemory
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/NZCV \
sim:/SingleCycleProcessor_tb/instt \
sim:/SingleCycleProcessor_tb/RD1 \
sim:/SingleCycleProcessor_tb/RD2 \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number \
sim:/SingleCycleProcessor_tb/MemtoReg \
sim:/SingleCycleProcessor_tb/MemWrite \
sim:/SingleCycleProcessor_tb/ImmSrc \
sim:/SingleCycleProcessor_tb/PCSrc \
sim:/SingleCycleProcessor_tb/ALUSrc \
sim:/SingleCycleProcessor_tb/RegWrite \
sim:/SingleCycleProcessor_tb/RegSrc
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Current Instruction = 13852007
# Instruction number is:           2 
# Current Instruction = e1a11100
# Instruction number is:           3 
# Current Instruction = e5801001
# Instruction number is:           4 
# Current Instruction = xxxxxxxx
# Instruction number is:           5 
# Instruction number is:           6 
# Instruction number is:           7 
# Instruction number is:           8 
# Instruction number is:           9 
# Instruction number is:          10 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
# Load canceled
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/simulation/modelsim/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/simulation/modelsim/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.NormalRegister
# Loading work.DatapathDesign
# Loading work.Adder
# Loading work.InstructionMemory
# Loading work.ImmExtender
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.ArithmeticLogicUnit
# Loading work.DataMemory
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.NormalRegister
# Loading work.DatapathDesign
# Loading work.Adder
# Loading work.InstructionMemory
# Loading work.ImmExtender
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.ArithmeticLogicUnit
# Loading work.DataMemory
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/NZCV \
sim:/SingleCycleProcessor_tb/RD1 \
sim:/SingleCycleProcessor_tb/RD2 \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number \
sim:/SingleCycleProcessor_tb/MemtoReg \
sim:/SingleCycleProcessor_tb/MemWrite \
sim:/SingleCycleProcessor_tb/ImmSrc \
sim:/SingleCycleProcessor_tb/PCSrc \
sim:/SingleCycleProcessor_tb/ALUSrc \
sim:/SingleCycleProcessor_tb/RegWrite \
sim:/SingleCycleProcessor_tb/RegSrc
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Current Instruction = 13852007
# Instruction number is:           2 
# Current Instruction = e1a11100
# Instruction number is:           3 
# Current Instruction = e5801001
# Instruction number is:           4 
# Current Instruction = xxxxxxxx
# Instruction number is:           5 
# Instruction number is:           6 
# Instruction number is:           7 
# Instruction number is:           8 
# Instruction number is:           9 
# Instruction number is:          10 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.NormalRegister
# Loading work.DatapathDesign
# Loading work.Adder
# Loading work.InstructionMemory
# Loading work.ImmExtender
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.ArithmeticLogicUnit
# Loading work.DataMemory
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/NZCV \
sim:/SingleCycleProcessor_tb/RD1 \
sim:/SingleCycleProcessor_tb/RD2 \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number \
sim:/SingleCycleProcessor_tb/MemtoReg \
sim:/SingleCycleProcessor_tb/MemWrite \
sim:/SingleCycleProcessor_tb/ImmSrc \
sim:/SingleCycleProcessor_tb/PCSrc \
sim:/SingleCycleProcessor_tb/ALUSrc \
sim:/SingleCycleProcessor_tb/RegWrite \
sim:/SingleCycleProcessor_tb/RegSrc
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Current Instruction = 13852007
# Instruction number is:           2 
# Current Instruction = e1a11100
# Instruction number is:           3 
# Current Instruction = e5801001
# Instruction number is:           4 
# Current Instruction = xxxxxxxx
# Instruction number is:           5 
# Instruction number is:           6 
# Instruction number is:           7 
# Instruction number is:           8 
# Instruction number is:           9 
# Instruction number is:          10 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.NormalRegister
# Loading work.DatapathDesign
# Loading work.Adder
# Loading work.InstructionMemory
# Loading work.ImmExtender
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.ArithmeticLogicUnit
# Loading work.DataMemory
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst14/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/NZCV \
sim:/SingleCycleProcessor_tb/RD1 \
sim:/SingleCycleProcessor_tb/RD2 \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number \
sim:/SingleCycleProcessor_tb/MemtoReg \
sim:/SingleCycleProcessor_tb/MemWrite \
sim:/SingleCycleProcessor_tb/ImmSrc \
sim:/SingleCycleProcessor_tb/PCSrc \
sim:/SingleCycleProcessor_tb/ALUSrc \
sim:/SingleCycleProcessor_tb/RegWrite \
sim:/SingleCycleProcessor_tb/RegSrc
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Current Instruction = 13852007
# Instruction number is:           2 
# Current Instruction = e1a11100
# Instruction number is:           3 
# Current Instruction = e5801001
# Instruction number is:           4 
# Current Instruction = xxxxxxxx
# Instruction number is:           5 
# Instruction number is:           6 
# Instruction number is:           7 
# Instruction number is:           8 
# Instruction number is:           9 
# Instruction number is:          10 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/simulation/modelsim/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/simulation/modelsim/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.NormalRegister
# Loading work.DatapathDesign
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# Loading work.Adder
# Loading work.DataMemory
# Loading work.ImmExtender
# Loading work.ArithmeticLogicUnit
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.InstructionMemory
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/NZCV \
sim:/SingleCycleProcessor_tb/RD1 \
sim:/SingleCycleProcessor_tb/RD2 \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number \
sim:/SingleCycleProcessor_tb/MemtoReg \
sim:/SingleCycleProcessor_tb/MemWrite \
sim:/SingleCycleProcessor_tb/ImmSrc \
sim:/SingleCycleProcessor_tb/PCSrc \
sim:/SingleCycleProcessor_tb/ALUSrc \
sim:/SingleCycleProcessor_tb/RegWrite \
sim:/SingleCycleProcessor_tb/RegSrc
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Current Instruction = 13852007
# Instruction number is:           2 
# Current Instruction = e1a11100
# Instruction number is:           3 
# Current Instruction = e5801001
# Instruction number is:           4 
# Current Instruction = xxxxxxxx
# Instruction number is:           5 
# Instruction number is:           6 
# Instruction number is:           7 
# Instruction number is:           8 
# Instruction number is:           9 
# Instruction number is:          10 
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.DatapathDesign
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# Loading work.Adder
# Loading work.DataMemory
# Loading work.ImmExtender
# Loading work.ArithmeticLogicUnit
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.NormalRegister
# Loading work.InstructionMemory
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number \
sim:/SingleCycleProcessor_tb/MemtoReg \
sim:/SingleCycleProcessor_tb/MemWrite \
sim:/SingleCycleProcessor_tb/ImmSrc \
sim:/SingleCycleProcessor_tb/PCSrc \
sim:/SingleCycleProcessor_tb/ALUSrc \
sim:/SingleCycleProcessor_tb/RegWrite \
sim:/SingleCycleProcessor_tb/RegSrc
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Current Instruction = 13852007
# Instruction number is:           2 
# Current Instruction = e1a11100
# Instruction number is:           3 
# Current Instruction = e5801001
# Instruction number is:           4 
# Current Instruction = xxxxxxxx
# Instruction number is:           5 
# Instruction number is:           6 
# Instruction number is:           7 
# Instruction number is:           8 
# Instruction number is:           9 
# Instruction number is:          10 
restart -f
# ** Error: (vsim-3170) Could not find 'C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/simulation/modelsim/rtl_work.SingleCycleProcessor_tb'.
# 
# Load canceled
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Error loading design
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ALUDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConditionalLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalLogicUnit
# 
# Top level modules:
# 	ConditionalLogicUnit
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DatapathDesign.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DatapathDesign
# 
# Top level modules:
# 	DatapathDesign
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MainDecoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_4x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_4x1
# 
# Top level modules:
# 	MUX_4x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/simulation/modelsim/SingleCycleProcessor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor
# 
# Top level modules:
# 	SingleCycleProcessor
vlog -reportprogress 300 -work work {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/simulation/modelsim/SingleCycleProcessor_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SingleCycleProcessor_tb
# 
# Top level modules:
# 	SingleCycleProcessor_tb
vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb
# vsim +altera -do LAB3_run_msim_rtl_verilog.do -l msim_transcript -gui work.SingleCycleProcessor_tb 
# Loading work.SingleCycleProcessor_tb
# Loading work.SingleCycleProcessor
# Loading work.Controller
# Loading work.ALUDecoder
# Loading work.MainDecoder
# Loading work.ConditionalLogicUnit
# Loading work.DatapathDesign
# Loading work.MUX_2x1
# Loading work.ConstantValueGenerator
# Loading work.Adder
# Loading work.DataMemory
# Loading work.ImmExtender
# Loading work.ArithmeticLogicUnit
# Loading work.RegisterFile
# Loading work.Decoder_4x16
# Loading work.Register_WriteEnable
# Loading work.MUX_16x1
# Loading work.NormalRegister
# Loading work.InstructionMemory
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(74): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R0
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(75): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R1
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(76): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R2
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(77): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R3
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(78): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R4
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(79): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R5
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(80): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R6
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(81): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R7
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(82): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R8
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(83): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R9
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(84): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R10
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(85): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R11
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(86): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R12
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(87): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R13
# ** Warning: (vsim-3015) C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v(88): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'RESET'. The port definition is at: C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v(1).
# 
#         Region: /SingleCycleProcessor_tb/Single_Cycle_Processor/b2v_inst7/b2v_inst19/R14
# do LAB3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/RegisterFile.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ArithmeticLogicUnit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ArithmeticLogicUnit
# 
# Top level modules:
# 	ArithmeticLogicUnit
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Adder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ImmExtender.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ImmExtender
# 
# Top level modules:
# 	ImmExtender
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Decoder_4x16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Decoder_4x16
# 
# Top level modules:
# 	Decoder_4x16
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_2x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_2x1
# 
# Top level modules:
# 	MUX_2x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/MUX_16x1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MUX_16x1
# 
# Top level modules:
# 	MUX_16x1
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/NormalRegister.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module NormalRegister
# 
# Top level modules:
# 	NormalRegister
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/Register_WriteEnable.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register_WriteEnable
# 
# Top level modules:
# 	Register_WriteEnable
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/ConstantValueGenerator.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConstantValueGenerator
# 
# Top level modules:
# 	ConstantValueGenerator
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/InstructionMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Mustafa/Desktop/METU/2021\ Spring/EE446/LAB3 {C:/Users/Mustafa/Desktop/METU/2021 Spring/EE446/LAB3/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# 
add wave  \
sim:/SingleCycleProcessor_tb/CLK \
sim:/SingleCycleProcessor_tb/testvector \
sim:/SingleCycleProcessor_tb/number \
sim:/SingleCycleProcessor_tb/MemtoReg \
sim:/SingleCycleProcessor_tb/MemWrite \
sim:/SingleCycleProcessor_tb/ImmSrc \
sim:/SingleCycleProcessor_tb/PCSrc \
sim:/SingleCycleProcessor_tb/ALUSrc \
sim:/SingleCycleProcessor_tb/RegWrite \
sim:/SingleCycleProcessor_tb/RegSrc
run
# Current Instruction = e3852007
# Instruction number is:           1 
# Current Instruction = 13852007
# Instruction number is:           2 
# Current Instruction = e1a11100
# Instruction number is:           3 
# Current Instruction = e5801001
# Instruction number is:           4 
# Current Instruction = xxxxxxxx
# Instruction number is:           5 
