Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcm_25m_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/dcm_25m/dcm_25m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcm_25m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/logo_rom/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/logo_rom/sim/logo_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logo_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module STATE_LOGIC_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:73]
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_muxf7_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:95]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_clr_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:109]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_pre_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:129]
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module beh_vlog_ff_ce_clr_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:148]
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module write_netlist_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:166]
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module read_netlist_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:635]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_write_wrapper_beh_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:994]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_read_wrapper_beh_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1270]
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_axi_regs_fwd_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1493]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_output_stage [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1563]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_softecc_output_reg_stage [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1859]
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
WARNING: [VRFC 10-1195] overwriting previous definition of module BLK_MEM_GEN_v8_2_mem_module [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:1951]
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
WARNING: [VRFC 10-1195] overwriting previous definition of module blk_mem_gen_v8_2 [C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v:3401]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/imports/1/31767676VGA_flyinglogo/sources/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sources_1/imports/1/31767676VGA_flyinglogo/sources/top_flyinglogo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flyinglogo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.srcs/sim_1/new/sim_logo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_logo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/1/project_vga_logo/project_vga_logo.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
