Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Sun May  1 14:59:28 2016
| Host         : francis-Aspire-E1-570 running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Multiplication_Function_timing_summary_routed.rpt -rpx FPU_Multiplication_Function_timing_summary_routed.rpx
| Design       : FPU_Multiplication_Function
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.732        0.000                      0                  759        0.046        0.000                      0                  759        4.500        0.000                       0                   220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.732        0.000                      0                  543        0.056        0.000                      0                  543        4.500        0.000                       0                   220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.573        0.000                      0                  216        0.046        0.000                      0                  216  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 3.298ns (50.367%)  route 3.250ns (49.633%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.342     6.546    FS_Module/out[1]
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.670 r  FS_Module/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.908     8.577    ready_OBUF
    R13                  OBUF (Prop_obuf_I_O)         2.656    11.233 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    11.233    ready
    R13                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 Exp_module/Oflow_A_m/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            overflow_flag
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 3.207ns (54.651%)  route 2.661ns (45.349%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.709     4.769    Exp_module/Oflow_A_m/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  Exp_module/Oflow_A_m/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     5.225 r  Exp_module/Oflow_A_m/Q_reg[0]/Q
                         net (fo=33, routed)          0.756     5.980    Exp_module/Oflow_A_m/Overflow_flag_A
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.124     6.104 r  Exp_module/Oflow_A_m/overflow_flag_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.906     8.010    overflow_flag_OBUF
    L13                  OBUF (Prop_obuf_I_O)         2.627    10.637 r  overflow_flag_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    overflow_flag
    L13                                                               r  overflow_flag (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 3.294ns (59.092%)  route 2.281ns (40.908%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.709     4.769    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.478     5.247 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[1]/Q
                         net (fo=1, routed)           2.281     7.527    final_result_ieee_OBUF[1]
    U14                  OBUF (Prop_obuf_I_O)         2.816    10.344 r  final_result_ieee_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.344    final_result_ieee[1]
    U14                                                               r  final_result_ieee[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 3.165ns (57.591%)  route 2.331ns (42.409%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.709     4.769    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.518     5.287 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/Q
                         net (fo=1, routed)           2.331     7.617    final_result_ieee_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         2.647    10.264 r  final_result_ieee_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.264    final_result_ieee[0]
    V14                                                               r  final_result_ieee[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 3.322ns (61.388%)  route 2.089ns (38.612%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.709     4.769    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.478     5.247 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[3]/Q
                         net (fo=1, routed)           2.089     7.336    final_result_ieee_OBUF[3]
    V10                  OBUF (Prop_obuf_I_O)         2.844    10.180 r  final_result_ieee_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.180    final_result_ieee[3]
    V10                                                               r  final_result_ieee[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 Q_reg[47]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 4.078ns (56.657%)  route 3.120ns (43.343%))
  Logic Levels:           14  (CARRY4=11 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.624     4.684    clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  Q_reg[47]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.202 r  Q_reg[47]_i_3/Q
                         net (fo=62, routed)          1.629     6.830    Sgf_operation/middle/Q_reg[47]_i_3
    SLICE_X13Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.954 r  Sgf_operation/middle/Q[22]_i_23/O
                         net (fo=1, routed)           0.000     6.954    Sgf_operation/middle/Q[22]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.486 r  Sgf_operation/middle/Q_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    Sgf_operation/middle/Q_reg[22]_i_11_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  Sgf_operation/middle/Q_reg[26]_i_11/O[1]
                         net (fo=2, routed)           0.638     8.459    Sgf_operation/right/Data_A_i__0[9]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.303     8.762 r  Sgf_operation/right/Q[26]_i_14/O
                         net (fo=1, routed)           0.000     8.762    Sgf_operation/right/Q[26]_i_14_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.295 r  Sgf_operation/right/Q_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.295    Sgf_operation/right/Q_reg[26]_i_10_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.534 r  Sgf_operation/right/Q_reg[30]_i_10/O[2]
                         net (fo=1, routed)           0.844    10.377    Sgf_operation/Final/Data_B_i[14]
    SLICE_X11Y71         LUT3 (Prop_lut3_I2_O)        0.301    10.678 r  Sgf_operation/Final/Q[26]_i_6/O
                         net (fo=1, routed)           0.000    10.678    Sgf_operation/Final/Q[26]_i_6_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.079 r  Sgf_operation/Final/Q_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.079    Sgf_operation/Final/Q_reg[26]_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  Sgf_operation/Final/Q_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.193    Sgf_operation/Final/Q_reg[30]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  Sgf_operation/Final/Q_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.307    Sgf_operation/Final/Q_reg[34]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  Sgf_operation/Final/Q_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.430    Sgf_operation/Final/Q_reg[38]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  Sgf_operation/Final/Q_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.544    Sgf_operation/Final/Q_reg[42]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.658 r  Sgf_operation/Final/Q_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.658    Sgf_operation/Final/Q_reg[46]_i_1_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.881 r  Sgf_operation/Final/Q_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.881    Sgf_operation/finalreg/D[47]
    SLICE_X11Y77         FDCE                                         r  Sgf_operation/finalreg/Q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.510    14.327    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X11Y77         FDCE                                         r  Sgf_operation/finalreg/Q_reg[47]/C
                         clock pessimism              0.323    14.650    
                         clock uncertainty           -0.035    14.614    
    SLICE_X11Y77         FDCE (Setup_fdce_C_D)        0.062    14.676    Sgf_operation/finalreg/Q_reg[47]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 Q_reg[47]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 4.075ns (56.639%)  route 3.120ns (43.361%))
  Logic Levels:           13  (CARRY4=10 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.624     4.684    clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  Q_reg[47]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.202 r  Q_reg[47]_i_3/Q
                         net (fo=62, routed)          1.629     6.830    Sgf_operation/middle/Q_reg[47]_i_3
    SLICE_X13Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.954 r  Sgf_operation/middle/Q[22]_i_23/O
                         net (fo=1, routed)           0.000     6.954    Sgf_operation/middle/Q[22]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.486 r  Sgf_operation/middle/Q_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    Sgf_operation/middle/Q_reg[22]_i_11_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  Sgf_operation/middle/Q_reg[26]_i_11/O[1]
                         net (fo=2, routed)           0.638     8.459    Sgf_operation/right/Data_A_i__0[9]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.303     8.762 r  Sgf_operation/right/Q[26]_i_14/O
                         net (fo=1, routed)           0.000     8.762    Sgf_operation/right/Q[26]_i_14_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.295 r  Sgf_operation/right/Q_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.295    Sgf_operation/right/Q_reg[26]_i_10_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.534 r  Sgf_operation/right/Q_reg[30]_i_10/O[2]
                         net (fo=1, routed)           0.844    10.377    Sgf_operation/Final/Data_B_i[14]
    SLICE_X11Y71         LUT3 (Prop_lut3_I2_O)        0.301    10.678 r  Sgf_operation/Final/Q[26]_i_6/O
                         net (fo=1, routed)           0.000    10.678    Sgf_operation/Final/Q[26]_i_6_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.079 r  Sgf_operation/Final/Q_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.079    Sgf_operation/Final/Q_reg[26]_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  Sgf_operation/Final/Q_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.193    Sgf_operation/Final/Q_reg[30]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  Sgf_operation/Final/Q_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.307    Sgf_operation/Final/Q_reg[34]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  Sgf_operation/Final/Q_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.430    Sgf_operation/Final/Q_reg[38]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  Sgf_operation/Final/Q_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.544    Sgf_operation/Final/Q_reg[42]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.878 r  Sgf_operation/Final/Q_reg[46]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.878    Sgf_operation/finalreg/D[44]
    SLICE_X11Y76         FDCE                                         r  Sgf_operation/finalreg/Q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509    14.326    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X11Y76         FDCE                                         r  Sgf_operation/finalreg/Q_reg[44]/C
                         clock pessimism              0.323    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.062    14.675    Sgf_operation/finalreg/Q_reg[44]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 Operands_load_reg/YMRegister/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/middle/Data_S_o/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.506ns (43.983%)  route 1.918ns (56.017%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.415ns = ( 14.415 - 10.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.637     4.697    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y65         FDCE (Prop_fdce_C_Q)         0.518     5.215 r  Operands_load_reg/YMRegister/Q_reg[3]/Q
                         net (fo=3, routed)           1.380     6.595    Operands_load_reg/YMRegister/Q[3]
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.719 r  Operands_load_reg/YMRegister/Data_S_o_i_13/O
                         net (fo=1, routed)           0.000     6.719    Operands_load_reg/YMRegister/Data_S_o_i_13_n_0
    SLICE_X14Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.095 r  Operands_load_reg/YMRegister/Data_S_o_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.095    Operands_load_reg/YMRegister/Data_S_o_i_4_n_0
    SLICE_X14Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  Operands_load_reg/YMRegister/Data_S_o_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.212    Operands_load_reg/YMRegister/Data_S_o_i_3_n_0
    SLICE_X14Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.329 r  Operands_load_reg/YMRegister/Data_S_o_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    Operands_load_reg/YMRegister/Data_S_o_i_2_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.583 r  Operands_load_reg/YMRegister/Data_S_o_i_1__0/CO[0]
                         net (fo=1, routed)           0.538     8.121    Sgf_operation/middle/B[12]
    DSP48_X0Y29          DSP48E1                                      r  Sgf_operation/middle/Data_S_o/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.599    14.415    Sgf_operation/middle/clk_IBUF_BUFG
    DSP48_X0Y29          DSP48E1                                      r  Sgf_operation/middle/Data_S_o/CLK
                         clock pessimism              0.323    14.738    
                         clock uncertainty           -0.035    14.703    
    DSP48_X0Y29          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.779    10.924    Sgf_operation/middle/Data_S_o
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 Q_reg[47]_i_3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 4.054ns (56.512%)  route 3.120ns (43.488%))
  Logic Levels:           13  (CARRY4=10 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.684ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.624     4.684    clk_IBUF_BUFG
    SLICE_X12Y75         FDCE                                         r  Q_reg[47]_i_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y75         FDCE (Prop_fdce_C_Q)         0.518     5.202 r  Q_reg[47]_i_3/Q
                         net (fo=62, routed)          1.629     6.830    Sgf_operation/middle/Q_reg[47]_i_3
    SLICE_X13Y71         LUT4 (Prop_lut4_I2_O)        0.124     6.954 r  Sgf_operation/middle/Q[22]_i_23/O
                         net (fo=1, routed)           0.000     6.954    Sgf_operation/middle/Q[22]_i_23_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.486 r  Sgf_operation/middle/Q_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.486    Sgf_operation/middle/Q_reg[22]_i_11_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  Sgf_operation/middle/Q_reg[26]_i_11/O[1]
                         net (fo=2, routed)           0.638     8.459    Sgf_operation/right/Data_A_i__0[9]
    SLICE_X12Y70         LUT3 (Prop_lut3_I0_O)        0.303     8.762 r  Sgf_operation/right/Q[26]_i_14/O
                         net (fo=1, routed)           0.000     8.762    Sgf_operation/right/Q[26]_i_14_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.295 r  Sgf_operation/right/Q_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.295    Sgf_operation/right/Q_reg[26]_i_10_n_0
    SLICE_X12Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.534 r  Sgf_operation/right/Q_reg[30]_i_10/O[2]
                         net (fo=1, routed)           0.844    10.377    Sgf_operation/Final/Data_B_i[14]
    SLICE_X11Y71         LUT3 (Prop_lut3_I2_O)        0.301    10.678 r  Sgf_operation/Final/Q[26]_i_6/O
                         net (fo=1, routed)           0.000    10.678    Sgf_operation/Final/Q[26]_i_6_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.079 r  Sgf_operation/Final/Q_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.079    Sgf_operation/Final/Q_reg[26]_i_1_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.193 r  Sgf_operation/Final/Q_reg[30]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.193    Sgf_operation/Final/Q_reg[30]_i_1_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.307 r  Sgf_operation/Final/Q_reg[34]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.307    Sgf_operation/Final/Q_reg[34]_i_1_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.421 r  Sgf_operation/Final/Q_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.430    Sgf_operation/Final/Q_reg[38]_i_1_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  Sgf_operation/Final/Q_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.544    Sgf_operation/Final/Q_reg[42]_i_1_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.857 r  Sgf_operation/Final/Q_reg[46]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.857    Sgf_operation/finalreg/D[46]
    SLICE_X11Y76         FDCE                                         r  Sgf_operation/finalreg/Q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.509    14.326    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X11Y76         FDCE                                         r  Sgf_operation/finalreg/Q_reg[46]/C
                         clock pessimism              0.323    14.649    
                         clock uncertainty           -0.035    14.613    
    SLICE_X11Y76         FDCE (Setup_fdce_C_D)        0.062    14.675    Sgf_operation/finalreg/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -11.857    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 3.245ns (61.127%)  route 2.063ns (38.873%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.708     4.768    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X4Y71          FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.419     5.187 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[7]/Q
                         net (fo=1, routed)           2.063     7.250    final_result_ieee_OBUF[7]
    T11                  OBUF (Prop_obuf_I_O)         2.826    10.076 r  final_result_ieee_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.076    final_result_ieee[7]
    T11                                                               r  final_result_ieee[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  2.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 beg_FSM
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.950ns (33.831%)  route 1.858ns (66.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    U13                                               0.000     2.000 r  beg_FSM (IN)
                         net (fo=0)                   0.000     2.000    beg_FSM
    U13                  IBUF (Prop_ibuf_I_O)         0.850     2.850 r  beg_FSM_IBUF_inst/O
                         net (fo=1, routed)           1.333     4.183    FS_Module/beg_FSM_IBUF
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.100     4.283 r  FS_Module/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.525     4.808    FS_Module/FSM_sequential_state_reg[3]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.702     4.762    FS_Module/clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.000     4.762    
                         clock uncertainty            0.035     4.797    
    SLICE_X4Y74          FDCE (Hold_fdce_C_CE)       -0.045     4.752    FS_Module/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.752    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 beg_FSM
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.950ns (33.831%)  route 1.858ns (66.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    U13                                               0.000     2.000 r  beg_FSM (IN)
                         net (fo=0)                   0.000     2.000    beg_FSM
    U13                  IBUF (Prop_ibuf_I_O)         0.850     2.850 r  beg_FSM_IBUF_inst/O
                         net (fo=1, routed)           1.333     4.183    FS_Module/beg_FSM_IBUF
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.100     4.283 r  FS_Module/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.525     4.808    FS_Module/FSM_sequential_state_reg[3]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.702     4.762    FS_Module/clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.000     4.762    
                         clock uncertainty            0.035     4.797    
    SLICE_X4Y74          FDCE (Hold_fdce_C_CE)       -0.045     4.752    FS_Module/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.752    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 beg_FSM
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.950ns (33.831%)  route 1.858ns (66.169%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    U13                                               0.000     2.000 r  beg_FSM (IN)
                         net (fo=0)                   0.000     2.000    beg_FSM
    U13                  IBUF (Prop_ibuf_I_O)         0.850     2.850 r  beg_FSM_IBUF_inst/O
                         net (fo=1, routed)           1.333     4.183    FS_Module/beg_FSM_IBUF
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.100     4.283 r  FS_Module/FSM_sequential_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.525     4.808    FS_Module/FSM_sequential_state_reg[3]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.702     4.762    FS_Module/clk_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism              0.000     4.762    
                         clock uncertainty            0.035     4.797    
    SLICE_X4Y74          FDCE (Hold_fdce_C_CE)       -0.045     4.752    FS_Module/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.752    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Data_MX[29]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/XMRegister/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.855ns (27.579%)  route 2.246ns (72.421%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    A18                                               0.000     2.000 r  Data_MX[29] (IN)
                         net (fo=0)                   0.000     2.000    Data_MX[29]
    A18                  IBUF (Prop_ibuf_I_O)         0.855     2.855 r  Data_MX_IBUF[29]_inst/O
                         net (fo=1, routed)           2.246     5.101    Operands_load_reg/XMRegister/D[29]
    SLICE_X2Y80          FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.711     4.771    Operands_load_reg/XMRegister/clk_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[29]/C
                         clock pessimism              0.000     4.771    
                         clock uncertainty            0.035     4.806    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.232     5.038    Operands_load_reg/XMRegister/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -5.038    
                         arrival time                           5.101    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Data_MX[18]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/XMRegister/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.834ns (27.161%)  route 2.237ns (72.839%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.766ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    E17                                               0.000     2.000 r  Data_MX[18] (IN)
                         net (fo=0)                   0.000     2.000    Data_MX[18]
    E17                  IBUF (Prop_ibuf_I_O)         0.834     2.834 r  Data_MX_IBUF[18]_inst/O
                         net (fo=1, routed)           2.237     5.071    Operands_load_reg/XMRegister/D[18]
    SLICE_X3Y77          FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.706     4.766    Operands_load_reg/XMRegister/clk_IBUF_BUFG
    SLICE_X3Y77          FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[18]/C
                         clock pessimism              0.000     4.766    
                         clock uncertainty            0.035     4.801    
    SLICE_X3Y77          FDCE (Hold_fdce_C_D)         0.196     4.997    Operands_load_reg/XMRegister/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.997    
                         arrival time                           5.071    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Data_MX[22]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/XMRegister/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.825ns (26.727%)  route 2.260ns (73.273%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    F15                                               0.000     2.000 r  Data_MX[22] (IN)
                         net (fo=0)                   0.000     2.000    Data_MX[22]
    F15                  IBUF (Prop_ibuf_I_O)         0.825     2.825 r  Data_MX_IBUF[22]_inst/O
                         net (fo=1, routed)           2.260     5.085    Operands_load_reg/XMRegister/D[22]
    SLICE_X4Y82          FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.713     4.773    Operands_load_reg/XMRegister/clk_IBUF_BUFG
    SLICE_X4Y82          FDCE                                         r  Operands_load_reg/XMRegister/Q_reg[22]/C
                         clock pessimism              0.000     4.773    
                         clock uncertainty            0.035     4.808    
    SLICE_X4Y82          FDCE (Hold_fdce_C_D)         0.192     5.000    Operands_load_reg/XMRegister/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           5.085    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Adder_M/Add_Subt_Result/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.220%)  route 0.108ns (36.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.591     1.433    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Adder_M/Add_Subt_Result/Q_reg[8]/Q
                         net (fo=2, routed)           0.108     1.683    Adder_M/Add_Subt_Result/Q_reg_n_0_[8]
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.728 r  Adder_M/Add_Subt_Result/Q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.728    Barrel_Shifter_module/Output_Reg/D[7]
    SLICE_X6Y72          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.859     1.948    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[7]/C
                         clock pessimism             -0.501     1.446    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.121     1.567    Barrel_Shifter_module/Output_Reg/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Adder_M/Add_Subt_Result/Q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.773%)  route 0.110ns (37.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.589     1.431    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X5Y73          FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     1.572 r  Adder_M/Add_Subt_Result/Q_reg[9]/Q
                         net (fo=2, routed)           0.110     1.683    Adder_M/Add_Subt_Result/Q_reg_n_0_[9]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  Adder_M/Add_Subt_Result/Q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.728    Barrel_Shifter_module/Output_Reg/D[9]
    SLICE_X6Y73          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.857     1.946    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X6Y73          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[9]/C
                         clock pessimism             -0.501     1.444    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.121     1.565    Barrel_Shifter_module/Output_Reg/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Adder_M/Add_Subt_Result/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.844%)  route 0.141ns (43.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.591     1.433    Adder_M/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  Adder_M/Add_Subt_Result/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Adder_M/Add_Subt_Result/Q_reg[6]/Q
                         net (fo=2, routed)           0.141     1.716    Adder_M/Add_Subt_Result/Q_reg_n_0_[6]
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  Adder_M/Add_Subt_Result/Q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.761    Barrel_Shifter_module/Output_Reg/D[5]
    SLICE_X6Y72          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.859     1.948    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[5]/C
                         clock pessimism             -0.501     1.446    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.120     1.566    Barrel_Shifter_module/Output_Reg/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Sel_C/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.246%)  route 0.157ns (45.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.589     1.431    Sel_C/clk_IBUF_BUFG
    SLICE_X7Y73          FDCE                                         r  Sel_C/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.572 r  Sel_C/Q_reg[0]/Q
                         net (fo=25, routed)          0.157     1.729    Adder_M/Add_Subt_Result/Q_reg[0]_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  Adder_M/Add_Subt_Result/Q[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    Barrel_Shifter_module/Output_Reg/D[10]
    SLICE_X6Y73          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         0.857     1.946    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X6Y73          FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[10]/C
                         clock pessimism             -0.501     1.444    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.120     1.564    Barrel_Shifter_module/Output_Reg/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y29    Sgf_operation/middle/Data_S_o/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y26    Sgf_operation/right/Data_S_o/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y28    Sgf_operation/left/Data_S_o/CLK
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y72    Adder_M/Add_Subt_Result/Q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y73    Adder_M/Add_Subt_Result/Q_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y73    Adder_M/Add_Subt_Result/Q_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y73    Adder_M/Add_Subt_Result/Q_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y74    Adder_M/Add_Subt_Result/Q_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y74    Adder_M/Add_Subt_Result/Q_reg[14]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y71    final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y71    final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y71    final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y73    final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y73    final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y73    final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y73    final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y71    final_result_ieee_Module/Final_Result_IEEE/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y76    final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y71    final_result_ieee_Module/Final_Result_IEEE/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X5Y71    Adder_M/Add_Subt_Result/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X5Y71    Adder_M/Add_Subt_Result/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X5Y71    Adder_M/Add_Subt_Result/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X5Y71    Adder_M/Add_Subt_Result/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X7Y71    Barrel_Shifter_module/Output_Reg/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X6Y71    Barrel_Shifter_module/Output_Reg/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y71    final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y71    final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X2Y71    final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         5.000       4.500      SLICE_X4Y71    final_result_ieee_Module/Final_Result_IEEE/Q_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.642ns (12.955%)  route 4.313ns (87.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.506     9.641    Operands_load_reg/YMRegister/AR[0]
    SLICE_X15Y65         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.515    14.332    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X15Y65         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[4]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X15Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.214    Operands_load_reg/YMRegister/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.642ns (12.955%)  route 4.313ns (87.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.506     9.641    Operands_load_reg/YMRegister/AR[0]
    SLICE_X15Y65         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.515    14.332    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X15Y65         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[5]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X15Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.214    Operands_load_reg/YMRegister/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.642ns (12.955%)  route 4.313ns (87.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.506     9.641    Operands_load_reg/YMRegister/AR[0]
    SLICE_X15Y65         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.515    14.332    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X15Y65         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[6]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X15Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.214    Operands_load_reg/YMRegister/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.642ns (12.955%)  route 4.313ns (87.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.506     9.641    Operands_load_reg/YMRegister/AR[0]
    SLICE_X15Y65         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.515    14.332    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X15Y65         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[7]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X15Y65         FDCE (Recov_fdce_C_CLR)     -0.405    14.214    Operands_load_reg/YMRegister/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.642ns (12.955%)  route 4.313ns (87.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.506     9.641    Operands_load_reg/YMRegister/AR[0]
    SLICE_X14Y65         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.515    14.332    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[0]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X14Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.300    Operands_load_reg/YMRegister/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.642ns (12.955%)  route 4.313ns (87.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.506     9.641    Operands_load_reg/YMRegister/AR[0]
    SLICE_X14Y65         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.515    14.332    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[1]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X14Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.300    Operands_load_reg/YMRegister/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.642ns (12.955%)  route 4.313ns (87.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.506     9.641    Operands_load_reg/YMRegister/AR[0]
    SLICE_X14Y65         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.515    14.332    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[2]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X14Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.300    Operands_load_reg/YMRegister/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.659ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.642ns (12.955%)  route 4.313ns (87.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.506     9.641    Operands_load_reg/YMRegister/AR[0]
    SLICE_X14Y65         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.515    14.332    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X14Y65         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[3]/C
                         clock pessimism              0.323    14.655    
                         clock uncertainty           -0.035    14.619    
    SLICE_X14Y65         FDCE (Recov_fdce_C_CLR)     -0.319    14.300    Operands_load_reg/YMRegister/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.659    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.642ns (13.355%)  route 4.165ns (86.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.358     9.493    Operands_load_reg/YMRegister/AR[0]
    SLICE_X15Y66         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.514    14.331    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X15Y66         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[10]/C
                         clock pessimism              0.323    14.654    
                         clock uncertainty           -0.035    14.618    
    SLICE_X15Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.213    Operands_load_reg/YMRegister/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Operands_load_reg/YMRegister/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.642ns (13.355%)  route 4.165ns (86.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.626     4.686    FS_Module/clk_IBUF_BUFG
    SLICE_X8Y73          FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.518     5.204 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=21, routed)          1.807     7.011    FS_Module/out[1]
    SLICE_X2Y77          LUT4 (Prop_lut4_I2_O)        0.124     7.135 f  FS_Module/Q[31]_i_2/O
                         net (fo=161, routed)         2.358     9.493    Operands_load_reg/YMRegister/AR[0]
    SLICE_X15Y66         FDCE                                         f  Operands_load_reg/YMRegister/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.514    14.331    Operands_load_reg/YMRegister/clk_IBUF_BUFG
    SLICE_X15Y66         FDCE                                         r  Operands_load_reg/YMRegister/Q_reg[11]/C
                         clock pessimism              0.323    14.654    
                         clock uncertainty           -0.035    14.618    
    SLICE_X15Y66         FDCE (Recov_fdce_C_CLR)     -0.405    14.213    Operands_load_reg/YMRegister/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  4.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.853ns (33.268%)  route 1.712ns (66.732%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.712     4.565    Sgf_operation/finalreg/rst_IBUF
    SLICE_X11Y70         FDCE                                         f  Sgf_operation/finalreg/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     4.692    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X11Y70         FDCE                                         r  Sgf_operation/finalreg/Q_reg[19]/C
                         clock pessimism              0.000     4.692    
                         clock uncertainty            0.035     4.727    
    SLICE_X11Y70         FDCE (Remov_fdce_C_CLR)     -0.208     4.519    Sgf_operation/finalreg/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.519    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.853ns (33.268%)  route 1.712ns (66.732%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.712     4.565    Sgf_operation/finalreg/rst_IBUF
    SLICE_X11Y70         FDCE                                         f  Sgf_operation/finalreg/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     4.692    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X11Y70         FDCE                                         r  Sgf_operation/finalreg/Q_reg[20]/C
                         clock pessimism              0.000     4.692    
                         clock uncertainty            0.035     4.727    
    SLICE_X11Y70         FDCE (Remov_fdce_C_CLR)     -0.208     4.519    Sgf_operation/finalreg/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.519    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.853ns (33.268%)  route 1.712ns (66.732%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.712     4.565    Sgf_operation/finalreg/rst_IBUF
    SLICE_X11Y70         FDCE                                         f  Sgf_operation/finalreg/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     4.692    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X11Y70         FDCE                                         r  Sgf_operation/finalreg/Q_reg[21]/C
                         clock pessimism              0.000     4.692    
                         clock uncertainty            0.035     4.727    
    SLICE_X11Y70         FDCE (Remov_fdce_C_CLR)     -0.208     4.519    Sgf_operation/finalreg/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.519    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.853ns (33.268%)  route 1.712ns (66.732%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.712     4.565    Sgf_operation/finalreg/rst_IBUF
    SLICE_X11Y70         FDCE                                         f  Sgf_operation/finalreg/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.632     4.692    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X11Y70         FDCE                                         r  Sgf_operation/finalreg/Q_reg[22]/C
                         clock pessimism              0.000     4.692    
                         clock uncertainty            0.035     4.727    
    SLICE_X11Y70         FDCE (Remov_fdce_C_CLR)     -0.208     4.519    Sgf_operation/finalreg/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.519    
                         arrival time                           4.565    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.853ns (31.631%)  route 1.844ns (68.369%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.844     4.698    Sgf_operation/finalreg/rst_IBUF
    SLICE_X10Y71         FDCE                                         f  Sgf_operation/finalreg/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     4.691    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X10Y71         FDCE                                         r  Sgf_operation/finalreg/Q_reg[2]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.035     4.726    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.155     4.571    Sgf_operation/finalreg/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.853ns (31.631%)  route 1.844ns (68.369%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.844     4.698    Sgf_operation/finalreg/rst_IBUF
    SLICE_X10Y71         FDCE                                         f  Sgf_operation/finalreg/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     4.691    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X10Y71         FDCE                                         r  Sgf_operation/finalreg/Q_reg[3]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.035     4.726    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.155     4.571    Sgf_operation/finalreg/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.853ns (31.631%)  route 1.844ns (68.369%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.844     4.698    Sgf_operation/finalreg/rst_IBUF
    SLICE_X10Y71         FDCE                                         f  Sgf_operation/finalreg/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     4.691    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X10Y71         FDCE                                         r  Sgf_operation/finalreg/Q_reg[4]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.035     4.726    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.155     4.571    Sgf_operation/finalreg/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.853ns (31.631%)  route 1.844ns (68.369%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.844     4.698    Sgf_operation/finalreg/rst_IBUF
    SLICE_X10Y71         FDCE                                         f  Sgf_operation/finalreg/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     4.691    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X10Y71         FDCE                                         r  Sgf_operation/finalreg/Q_reg[5]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.035     4.726    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.155     4.571    Sgf_operation/finalreg/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.853ns (31.631%)  route 1.844ns (68.369%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.844     4.698    Sgf_operation/finalreg/rst_IBUF
    SLICE_X10Y71         FDCE                                         f  Sgf_operation/finalreg/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     4.691    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X10Y71         FDCE                                         r  Sgf_operation/finalreg/Q_reg[6]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.035     4.726    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.155     4.571    Sgf_operation/finalreg/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sgf_operation/finalreg/Q_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.853ns (31.631%)  route 1.844ns (68.369%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    T13                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.853     2.853 f  rst_IBUF_inst/O
                         net (fo=55, routed)          1.844     4.698    Sgf_operation/finalreg/rst_IBUF
    SLICE_X10Y71         FDCE                                         f  Sgf_operation/finalreg/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=219, routed)         1.631     4.691    Sgf_operation/finalreg/clk_IBUF_BUFG
    SLICE_X10Y71         FDCE                                         r  Sgf_operation/finalreg/Q_reg[7]/C
                         clock pessimism              0.000     4.691    
                         clock uncertainty            0.035     4.726    
    SLICE_X10Y71         FDCE (Remov_fdce_C_CLR)     -0.155     4.571    Sgf_operation/finalreg/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.698    
  -------------------------------------------------------------------
                         slack                                  0.127    





