=====
SETUP
-16.628
19.833
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_0_s1
13.782
14.337
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
16.597
17.167
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6
17.343
17.860
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11
18.279
18.741
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2
18.742
19.113
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
19.284
19.833
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
19.833
=====
SETUP
-16.434
19.638
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_1_s1
13.758
14.275
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
16.759
17.130
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6
17.139
17.688
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11
17.862
18.432
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2
18.433
19.003
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
19.176
19.638
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
19.638
=====
SETUP
-16.272
19.476
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_2_s1
13.751
14.268
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
16.121
16.670
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
16.673
17.044
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
17.449
17.911
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
17.912
18.461
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
18.464
19.013
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
19.014
19.476
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
19.476
=====
SETUP
-14.148
17.352
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_4_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0
17.352
=====
SETUP
-13.948
17.152
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_6_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
17.152
=====
SETUP
-13.926
17.130
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_1_s1
13.758
14.275
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
17.130
=====
SETUP
-13.812
17.016
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_4_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
17.016
=====
SETUP
-13.512
16.717
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_0_s1
13.782
14.337
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
16.717
=====
SETUP
-13.408
16.612
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_3_s1
13.758
14.275
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
16.612
=====
SETUP
-13.358
16.562
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_6_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
16.562
=====
SETUP
-13.242
16.446
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_2_s1
13.751
14.268
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
16.446
=====
SETUP
-13.221
16.426
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_1_s1
13.758
14.275
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
16.426
=====
SETUP
-13.131
16.335
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_3_s1
13.758
14.275
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
16.335
=====
SETUP
-13.127
16.331
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_7_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
16.331
=====
SETUP
-13.076
16.280
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_2_s1
13.751
14.268
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
16.280
=====
SETUP
-13.071
16.275
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_0_s1
13.782
14.337
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
16.275
=====
SETUP
-12.972
16.176
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_5_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
16.176
=====
SETUP
-12.882
16.086
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_3_s1
13.758
14.275
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
16.086
=====
SETUP
-12.828
16.032
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_0_s1
13.782
14.337
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
16.032
=====
SETUP
-12.707
15.911
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_7_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
15.911
=====
SETUP
-12.672
15.877
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_6_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
15.877
=====
SETUP
-12.645
15.849
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_1_s1
13.758
14.275
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
15.849
=====
SETUP
-12.619
15.824
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_5_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
15.824
=====
SETUP
-12.619
15.824
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_5_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
15.824
=====
SETUP
-12.431
15.635
3.204
img_x_0_s0
6.403
6.635
n325_s2
7.391
7.762
n327_s2
8.432
8.987
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s27
9.902
10.457
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s14
10.714
11.263
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s5
11.436
11.898
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_8_s2
11.899
12.416
data_out_controlled_4_s1
13.782
14.299
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
15.635
=====
HOLD
-1.924
3.766
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
3.766
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.966
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.969
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
6.095
=====
HOLD
0.324
5.978
5.653
u_loader/fifo_din_2_s0
5.643
5.844
u_loader/mem_mem_13_0_s
5.978
=====
HOLD
0.324
5.978
5.653
u_loader/fifo_din_1_s0
5.643
5.844
u_loader/mem_mem_13_0_s
5.978
=====
HOLD
0.324
5.978
5.653
u_loader/fifo_din_0_s0
5.643
5.844
u_loader/mem_mem_13_0_s
5.978
=====
HOLD
0.330
5.983
5.653
u_loader/fifo_din_3_s0
5.643
5.844
u_loader/mem_mem_12_0_s
5.983
=====
HOLD
0.347
6.240
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.240
=====
HOLD
0.364
6.126
5.761
u_loader/prom_addr_10_s1
5.643
5.845
u_loader/u_prom/prom_inst_13
6.126
=====
HOLD
0.365
6.126
5.761
u_loader/prom_addr_1_s1
5.643
5.845
u_loader/u_prom/prom_inst_10
6.126
=====
HOLD
0.368
6.129
5.761
u_loader/prom_addr_1_s1
5.643
5.845
u_loader/u_prom/prom_inst_13
6.129
=====
HOLD
0.382
6.144
5.761
u_loader/prom_addr_0_s1
5.643
5.845
u_loader/u_prom/prom_inst_12
6.144
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n548_s1
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1
6.080
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/data_out_shift_reg_57_s6
6.169
6.371
gw_gao_inst_0/u_la0_top/n1020_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/data_out_shift_reg_57_s6
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n537_s3
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n563_s6
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_14_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n565_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_12_s3
6.606
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/n2756_s1
5.848
6.080
gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1
6.080
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/word_count_14_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/data_to_word_counter_14_s0
6.374
6.606
gw_gao_inst_0/u_la0_top/word_count_14_s0
6.606
=====
HOLD
0.425
6.080
5.654
u_loader/rd_ptr_1_s1
5.643
5.845
u_loader/n222_s2
5.848
6.080
u_loader/rd_ptr_1_s1
6.080
=====
HOLD
0.425
6.080
5.654
dir_y_s8
5.643
5.845
n409_s4
5.848
6.080
dir_y_s8
6.080
=====
HOLD
0.425
6.080
5.654
img_y_4_s0
5.643
5.845
n404_s0
5.848
6.080
img_y_4_s0
6.080
=====
HOLD
0.425
6.080
5.654
cnt_ver_5_s0
5.643
5.845
n215_s4
5.848
6.080
cnt_ver_5_s0
6.080
=====
HOLD
0.425
6.080
5.654
cnt_hor_1_s0
5.643
5.845
n167_s2
5.848
6.080
cnt_hor_1_s0
6.080
