INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:22:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 buffer123/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer125/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.832ns (12.829%)  route 5.653ns (87.171%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2307, unset)         0.508     0.508    buffer123/control/clk
    SLICE_X18Y88         FDRE                                         r  buffer123/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y88         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer123/control/fullReg_reg/Q
                         net (fo=53, routed)          0.751     1.513    buffer123/control/fullReg_reg_0
    SLICE_X15Y85         LUT5 (Prop_lut5_I1_O)        0.043     1.556 r  buffer123/control/Memory[0][4]_i_5/O
                         net (fo=2, routed)           0.500     2.056    buffer123/control/Memory[0][4]_i_5_n_0
    SLICE_X16Y85         LUT5 (Prop_lut5_I2_O)        0.043     2.099 f  buffer123/control/outputValid_i_2__22/O
                         net (fo=29, routed)          1.023     3.121    buffer123/control/dataReg_reg[2]
    SLICE_X36Y93         LUT4 (Prop_lut4_I0_O)        0.043     3.164 f  buffer123/control/transmitValue_i_3__74/O
                         net (fo=2, routed)           0.324     3.489    init35/control/transmitValue_reg_12
    SLICE_X37Y93         LUT5 (Prop_lut5_I0_O)        0.043     3.532 f  init35/control/transmitValue_i_2__117/O
                         net (fo=3, routed)           0.433     3.965    fork94/control/generateBlocks[4].regblock/transmitValue_i_9__5_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I1_O)        0.053     4.018 f  fork94/control/generateBlocks[4].regblock/transmitValue_i_12__0/O
                         net (fo=1, routed)           0.498     4.516    fork94/control/generateBlocks[4].regblock/transmitValue_i_12__0_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.131     4.647 f  fork94/control/generateBlocks[4].regblock/transmitValue_i_9__5/O
                         net (fo=2, routed)           0.396     5.044    fork94/control/generateBlocks[1].regblock/transmitValue_reg_9
    SLICE_X34Y87         LUT6 (Prop_lut6_I3_O)        0.043     5.087 r  fork94/control/generateBlocks[1].regblock/Memory[0][5]_i_9/O
                         net (fo=1, routed)           0.355     5.442    fork94/control/generateBlocks[1].regblock/Memory[0][5]_i_9_n_0
    SLICE_X26Y87         LUT6 (Prop_lut6_I0_O)        0.043     5.485 f  fork94/control/generateBlocks[1].regblock/Memory[0][5]_i_4/O
                         net (fo=1, routed)           0.490     5.975    fork92/control/generateBlocks[4].regblock/Memory_reg[0][1][0]
    SLICE_X26Y89         LUT6 (Prop_lut6_I1_O)        0.043     6.018 f  fork92/control/generateBlocks[4].regblock/Memory[0][5]_i_2/O
                         net (fo=6, routed)           0.172     6.190    fork91/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X24Y89         LUT5 (Prop_lut5_I1_O)        0.043     6.233 r  fork91/control/generateBlocks[1].regblock/fullReg_i_2__19/O
                         net (fo=9, routed)           0.444     6.677    fork91/control/generateBlocks[1].regblock/Full_reg_0
    SLICE_X23Y92         LUT5 (Prop_lut5_I0_O)        0.050     6.727 r  fork91/control/generateBlocks[1].regblock/outs[5]_i_1__0/O
                         net (fo=6, routed)           0.266     6.993    buffer125/E[0]
    SLICE_X21Y90         FDRE                                         r  buffer125/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=2307, unset)         0.483    10.683    buffer125/clk
    SLICE_X21Y90         FDRE                                         r  buffer125/outs_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X21Y90         FDRE (Setup_fdre_C_CE)      -0.280    10.367    buffer125/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         10.367    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                  3.374    




