
# Digital Logic Design Code Collection

This repository contains several **Verilog codes and .bsf files** created for different purposes.  
Each file demonstrates a specific digital design or function.

---

## ðŸ“‚ Projects and Descriptions

| **File Name** | **Description** |
|----------------|-----------------|
| `` | . |
| `` | . |
| `` | . |
| `` | . |
| `` | . |
| `` | . |
| `` | . |
| `` |  |

---

## ðŸ§° Tools

- **Language:** Verilog  
- **Synthesis:** Quartus 
- **Simulator:** ModelSim  
 

---

This repository is part of my **portfolio**, showcasing my skills in **Verilog programming** and **digital logic design**.

---

## ðŸ“œ License

This project is open-source for learning and demonstration purposes.
