# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Lenovo@HYTHEM-AHMED.
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:13:57 on Jan 10,2025
# vlog -reportprogress 300 intf.sv memory.sv my_pkg.svh 
# -- Compiling interface intf
# -- Compiling module memory
# -- Compiling package my_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) my_pkg.svh(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# Top level modules:
# 	memory
# End time: 21:13:57 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:13:57 on Jan 10,2025
# vlog -reportprogress 300 tb_top.sv "+cover" 
# -- Compiling module tb_top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package my_pkg
# 
# Top level modules:
# 	tb_top
# End time: 21:13:57 on Jan 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugDB work.tb_top -coverage "+UVM_TESTNAME=my_test" 
# Start time: 21:13:57 on Jan 10,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=32, depth=16, type=RAM at location memory.sv:16
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.intf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.my_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.intf(fast__2)
# Loading work.memory(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8806) Task "write" is being called in function "write".
#    Time: 0 ns  Iteration: 0  Instance: /tb_top File: C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh Line: 114
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Lenovo  Hostname: HYTHEM-AHMED  ProcessID: 31592
#           Attempting to use alternate WLF file "./wlft1i7d1y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1i7d1y
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# ** Warning: (vsim-3881) my_subscriber.svh(46): Sign-and-Width conversion applied in bin 'bin_odata' for Coverpoint 'CP_ODATA'. Value '-2147483648' changed to '0 (minimum)' value.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-3882) my_subscriber.svh(46): Out of bounds value range in bin 'bin_odata' for Coverpoint 'CP_ODATA' converted to nearest valid bounded range of [0:2147483647].
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# UVM_INFO my_driver.svh(30) @ 0: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 0: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=2981489153 addr=15 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 5: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=0 i_data=0 addr=0 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 6: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 6: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3110329505 addr=0 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 16: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 16: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=462974698 addr=13 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 25: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=2981489153 addr=15 we=0 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 26: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(41) @ 26: uvm_test_top.env0.scb0 [my_scoreboard] PASS! First time read rst_n=1 i_data=2981489153 addr=15 we=0 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 26: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=424518533 addr=1 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 36: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 36: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=0 i_data=463213912 addr=4 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 45: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=462974698 addr=13 we=0 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 46: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(41) @ 46: uvm_test_top.env0.scb0 [my_scoreboard] PASS! First time read rst_n=1 i_data=462974698 addr=13 we=0 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 46: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3631015652 addr=3 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 55: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=0 i_data=463213912 addr=4 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 56: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 56: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=4048168371 addr=7 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 66: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 66: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=2774961657 addr=13 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 75: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=3631015652 addr=3 we=0 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 76: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(41) @ 76: uvm_test_top.env0.scb0 [my_scoreboard] PASS! First time read rst_n=1 i_data=3631015652 addr=3 we=0 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 76: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3582224293 addr=5 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 86: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 86: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1716018213 addr=12 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 95: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=2774961657 addr=13 we=0 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 96: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(41) @ 96: uvm_test_top.env0.scb0 [my_scoreboard] PASS! First time read rst_n=1 i_data=2774961657 addr=13 we=0 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 96: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1107129094 addr=9 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 106: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 106: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=381765176 addr=10 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 115: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=1716018213 addr=12 we=0 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 116: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(41) @ 116: uvm_test_top.env0.scb0 [my_scoreboard] PASS! First time read rst_n=1 i_data=1716018213 addr=12 we=0 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 116: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=4096879748 addr=3 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 125: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=381765176 addr=10 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 126: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 126: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=381765176 addr=10 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 126: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3916609666 addr=11 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 135: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=4096879748 addr=3 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 136: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 136: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=4096879748 addr=3 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 136: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1322602786 addr=8 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 145: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=3916609666 addr=11 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 146: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 146: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=3916609666 addr=11 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 146: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=2902531584 addr=5 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 155: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=1322602786 addr=8 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 156: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 156: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=1322602786 addr=8 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 156: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1620786883 addr=10 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 165: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=2902531584 addr=5 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 166: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 166: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=2902531584 addr=5 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 166: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1931256802 addr=14 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 176: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 176: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3128434456 addr=8 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 185: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=1620786883 addr=10 we=0 o_data=381765176 valid=1
# UVM_INFO my_driver.svh(30) @ 186: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(49) @ 186: uvm_test_top.env0.scb0 [my_scoreboard] Read PASS! addr=10 exp=381765176 act=381765176
# UVM_INFO my_sequence0.svh(25) @ 186: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1000276589 addr=14 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 196: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 196: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3528901344 addr=15 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 205: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=3128434456 addr=8 we=0 o_data=1322602786 valid=1
# UVM_INFO my_driver.svh(30) @ 206: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(49) @ 206: uvm_test_top.env0.scb0 [my_scoreboard] Read PASS! addr=8 exp=1322602786 act=1322602786
# UVM_INFO my_sequence0.svh(25) @ 206: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=4242687027 addr=9 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 216: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 216: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3203868051 addr=7 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 225: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=3528901344 addr=15 we=0 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 226: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(41) @ 226: uvm_test_top.env0.scb0 [my_scoreboard] PASS! First time read rst_n=1 i_data=3528901344 addr=15 we=0 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 226: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3985956307 addr=0 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 236: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 236: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=4077650589 addr=6 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 245: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=3203868051 addr=7 we=0 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 246: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(41) @ 246: uvm_test_top.env0.scb0 [my_scoreboard] PASS! First time read rst_n=1 i_data=3203868051 addr=7 we=0 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 246: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3195887083 addr=8 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 255: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=4077650589 addr=6 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 256: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 256: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=4077650589 addr=6 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 256: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3252479221 addr=1 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 265: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=3195887083 addr=8 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 266: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 266: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=3195887083 addr=8 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 266: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1631492421 addr=6 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 275: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=3252479221 addr=1 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 276: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 276: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=3252479221 addr=1 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 276: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=2962025844 addr=3 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 285: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=1631492421 addr=6 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 286: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 286: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=1631492421 addr=6 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 286: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3982932634 addr=1 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 295: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=2962025844 addr=3 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 296: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 296: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=2962025844 addr=3 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 296: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3528059267 addr=2 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 306: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 306: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1812676213 addr=10 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 315: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=3982932634 addr=1 we=0 o_data=3252479221 valid=1
# UVM_INFO my_driver.svh(30) @ 316: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(49) @ 316: uvm_test_top.env0.scb0 [my_scoreboard] Read PASS! addr=1 exp=3252479221 act=3252479221
# UVM_INFO my_sequence0.svh(25) @ 316: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1033075768 addr=3 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 325: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=1812676213 addr=10 we=1 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 326: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 326: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=1812676213 addr=10 we=1 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 326: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3364475539 addr=8 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 336: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 336: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3056583446 addr=8 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 345: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=1033075768 addr=3 we=0 o_data=2962025844 valid=1
# UVM_INFO my_driver.svh(30) @ 346: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(49) @ 346: uvm_test_top.env0.scb0 [my_scoreboard] Read PASS! addr=3 exp=2962025844 act=2962025844
# UVM_INFO my_sequence0.svh(25) @ 346: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3827278397 addr=7 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 356: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 356: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1202985844 addr=6 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 365: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=3056583446 addr=8 we=0 o_data=3195887083 valid=1
# UVM_INFO my_driver.svh(30) @ 366: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(49) @ 366: uvm_test_top.env0.scb0 [my_scoreboard] Read PASS! addr=8 exp=3195887083 act=3195887083
# UVM_INFO my_sequence0.svh(25) @ 366: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=453185108 addr=2 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 376: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 376: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=2351477406 addr=6 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 385: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=1202985844 addr=6 we=0 o_data=1631492421 valid=1
# UVM_INFO my_driver.svh(30) @ 386: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(49) @ 386: uvm_test_top.env0.scb0 [my_scoreboard] Read PASS! addr=6 exp=1631492421 act=1631492421
# UVM_INFO my_sequence0.svh(25) @ 386: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1614299239 addr=3 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 395: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=2351477406 addr=6 we=1 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 396: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 396: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=2351477406 addr=6 we=1 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 396: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=0 i_data=3747683993 addr=8 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 405: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=1614299239 addr=3 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 406: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 406: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=1614299239 addr=3 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 406: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1665646820 addr=9 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 415: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=0 i_data=3747683993 addr=8 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 416: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 416: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1908012706 addr=11 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 426: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 426: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=0 i_data=3800877859 addr=14 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 435: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=1665646820 addr=9 we=0 o_data=0 valid=1
# UVM_INFO my_driver.svh(30) @ 436: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(41) @ 436: uvm_test_top.env0.scb0 [my_scoreboard] PASS! First time read rst_n=1 i_data=1665646820 addr=9 we=0 o_data=0 valid=1
# UVM_INFO my_sequence0.svh(25) @ 436: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=1306603174 addr=13 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 446: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 446: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=0 i_data=4075104649 addr=12 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 455: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=0 i_data=3800877859 addr=14 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 456: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 456: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=2920844769 addr=9 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 465: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=0 i_data=4075104649 addr=12 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 466: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 466: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=805245006 addr=13 we=0 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 475: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=2920844769 addr=9 we=1 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 476: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(33) @ 476: uvm_test_top.env0.scb0 [my_scoreboard] Write rst_n=1 i_data=2920844769 addr=9 we=1 o_data=0 valid=0
# UVM_INFO my_sequence0.svh(25) @ 476: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=0 i_data=1521900495 addr=14 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 486: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_sequence0.svh(25) @ 486: uvm_test_top.env0.agt0.seq0@@seq0 [my_sequence0] Generate new item: rst_n=1 i_data=3543894364 addr=5 we=1 o_data=0 valid=0
# UVM_INFO my_monitor.svh(42) @ 495: uvm_test_top.env0.agt0.mon0 [my_monitor] rst_n=1 i_data=805245006 addr=13 we=0 o_data=0 valid=0
# UVM_INFO my_driver.svh(30) @ 496: uvm_test_top.env0.agt0.drv0 [my_driver] Wait for item from sequencer
# UVM_INFO my_scoreboard.svh(41) @ 496: uvm_test_top.env0.scb0 [my_scoreboard] PASS! First time read rst_n=1 i_data=805245006 addr=13 we=0 o_data=0 valid=0
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 496: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  168
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [my_driver]    51
# [my_monitor]    34
# [my_scoreboard]    29
# [my_sequence0]    50
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 496 ns  Iteration: 60  Instance: /tb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /tb_top
# === Design Unit: work.tb_top
# =================================================================================
# Statement Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Statements                      10        10         0   100.00%
# 
# ================================Statement Details================================
# 
# Statement Coverage for instance /tb_top --
# 
#     Line         Item                      Count     Source 
#     ----         ----                      -----     ------ 
#   File tb_top.sv
#     19              1                        100     
#     19              2                         99     
#     22              1                          1     
#     23              1                          1     
#     27              1                          1     
#     28              1                          1     
#     29              1                          1     
#     30              1                          1     
#     34              1                          1     
#     35              1                          1     
# Toggle Coverage:
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Toggles                          2         2         0   100.00%
# 
# ================================Toggle Details================================
# 
# Toggle Coverage for instance /tb_top --
# 
#                                               Node      1H->0L      0L->1H  "Coverage"
#                                               ---------------------------------------
# 
# Total Node Count     =          1 
# Toggled Node Count   =          1 
# Untoggled Node Count =          0 
# 
# Toggle Coverage      =     100.00% (2 of 2 bins)
# 
# =================================================================================
# === Instance: /my_pkg
# === Design Unit: work.my_pkg
# =================================================================================
# 
# Covergroup Coverage:
#     Covergroups                      3        na        na    97.91%
#         Coverpoints/Crosses         10        na        na        na
#             Covergroup Bins         25        24         1    96.00%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /my_pkg/my_subscriber/CG_ADDR                    93.75%        100          -    Uncovered            
#     covered/total bins:                                    15         16          -                      
#     missing/total bins:                                     1         16          -                      
#     % Hit:                                             93.75%        100          -                      
#     Coverpoint CP_ADDR                                 93.75%        100          -    Uncovered            
#         covered/total bins:                                15         16          -                      
#         missing/total bins:                                 1         16          -                      
#         % Hit:                                         93.75%        100          -                      
#         bin auto[0]                                         1          1          -    Covered              
#         bin auto[1]                                         2          1          -    Covered              
#         bin auto[2]                                         0          1          -    ZERO                 
#         bin auto[3]                                         5          1          -    Covered              
#         bin auto[4]                                         1          1          -    Covered              
#         bin auto[5]                                         1          1          -    Covered              
#         bin auto[6]                                         4          1          -    Covered              
#         bin auto[7]                                         1          1          -    Covered              
#         bin auto[8]                                         5          1          -    Covered              
#         bin auto[9]                                         2          1          -    Covered              
#         bin auto[10]                                        3          1          -    Covered              
#         bin auto[11]                                        1          1          -    Covered              
#         bin auto[12]                                        2          1          -    Covered              
#         bin auto[13]                                        3          1          -    Covered              
#         bin auto[14]                                        1          1          -    Covered              
#         bin auto[15]                                        2          1          -    Covered              
#  TYPE /my_pkg/my_subscriber/CG_RST                    100.00%        100          -    Covered              
#     covered/total bins:                                     4          4          -                      
#     missing/total bins:                                     0          4          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint CP_VALID                               100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_valid                                      18          1          -    Covered              
#     Coverpoint CP_RST                                 100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_rst                                         5          1          -    Covered              
#     Coverpoint CP_ODATA                               100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_odata                                      28          1          -    Covered              
#     Cross CP_CROSS_VALID_RST                          100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <bin_valid,bin_rst,bin_odata>               5          1          -    Covered              
#  TYPE /my_pkg/my_subscriber/CG_READ                   100.00%        100          -    Covered              
#     covered/total bins:                                     5          5          -                      
#     missing/total bins:                                     0          5          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint CP_WE                                  100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_valid                                      17          1          -    Covered              
#     Coverpoint CP_RST                                 100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_rst                                        29          1          -    Covered              
#     Coverpoint CP_ODATA                               100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_odata                                      31          1          -    Covered              
#     Coverpoint CP_VALID                               100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_valid                                      16          1          -    Covered              
#     Cross CP_CROSS_VALID_RST                          100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <bin_valid,bin_valid,bin_rst,bin_odata> 
#                                                            11          1          -    Covered              
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /my_pkg/my_subscriber/CG_ADDR                    93.75%        100          -    Uncovered            
#     covered/total bins:                                    15         16          -                      
#     missing/total bins:                                     1         16          -                      
#     % Hit:                                             93.75%        100          -                      
#     Coverpoint CP_ADDR                                 93.75%        100          -    Uncovered            
#         covered/total bins:                                15         16          -                      
#         missing/total bins:                                 1         16          -                      
#         % Hit:                                         93.75%        100          -                      
#         bin auto[0]                                         1          1          -    Covered              
#         bin auto[1]                                         2          1          -    Covered              
#         bin auto[2]                                         0          1          -    ZERO                 
#         bin auto[3]                                         5          1          -    Covered              
#         bin auto[4]                                         1          1          -    Covered              
#         bin auto[5]                                         1          1          -    Covered              
#         bin auto[6]                                         4          1          -    Covered              
#         bin auto[7]                                         1          1          -    Covered              
#         bin auto[8]                                         5          1          -    Covered              
#         bin auto[9]                                         2          1          -    Covered              
#         bin auto[10]                                        3          1          -    Covered              
#         bin auto[11]                                        1          1          -    Covered              
#         bin auto[12]                                        2          1          -    Covered              
#         bin auto[13]                                        3          1          -    Covered              
#         bin auto[14]                                        1          1          -    Covered              
#         bin auto[15]                                        2          1          -    Covered              
#  TYPE /my_pkg/my_subscriber/CG_RST                    100.00%        100          -    Covered              
#     covered/total bins:                                     4          4          -                      
#     missing/total bins:                                     0          4          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint CP_VALID                               100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_valid                                      18          1          -    Covered              
#     Coverpoint CP_RST                                 100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_rst                                         5          1          -    Covered              
#     Coverpoint CP_ODATA                               100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_odata                                      28          1          -    Covered              
#     Cross CP_CROSS_VALID_RST                          100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <bin_valid,bin_rst,bin_odata>               5          1          -    Covered              
#  TYPE /my_pkg/my_subscriber/CG_READ                   100.00%        100          -    Covered              
#     covered/total bins:                                     5          5          -                      
#     missing/total bins:                                     0          5          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint CP_WE                                  100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_valid                                      17          1          -    Covered              
#     Coverpoint CP_RST                                 100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_rst                                        29          1          -    Covered              
#     Coverpoint CP_ODATA                               100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_odata                                      31          1          -    Covered              
#     Coverpoint CP_VALID                               100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin bin_valid                                      16          1          -    Covered              
#     Cross CP_CROSS_VALID_RST                          100.00%        100          -    Covered              
#         covered/total bins:                                 1          1          -                      
#         missing/total bins:                                 0          1          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin <bin_valid,bin_valid,bin_rst,bin_odata> 
#                                                            11          1          -    Covered              
# 
# TOTAL COVERGROUP COVERAGE: 97.91%  COVERGROUP TYPES: 3
# 
# Total Coverage By Instance (filtered view): 99.30%
# 
# 
# End time: 21:14:37 on Jan 10,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 7
