{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "eq", "type": "output port"}, {"id": 3, "content": "gt", "type": "output port"}, {"id": 4, "content": "lt", "type": "output port"}, {"id": 5, "content": "comp_slice1", "type": "submodule"}, {"id": 6, "content": "comp_slice2", "type": "submodule"}, {"id": 7, "content": "comp_slice3", "type": "submodule"}, {"id": 8, "content": "comp_slice4", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 7, 8, 6, 5, 7, 8, 6, 5, 7, 8, 6, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}