// Seed: 363995852
module module_0 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    output wand id_6
);
  logic id_8;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_37 = 32'd42,
    parameter id_4  = 32'd16
) (
    output wor id_0,
    output uwire id_1,
    input uwire id_2,
    input wire id_3,
    output uwire _id_4,
    inout supply0 id_5,
    input wire id_6,
    output wor id_7,
    input wor id_8,
    input uwire id_9,
    output tri0 id_10,
    output wor id_11,
    input wire id_12,
    output uwire id_13,
    output tri0 id_14,
    input supply1 id_15,
    input tri id_16,
    input uwire id_17,
    input wand id_18,
    input supply1 id_19,
    input tri0 id_20,
    input wire id_21
    , id_35,
    input tri id_22,
    input tri0 id_23,
    input tri id_24,
    output wor id_25,
    input supply1 id_26,
    input tri id_27,
    output wand id_28,
    input wor id_29,
    output tri id_30,
    input wand id_31,
    input wand id_32,
    input uwire id_33
);
  logic [id_4 : 1] id_36 = id_2;
  wire _id_37;
  module_0 modCall_1 (
      id_33,
      id_27,
      id_5,
      id_32,
      id_10,
      id_24,
      id_10
  );
  logic [-1 : -1] id_38 = id_17;
  assign id_35[id_37] = (id_21);
endmodule
