 ```verilog
always @* begin
    out_and = in[3] & in[2] & in[1] & in[0];
end

always @* begin
    out_or = in[3] | in[2] | in[1] | in[0];
end

assign out_xor = in[3] ^ in[2] ^ in[1] ^ in[0];
```