$date
	Fri Mar 13 08:39:58 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BancoPruebas $end
$var wire 3 ! Q [2:0] $end
$var wire 1 " clk $end
$scope module r1 $end
$var reg 1 # reloj $end
$upscope $end
$scope module c1 $end
$var wire 1 " reloj $end
$var reg 3 $ Q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
x#
x"
b0 !
$end
#29
0#
0"
#30
1#
1"
#34
b1 $
b1 !
#36
0#
0"
#41
b10 $
b10 !
#42
1#
1"
#48
0#
0"
#53
b11 $
b11 !
#54
1#
1"
#60
0#
0"
#65
b100 $
b100 !
#66
1#
1"
#72
0#
0"
#77
b101 $
b101 !
#78
1#
1"
#84
0#
0"
#89
b110 $
b110 !
#90
1#
1"
#96
0#
0"
#101
b111 $
b111 !
#102
1#
1"
#108
0#
0"
#113
b0 $
b0 !
#114
1#
1"
#120
0#
0"
#125
b1 $
b1 !
#126
1#
1"
#132
0#
0"
#137
b10 $
b10 !
#138
1#
1"
#144
0#
0"
#149
b11 $
b11 !
#150
1#
1"
#156
0#
0"
#161
b100 $
b100 !
#162
1#
1"
#168
0#
0"
#173
b101 $
b101 !
#174
1#
1"
#180
0#
0"
#185
b110 $
b110 !
#186
1#
1"
#192
0#
0"
#197
b111 $
b111 !
#198
1#
1"
#204
0#
0"
#209
b0 $
b0 !
#210
1#
1"
#216
0#
0"
#221
b1 $
b1 !
#222
1#
1"
#228
0#
0"
#233
b10 $
b10 !
#234
1#
1"
#240
0#
0"
#245
b11 $
b11 !
#246
1#
1"
#252
0#
0"
#257
b100 $
b100 !
#258
1#
1"
#264
0#
0"
#269
b101 $
b101 !
#270
1#
1"
#276
0#
0"
#281
b110 $
b110 !
#282
1#
1"
#288
0#
0"
#293
b111 $
b111 !
#294
1#
1"
#300
0#
0"
#305
b0 $
b0 !
#306
1#
1"
#312
0#
0"
#317
b1 $
b1 !
#318
1#
1"
#324
0#
0"
#329
b10 $
b10 !
#330
1#
1"
#336
0#
0"
#341
b11 $
b11 !
#342
1#
1"
#348
0#
0"
#353
b100 $
b100 !
#354
1#
1"
#360
0#
0"
#365
b101 $
b101 !
#366
1#
1"
#372
0#
0"
#377
b110 $
b110 !
#378
1#
1"
#384
0#
0"
#389
b111 $
b111 !
#390
1#
1"
#396
0#
0"
#401
b0 $
b0 !
#402
1#
1"
#408
0#
0"
#413
b1 $
b1 !
#414
1#
1"
#420
0#
0"
#425
b10 $
b10 !
#426
1#
1"
#432
0#
0"
#437
b11 $
b11 !
#438
1#
1"
#444
0#
0"
#449
b100 $
b100 !
#450
1#
1"
#456
0#
0"
#461
b101 $
b101 !
#462
1#
1"
#468
0#
0"
#473
b110 $
b110 !
#474
1#
1"
#480
0#
0"
#485
b111 $
b111 !
#486
1#
1"
#492
0#
0"
#497
b0 $
b0 !
#498
1#
1"
#500
