// Seed: 4053055548
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    output wand id_5,
    output wor id_6,
    input wor id_7,
    output wire id_8,
    output wire id_9,
    input wire id_10,
    output wire id_11,
    output tri0 id_12,
    input supply0 id_13
);
  wire id_15;
  wire id_16;
  wor  id_17 = 1;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wand id_4,
    output logic id_5,
    input supply1 id_6
);
  initial assert (1);
  always @(1 or posedge 1 & 1) id_5 <= ~id_2;
  module_0(
      id_3, id_2, id_4, id_2, id_3, id_0, id_1, id_2, id_0, id_4, id_2, id_4, id_4, id_6
  );
  tri1 id_8;
  tri0 id_9 = 1;
  wire id_10;
  wire id_11;
  assign id_0 = id_8;
endmodule
