/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [10:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = ~celloutsig_0_27z;
  assign celloutsig_1_4z = ~celloutsig_1_3z;
  assign celloutsig_0_6z = ~celloutsig_0_0z;
  assign celloutsig_1_11z = ~celloutsig_1_9z;
  assign celloutsig_0_7z = ~celloutsig_0_4z;
  assign celloutsig_1_17z = ~celloutsig_1_13z[0];
  assign celloutsig_0_12z = ~_00_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= { in_data[103:101], celloutsig_1_1z };
  reg [10:0] _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _11_ <= 11'h000;
    else _11_ <= { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign { _02_[10], _00_, _02_[8:0] } = _11_;
  assign celloutsig_0_0z = in_data[85:80] > in_data[67:62];
  assign celloutsig_1_0z = in_data[159:117] > in_data[163:121];
  assign celloutsig_1_2z = { in_data[191:170], celloutsig_1_1z } > in_data[146:124];
  assign celloutsig_1_6z = in_data[131:127] > in_data[135:131];
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z } > { in_data[165:158], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_0z } > { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_1_15z = { in_data[182:163], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } > { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[174:163], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_3z } > { celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_3z } > _01_;
  assign celloutsig_0_8z = { in_data[34:29], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z } > { in_data[74:61], celloutsig_0_5z };
  assign celloutsig_0_17z = { _02_[6:0], celloutsig_0_4z } > { celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_10z, _02_[10], _00_, _02_[8:0], celloutsig_0_13z } > { _02_[8:3], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_15z, _02_[10], _00_, _02_[8:0] };
  assign celloutsig_0_24z = { in_data[49:46], celloutsig_0_10z } > { _02_[6:4], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_27z = { in_data[74], celloutsig_0_23z, celloutsig_0_17z } > { celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_5z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } <= in_data[55:53];
  assign celloutsig_1_12z = { in_data[130], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_3z, _01_ } <= { in_data[142:139], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z, _01_, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } <= { _02_[8:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_13z = { in_data[54:30], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z } <= { in_data[40:30], celloutsig_0_8z, _02_[10], _00_, _02_[8:0], _02_[10], _00_, _02_[8:0] };
  assign celloutsig_0_1z = in_data[91:81] <= in_data[36:26];
  assign celloutsig_0_14z = { _02_[1:0], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z } <= { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_6z, _02_[10], _00_, _02_[8:0] } <= { in_data[51:42], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_8z } <= { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_7z } <= { in_data[4:3], celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_29z = { in_data[47:40], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_2z } <= { celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_0_4z = { in_data[16:15], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } || { in_data[90:88], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_5z = { in_data[17:7], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } || { in_data[53:44], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[145:141], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } || { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[117:114] || { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[161:159] || { in_data[190], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z } || { in_data[77:75], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_13z, _02_[10], _00_, _02_[8:0], celloutsig_0_2z } || { celloutsig_0_1z, _02_[10], _00_, _02_[8:0], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_10z } || { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_7z, _02_[10], _00_, _02_[8:0], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z } || { _00_, _02_[8:4], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_58z = celloutsig_0_24z & ~(celloutsig_0_29z);
  assign celloutsig_0_59z = celloutsig_0_12z & ~(celloutsig_0_45z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_18z = celloutsig_0_17z & ~(_02_[2]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_0_26z = in_data[27] & ~(celloutsig_0_12z);
  always_latch
    if (clkin_data[64]) celloutsig_1_13z = 3'h0;
    else if (clkin_data[160]) celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z };
  assign _02_[9] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
