LIBRARY ieee ;
USE ieee.std_logic_1164.all ; 

entity flipflop is
	port(
		data : in std_logic;
		clk : in std_logic;
		reset : in std_logic;
		q : out std_logic
		);
end entity flipflop;

architecture logic of flipflop is
	signal t: std_logic;

begin
	process(clk)
	if (rising_edge(clk)) then
      if (reset = '0') then
          t <= '0';
       else
          t <= not t;
        end if;
    end if;
    end process;
    q <= t;
end architecture;