# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../../zLabAll/zLabAll/Demo_01/Demo_01.srcs/sources_1/new/One_Bit_Comparator.vhd" \
"../../../../../../../../../zLabAll/zLabAll/Demo_01/Demo_01.srcs/sources_1/new/two_bits_comparator.vhd" \

# Do not sort compile order
nosort
