
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980497 heartbeat IPC: 3.35515 cumulative IPC: 3.35515 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362445 heartbeat IPC: 2.95688 cumulative IPC: 3.14345 (Simulation time: 0 hr 1 min 42 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8127029 (Simulation time: 0 hr 2 min 7 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25984073 heartbeat IPC: 0.509642 cumulative IPC: 0.280001 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 62670663 heartbeat IPC: 0.272579 cumulative IPC: 0.275009 (Simulation time: 0 hr 4 min 3 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 98694559 heartbeat IPC: 0.277594 cumulative IPC: 0.276037 (Simulation time: 0 hr 5 min 19 sec) 
Finished CPU 0 instructions: 25000000 cycles: 90567548 cumulative IPC: 0.276037 (Simulation time: 0 hr 5 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.276037 instructions: 25000000 cycles: 90567548
cpu0_DTLB TOTAL     ACCESS:    6314098  HIT:    5876521  MISS:     437577
cpu0_DTLB LOAD      ACCESS:    5889254  HIT:    5609016  MISS:     280238
cpu0_DTLB RFO       ACCESS:     424844  HIT:     267505  MISS:     157339
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3325 cycles
cpu0_ITLB TOTAL     ACCESS:    2383394  HIT:    2383394  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383394  HIT:    2383394  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I LOAD      ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437577  HIT:     432147  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280238  HIT:     275553  MISS:       4685
cpu0_STLB RFO       ACCESS:     157339  HIT:     156594  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 180.836 cycles
cpu0_L1D TOTAL     ACCESS:    6194115  HIT:    4951932  MISS:    1242183
cpu0_L1D LOAD      ACCESS:    5558634  HIT:    4432844  MISS:    1125790
cpu0_L1D RFO       ACCESS:     630078  HIT:     515635  MISS:     114443
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 128.397 cycles
cpu0_L2C TOTAL     ACCESS:    3679106  HIT:    2385254  MISS:    1293852
cpu0_L2C LOAD      ACCESS:    1125785  HIT:     134611  MISS:     991174
cpu0_L2C RFO       ACCESS:     114438  HIT:      73922  MISS:      40516
cpu0_L2C PREFETCH  ACCESS:    2088858  HIT:    1829657  MISS:     259201
cpu0_L2C WRITEBACK ACCESS:     348075  HIT:     345678  MISS:       2397
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1386  MISS:        564
cpu0_L2C PREFETCH  REQUESTED:    2587601  ISSUED:    2104746  USEFUL:     221028  USELESS:      38133
cpu0_L2C AVERAGE MISS LATENCY: 122.134 cycles
LLC TOTAL     ACCESS:    1535240  HIT:     907516  MISS:     627724
LLC LOAD      ACCESS:     991174  HIT:     416692  MISS:     574482
LLC RFO       ACCESS:      40516  HIT:      14664  MISS:      25852
LLC PREFETCH  ACCESS:     259790  HIT:     234184  MISS:      25606
LLC WRITEBACK ACCESS:     243196  HIT:     241643  MISS:       1553
LLC TRANSLATION ACCESS:        564  HIT:        333  MISS:        231
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 209.142 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      49317  ROW_BUFFER_MISS:     576488
 DBUS AVG_CONGESTED_CYCLE:    3.95251
 WQ ROW_BUFFER_HIT:      43420  ROW_BUFFER_MISS:     162811  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1921
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

