\section{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{de archivos}{\pageref{group___plantilla}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{System Controls not in S\+CB (S\+Cn\+S\+CB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Floating Point Unit (F\+PU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{F\+PU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{S\+AU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{B\+O\+A\+RD\+: Common board functions}{\pageref{group___b_o_a_r_d___c_o_m_m_o_n___a_p_i}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx A/D conversion driver}{\pageref{group___a_d_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx A\+ES Engine driver}{\pageref{group___a_e_s__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Alarm Timer driver}{\pageref{group___a_t_i_m_e_r__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx C\+C\+AN driver}{\pageref{group___c_c_a_n__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx support functions}{\pageref{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx Peripheral addresses and register set declarations}{\pageref{group___p_e_r_i_p_h__18_x_x___b_a_s_e}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx Peripheral addresses and register set declarations}{\pageref{group___p_e_r_i_p_h__43_x_x___b_a_s_e}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Clock Driver}{\pageref{group___c_l_o_c_k__18_x_x__43_x_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Clock Driver driver options}{\pageref{group___c_l_o_c_k__18_x_x__43_x_x___o_p_t_i_o_n_s}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx C\+M\+S\+IS include file}{\pageref{group___c_m_s_i_s__18_x_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx Cortex C\+M\+S\+IS definitions}{\pageref{group___c_m_s_i_s__18_x_x___c_o_m_m_o_n}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx peripheral interrupt numbers}{\pageref{group___c_m_s_i_s__18_x_x___i_r_q}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx C\+M\+S\+IS include file}{\pageref{group___c_m_s_i_s__43_x_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx Cortex C\+M\+S\+IS definitions}{\pageref{group___c_m_s_i_s__43_x_x___c_o_m_m_o_n}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx peripheral interrupt numbers}{\pageref{group___c_m_s_i_s__43_x_x___i_r_q}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx C\+M\+S\+IS include file}{\pageref{group___c_m_s_i_s__43_x_x___m0}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx (M0 Core) Cortex C\+M\+S\+IS definitions}{\pageref{group___c_m_s_i_s__43_x_x___m0___c_o_m_m_o_n}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx (M0 Core) peripheral interrupt numbers}{\pageref{group___c_m_s_i_s__43_x_x___m0___i_r_q}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx C\+R\+EG driver}{\pageref{group___c_r_e_g__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx D/A conversion driver}{\pageref{group___d_a_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: Common Chip E\+E\+P\+R\+OM commands}{\pageref{group___c_o_m_m_o_n___e_e_p_r_o_m}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx E\+E\+P\+R\+OM driver}{\pageref{group___e_e_p_r_o_m__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx External Memory Controller driver}{\pageref{group___e_m_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Ethernet driver}{\pageref{group___e_n_e_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Event router driver}{\pageref{group___e_v_r_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx F\+L\+A\+SH Memory Controller driver}{\pageref{group___f_m_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx G\+I\+MA driver}{\pageref{group___g_i_m_a__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx General Purpose D\+MA driver}{\pageref{group___g_p_d_m_a__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx G\+P\+IO driver}{\pageref{group___g_p_i_o__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx G\+P\+IO group driver}{\pageref{group___g_p_i_o_g_p__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx High speed A\+DC driver}{\pageref{group___h_s_a_d_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx\+\_\+43xx I2C driver}{\pageref{group___i2_c__18_x_x__43_x_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx I2C master-\/only driver}{\pageref{group___i2_c_m__18_x_x__43_x_x}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx I2S driver}{\pageref{group___i2_s__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: Common Chip I\+S\+P/\+I\+AP commands and return codes}{\pageref{group___c_o_m_m_o_n___i_a_p}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Flash I\+AP driver}{\pageref{group___i_a_p__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx L\+CD driver}{\pageref{group___l_c_d__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+PC Common Types}{\pageref{group___l_p_c___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+PC Public Types}{\pageref{group___l_p_c___types___public___types}}{}
\item \contentsline{section}{L\+PC Public Macros}{\pageref{group___l_p_c___types___public___macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Motor Control P\+WM driver}{\pageref{group___m_c_p_w_m__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx O\+TP Controller driver}{\pageref{group___o_t_p__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}{\pageref{group___p_i_n_i_n_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Power Management Controller driver}{\pageref{group___p_m_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Quadrature Encoder Interface driver}{\pageref{group___q_e_i__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Reset Generator Unit (R\+GU) driver}{\pageref{group___r_g_u__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: Simple ring buffer implementation}{\pageref{group___ring___buffer}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Repetitive Interrupt Timer driver}{\pageref{group___r_i_t_i_m_e_r__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx\+\_\+43xx R\+OM A\+PI declarations and functions}{\pageref{group___r_o_m_a_p_i__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Real Time Clock driver}{\pageref{group___r_t_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: R\+TC tick to (a more) Universal Time conversion functions}{\pageref{group___r_t_c___u_t}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx State Configurable Timer driver}{\pageref{group___s_c_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18\+X\+X\+\_\+43\+XX State Configurable Timer P\+WM driver}{\pageref{group___s_c_t___p_w_m__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+CU Driver (configures pin functions)}{\pageref{group___s_c_u__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+D/\+S\+D\+IO driver}{\pageref{group___s_d_i_f__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+D\+IO Card driver}{\pageref{group___s_d_i_o__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: Common S\+D/\+M\+MC definitions}{\pageref{group___c_h_i_p___s_d_m_m_c___definitions}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+D/\+M\+MC driver}{\pageref{group___s_d_m_m_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx Serial G\+P\+IO driver}{\pageref{group___s_g_p_i_o__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx S\+PI driver}{\pageref{group___s_p_i__43_x_x}}{}
\item \contentsline{section}{L\+P\+C\+S\+P\+I\+F\+I\+L\+IB hardware definitions and A\+PI functions}{\pageref{group___l_p_c_s_p_i_f_i_l_i_b___h_w___a_p_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+P\+C\+S\+P\+I\+F\+I\+L\+IB primative A\+PI functions}{\pageref{group___l_p_c_s_p_i_f_i_l_i_b___h_w___p_r_i_m}}{}
\item \contentsline{section}{L\+P\+C\+S\+P\+I\+F\+I\+L\+IB hardware support A\+PI functions}{\pageref{group___l_p_c_s_p_i_f_i_l_i_b___h_w___l2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+SP driver}{\pageref{group___s_s_p__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: Stopwatch primitives.}{\pageref{group___stop___watch}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}{\pageref{group___t_i_m_e_r__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx U\+A\+RT driver}{\pageref{group___u_a_r_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx U\+S\+B\+HS Device, Host, \& O\+TG driver}{\pageref{group___u_s_b_h_s__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Windowed Watchdog driver}{\pageref{group___w_w_d_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{Communication Device Class (C\+DC) Function Driver}{\pageref{group___u_s_b_d___c_d_c}}{}
\item \contentsline{section}{U\+SB Core Layer}{\pageref{group___u_s_b_d___core}}{}
\item \contentsline{section}{Device Firmware Upgrade (D\+FU) Class Function Driver}{\pageref{group___u_s_b_d___d_f_u}}{}
\item \contentsline{section}{H\+ID Class Function Driver}{\pageref{group___u_s_b_d___h_i_d}}{}
\item \contentsline{section}{U\+SB Device Controller Driver}{\pageref{group___u_s_b_d___h_w}}{}
\item \contentsline{section}{Mass Storage Class (M\+SC) Function Driver}{\pageref{group___u_s_b_d___m_s_c}}{}
\item \contentsline{section}{x\+Co\+Routine\+Create}{\pageref{group__x_co_routine_create}}{}
\item \contentsline{section}{v\+Co\+Routine\+Schedule}{\pageref{group__v_co_routine_schedule}}{}
\item \contentsline{section}{cr\+S\+T\+A\+RT}{\pageref{group__cr_s_t_a_r_t}}{}
\item \contentsline{section}{cr\+D\+E\+L\+AY}{\pageref{group__cr_d_e_l_a_y}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+S\+E\+ND}{\pageref{group__cr_q_u_e_u_e___s_e_n_d}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+R\+E\+C\+E\+I\+VE}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+S\+E\+N\+D\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}{\pageref{group__cr_q_u_e_u_e___s_e_n_d___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{cr\+Q\+U\+E\+U\+E\+\_\+\+R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+R\+O\+M\+\_\+\+I\+SR}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{Event\+Group}{\pageref{group___event_group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Event\+Group\+Handle\+\_\+t}{\pageref{group___event_group_handle__t}}{}
\item \contentsline{section}{x\+Event\+Group\+Create}{\pageref{group__x_event_group_create}}{}
\item \contentsline{section}{x\+Event\+Group\+Wait\+Bits}{\pageref{group__x_event_group_wait_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits}{\pageref{group__x_event_group_clear_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_clear_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits}{\pageref{group__x_event_group_set_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_set_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Sync}{\pageref{group__x_event_group_sync}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits}{\pageref{group__x_event_group_get_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits\+From\+I\+SR}{\pageref{group__x_event_group_get_bits_from_i_s_r}}{}
\end{DoxyCompactList}
\item \contentsline{section}{x\+Message\+Buffer\+Create}{\pageref{group__x_message_buffer_create}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Create\+Static}{\pageref{group__x_message_buffer_create_static}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send}{\pageref{group__x_message_buffer_send}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+From\+I\+SR}{\pageref{group__x_message_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive}{\pageref{group__x_message_buffer_receive}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+From\+I\+SR}{\pageref{group__x_message_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Reset}{\pageref{group__x_message_buffer_reset}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Space\+Available}{\pageref{group__x_message_buffer_space_available}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Next\+Length\+Bytes}{\pageref{group__x_message_buffer_next_length_bytes}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+Completed\+From\+I\+SR}{\pageref{group__x_message_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+Completed\+From\+I\+SR}{\pageref{group__x_message_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Create}{\pageref{group__x_queue_create}}{}
\item \contentsline{section}{x\+Queue\+Create\+Static}{\pageref{group__x_queue_create_static}}{}
\item \contentsline{section}{x\+Queue\+Send}{\pageref{group__x_queue_send}}{}
\item \contentsline{section}{x\+Queue\+Overwrite}{\pageref{group__x_queue_overwrite}}{}
\item \contentsline{section}{x\+Queue\+Peek}{\pageref{group__x_queue_peek}}{}
\item \contentsline{section}{x\+Queue\+Peek\+From\+I\+SR}{\pageref{group__x_queue_peek_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive}{\pageref{group__x_queue_receive}}{}
\item \contentsline{section}{ux\+Queue\+Messages\+Waiting}{\pageref{group__ux_queue_messages_waiting}}{}
\item \contentsline{section}{v\+Queue\+Delete}{\pageref{group__v_queue_delete}}{}
\item \contentsline{section}{x\+Queue\+Send\+From\+I\+SR}{\pageref{group__x_queue_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Overwrite\+From\+I\+SR}{\pageref{group__x_queue_overwrite_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive\+From\+I\+SR}{\pageref{group__x_queue_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Semaphore\+Create\+Binary}{\pageref{group__v_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary}{\pageref{group__x_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary\+Static}{\pageref{group__x_semaphore_create_binary_static}}{}
\item \contentsline{section}{x\+Semaphore\+Take}{\pageref{group__x_semaphore_take}}{}
\item \contentsline{section}{x\+Semaphore\+Take\+Recursive}{\pageref{group__x_semaphore_take_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give}{\pageref{group__x_semaphore_give}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+Recursive}{\pageref{group__x_semaphore_give_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+From\+I\+SR}{\pageref{group__x_semaphore_give_from_i_s_r}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex}{\pageref{group__x_semaphore_create_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex\+Static}{\pageref{group__x_semaphore_create_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex}{\pageref{group__x_semaphore_create_recursive_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex\+Static}{\pageref{group__x_semaphore_create_recursive_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting}{\pageref{group__x_semaphore_create_counting}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting\+Static}{\pageref{group__x_semaphore_create_counting_static}}{}
\item \contentsline{section}{v\+Semaphore\+Delete}{\pageref{group__v_semaphore_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create}{\pageref{group__x_stream_buffer_create}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create\+Static}{\pageref{group__x_stream_buffer_create_static}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send}{\pageref{group__x_stream_buffer_send}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+From\+I\+SR}{\pageref{group__x_stream_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive}{\pageref{group__x_stream_buffer_receive}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+From\+I\+SR}{\pageref{group__x_stream_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Stream\+Buffer\+Delete}{\pageref{group__v_stream_buffer_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Full}{\pageref{group__x_stream_buffer_is_full}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Empty}{\pageref{group__x_stream_buffer_is_empty}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Reset}{\pageref{group__x_stream_buffer_reset}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Spaces\+Available}{\pageref{group__x_stream_buffer_spaces_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Bytes\+Available}{\pageref{group__x_stream_buffer_bytes_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Set\+Trigger\+Level}{\pageref{group__x_stream_buffer_set_trigger_level}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+Completed\+From\+I\+SR}{\pageref{group__x_stream_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+Completed\+From\+I\+SR}{\pageref{group__x_stream_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{Task\+Handle\+\_\+t}{\pageref{group___task_handle__t}}{}
\item \contentsline{section}{task\+Y\+I\+E\+LD}{\pageref{group__task_y_i_e_l_d}}{}
\item \contentsline{section}{task\+E\+N\+T\+E\+R\+\_\+\+C\+R\+I\+T\+I\+C\+AL}{\pageref{group__task_e_n_t_e_r___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+E\+X\+I\+T\+\_\+\+C\+R\+I\+T\+I\+C\+AL}{\pageref{group__task_e_x_i_t___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}{\pageref{group__task_d_i_s_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{task\+E\+N\+A\+B\+L\+E\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+TS}{\pageref{group__task_e_n_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{x\+Task\+Create}{\pageref{group__x_task_create}}{}
\item \contentsline{section}{x\+Task\+Create\+Static}{\pageref{group__x_task_create_static}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted}{\pageref{group__x_task_create_restricted}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted\+Static}{\pageref{group__x_task_create_restricted_static}}{}
\item \contentsline{section}{v\+Task\+Delete}{\pageref{group__v_task_delete}}{}
\item \contentsline{section}{v\+Task\+Delay}{\pageref{group__v_task_delay}}{}
\item \contentsline{section}{x\+Task\+Delay\+Until}{\pageref{group__x_task_delay_until}}{}
\item \contentsline{section}{x\+Task\+Abort\+Delay}{\pageref{group__x_task_abort_delay}}{}
\item \contentsline{section}{ux\+Task\+Priority\+Get}{\pageref{group__ux_task_priority_get}}{}
\item \contentsline{section}{v\+Task\+Get\+Info}{\pageref{group__v_task_get_info}}{}
\item \contentsline{section}{v\+Task\+Priority\+Set}{\pageref{group__v_task_priority_set}}{}
\item \contentsline{section}{v\+Task\+Suspend}{\pageref{group__v_task_suspend}}{}
\item \contentsline{section}{v\+Task\+Resume}{\pageref{group__v_task_resume}}{}
\item \contentsline{section}{v\+Task\+Resume\+From\+I\+SR}{\pageref{group__v_task_resume_from_i_s_r}}{}
\item \contentsline{section}{v\+Task\+Start\+Scheduler}{\pageref{group__v_task_start_scheduler}}{}
\item \contentsline{section}{v\+Task\+End\+Scheduler}{\pageref{group__v_task_end_scheduler}}{}
\item \contentsline{section}{v\+Task\+Suspend\+All}{\pageref{group__v_task_suspend_all}}{}
\item \contentsline{section}{x\+Task\+Resume\+All}{\pageref{group__x_task_resume_all}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count}{\pageref{group__x_task_get_tick_count}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count\+From\+I\+SR}{\pageref{group__x_task_get_tick_count_from_i_s_r}}{}
\item \contentsline{section}{ux\+Task\+Get\+Number\+Of\+Tasks}{\pageref{group__ux_task_get_number_of_tasks}}{}
\item \contentsline{section}{pc\+Task\+Get\+Name}{\pageref{group__pc_task_get_name}}{}
\item \contentsline{section}{pc\+Task\+Get\+Handle}{\pageref{group__pc_task_get_handle}}{}
\item \contentsline{section}{v\+Task\+List}{\pageref{group__v_task_list}}{}
\item \contentsline{section}{v\+Task\+Get\+Run\+Time\+Stats}{\pageref{group__v_task_get_run_time_stats}}{}
\item \contentsline{section}{ul\+Task\+Get\+Idle\+Run\+Time\+Counter}{\pageref{group__ul_task_get_idle_run_time_counter}}{}
\item \contentsline{section}{x\+Task\+Notify\+Indexed}{\pageref{group__x_task_notify_indexed}}{}
\item \contentsline{section}{x\+Task\+Notify\+And\+Query\+Indexed}{\pageref{group__x_task_notify_and_query_indexed}}{}
\item \contentsline{section}{x\+Task\+Notify\+Indexed\+From\+I\+SR}{\pageref{group__x_task_notify_indexed_from_i_s_r}}{}
\item \contentsline{section}{x\+Task\+Notify\+And\+Query\+Indexed\+From\+I\+SR}{\pageref{group__x_task_notify_and_query_indexed_from_i_s_r}}{}
\item \contentsline{section}{x\+Task\+Notify\+Wait\+Indexed}{\pageref{group__x_task_notify_wait_indexed}}{}
\item \contentsline{section}{x\+Task\+Notify\+Give\+Indexed}{\pageref{group__x_task_notify_give_indexed}}{}
\item \contentsline{section}{v\+Task\+Notify\+Give\+Indexed\+From\+I\+SR}{\pageref{group__v_task_notify_give_indexed_from_i_s_r}}{}
\item \contentsline{section}{ul\+Task\+Notify\+Take\+Indexed}{\pageref{group__ul_task_notify_take_indexed}}{}
\item \contentsline{section}{x\+Task\+Notify\+State\+Clear\+Indexed}{\pageref{group__x_task_notify_state_clear_indexed}}{}
\item \contentsline{section}{ul\+Task\+Notify\+Value\+Clear}{\pageref{group__ul_task_notify_value_clear}}{}
\item \contentsline{section}{v\+Task\+Set\+Time\+Out\+State}{\pageref{group__v_task_set_time_out_state}}{}
\item \contentsline{section}{x\+Task\+Check\+For\+Time\+Out}{\pageref{group__x_task_check_for_time_out}}{}
\item \contentsline{section}{x\+Task\+Catch\+Up\+Ticks}{\pageref{group__x_task_catch_up_ticks}}{}
\item \contentsline{section}{Proyectos de ejemplo}{\pageref{group__ejemplos}}{}
\item \contentsline{section}{v\+Semaphore\+Create\+Mutex}{\pageref{group__v_semaphore_create_mutex}}{}
\item \contentsline{section}{v\+Task\+Delay\+Until}{\pageref{group__v_task_delay_until}}{}
\item \contentsline{section}{pc\+Task\+Get\+Task\+Name}{\pageref{group__pc_task_get_task_name}}{}
\item \contentsline{section}{x\+Task\+Notify}{\pageref{group__x_task_notify}}{}
\item \contentsline{section}{x\+Task\+Notify\+Wait}{\pageref{group__x_task_notify_wait}}{}
\item \contentsline{section}{x\+Task\+Notify\+Give}{\pageref{group__x_task_notify_give}}{}
\item \contentsline{section}{ul\+Task\+Notify\+Take}{\pageref{group__ul_task_notify_take}}{}
\item \contentsline{section}{H\+AL}{\pageref{group__hal}}{}
\item \contentsline{section}{Boards}{\pageref{group__boards}}{}
\item \contentsline{section}{Module denomination}{\pageref{group__name}}{}
\item \contentsline{section}{Sample projects}{\pageref{group__samples}}{}
\end{DoxyCompactList}
