
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035458                       # Number of seconds simulated
sim_ticks                                 35457715164                       # Number of ticks simulated
final_tick                               563373971823                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 270662                       # Simulator instruction rate (inst/s)
host_op_rate                                   350949                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2986285                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906696                       # Number of bytes of host memory used
host_seconds                                 11873.52                       # Real time elapsed on the host
sim_insts                                  3213707490                       # Number of instructions simulated
sim_ops                                    4166999592                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1201280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1880320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1886208                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4972544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1638528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1638528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9385                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14690                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14736                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38848                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12801                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12801                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33879228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53029926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        36099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53195983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140238703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43319                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54149                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        36099                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             133568                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46210761                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46210761                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46210761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33879228                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53029926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        36099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53195983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186449464                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85030493                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31086291                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25286893                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076844                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13067102                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12237564                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3186232                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91278                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34359862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169772082                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31086291                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15423796                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35650902                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10666091                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5303325                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16788550                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       822848                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83867998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.301040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48217096     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1910013      2.28%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2488167      2.97%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3778494      4.51%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3669537      4.38%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2794395      3.33%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1647546      1.96%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2494657      2.97%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16868093     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83867998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365590                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.996602                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35504827                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5190417                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34350678                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       268441                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8553629                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5270568                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     203053269                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1333                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8553629                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37375606                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1031375                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1421230                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32704427                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2781726                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197153034                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          863                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1199111                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       876143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           77                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274679003                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    918156832                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    918156832                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103929894                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        42036                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23744                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7890370                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18277082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9689948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187108                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2934505                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183264601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147607470                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       276597                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59655130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181314027                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6507                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83867998                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759998                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899083                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29112490     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18433768     21.98%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11844822     14.12%     70.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8147905      9.72%     80.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7631871      9.10%     89.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4061832      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2991045      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896691      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747574      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83867998                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         726146     68.94%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        151124     14.35%     83.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176008     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122818405     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084820      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14559894      9.86%     94.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8127682      5.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147607470                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.735936                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1053283                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007136                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380412810                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242960378                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143445461                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148660753                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       499536                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7009148                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2171                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          847                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2467499                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          155                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8553629                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         604521                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98313                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183304449                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1185517                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18277082                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9689948                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23175                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74526                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          847                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1268955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1175388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2444343                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144758109                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13706961                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2849353                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21643752                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20272957                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7936791                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.702426                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143483234                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143445461                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92152758                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258803136                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.686988                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356073                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60400189                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2111252                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75314369                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631885                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.155110                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28983605     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21656603     28.75%     67.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7993325     10.61%     77.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4571625      6.07%     83.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3807676      5.06%     88.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1840251      2.44%     91.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888295      2.51%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799346      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3773643      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75314369                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3773643                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254845338                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375167469                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1162495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850305                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850305                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.176049                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.176049                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651407839                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198109152                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187594994                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85030493                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31004476                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27111887                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1962873                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15509057                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14911549                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2228537                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61843                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36573016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172554198                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31004476                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17140086                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35515655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9635227                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4136723                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18028689                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83886596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.367462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48370941     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1757242      2.09%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3216573      3.83%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3017631      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4978107      5.93%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5184622      6.18%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1225966      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          920399      1.10%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15215115     18.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83886596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364628                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.029321                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37724632                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3997028                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34372484                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       136897                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7655551                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3367055                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5646                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193031126                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7655551                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39306075                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1361937                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       456026                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32913652                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2193345                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187961549                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        750720                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       884728                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249518052                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    855519093                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    855519093                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162470041                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87047970                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22103                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10822                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5871250                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28960832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6281694                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104268                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2014896                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177901982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21626                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150206746                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199917                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53286018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146314881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83886596                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790593                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841011                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28953585     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15696281     18.71%     53.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13630081     16.25%     69.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8374582      9.98%     79.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8773449     10.46%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5158437      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2277671      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605530      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416980      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83886596                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         589556     66.28%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189790     21.34%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110158     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117779819     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1181828      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10804      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25893605     17.24%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5340690      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150206746                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766504                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             889504                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005922                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385389505                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231210092                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145315552                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151096250                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       366550                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8255825                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          887                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          466                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1536259                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7655551                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         725506                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63962                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177923611                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207780                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28960832                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6281694                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10822                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          466                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1047168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153687                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2200855                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147406113                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24889913                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2800629                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30099747                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22283410                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5209834                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733568                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145477891                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145315552                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89272631                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217754445                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708982                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409969                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109186529                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124008586                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53915778                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968073                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76231045                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626747                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321841                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34990090     45.90%     45.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16182490     21.23%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9065498     11.89%     79.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3065117      4.02%     83.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2936048      3.85%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1221338      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3280050      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       954745      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4535669      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76231045                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109186529                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124008586                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25450442                       # Number of memory references committed
system.switch_cpus1.commit.loads             20705007                       # Number of loads committed
system.switch_cpus1.commit.membars              10804                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19421861                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108245419                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1674343                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4535669                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249619740                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363510823                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31917                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1143897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109186529                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124008586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109186529                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.778764                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.778764                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.284087                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.284087                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       681968502                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190420092                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199043579                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21608                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85030493                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30920663                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25357372                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2011911                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13201814                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12086698                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3153176                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86935                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31970741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169912283                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30920663                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15239874                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36521859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10788460                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6570369                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15640644                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       806502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83806750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.491400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47284891     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3639395      4.34%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3188050      3.80%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3438524      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3027159      3.61%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1570214      1.87%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1027387      1.23%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2707987      3.23%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17923143     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83806750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363642                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.998251                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33621582                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6158009                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34748263                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       541539                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8737355                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5069544                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6452                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201521285                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50866                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8737355                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35292177                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2665021                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       813057                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33588830                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2710308                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     194687293                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14065                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1685270                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       751279                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           12                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    270395464                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    907913094                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    907913094                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167946685                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102448769                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33873                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17876                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7225593                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19175454                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10000450                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       243902                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3249644                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183552232                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147532547                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       281026                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60844540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    185944182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1863                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83806750                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760390                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.908777                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29684537     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17794558     21.23%     56.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11981220     14.30%     70.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7627078      9.10%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7520061      8.97%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4428972      5.28%     94.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3375210      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       742961      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       652153      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83806750                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1081688     70.12%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            40      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        203120     13.17%     83.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       257848     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121382865     82.28%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2016163      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15997      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15712023     10.65%     94.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8405499      5.70%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147532547                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735055                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1542696                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010457                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380695566                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    244431692                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    143399452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149075243                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       264942                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7000264                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          531                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1096                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2283334                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          563                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8737355                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1898984                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       162088                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183586087                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       317428                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19175454                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10000450                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17859                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        117623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7754                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1096                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1233227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1123322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2356549                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144964623                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14765641                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2567924                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22932079                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20550640                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8166438                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.704855                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             143546518                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            143399452                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93566142                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        261320955                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.686447                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358051                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99796488                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122176885                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61412149                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31992                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2037507                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75069395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627519                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171981                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29848351     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20409706     27.19%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8360228     11.14%     78.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4284043      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3683135      4.91%     88.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1804562      2.40%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1995030      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1005656      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3678684      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75069395                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99796488                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122176885                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19892305                       # Number of memory references committed
system.switch_cpus2.commit.loads             12175189                       # Number of loads committed
system.switch_cpus2.commit.membars              15996                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17540335                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109926144                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2409520                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3678684                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254979745                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          375923665                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1223743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99796488                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122176885                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99796488                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852039                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852039                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173655                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173655                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654527204                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196712594                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188983197                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31992                       # number of misc regfile writes
system.l2.replacements                          38849                       # number of replacements
system.l2.tagsinuse                      32767.980212                       # Cycle average of tags in use
system.l2.total_refs                          1198862                       # Total number of references to valid blocks.
system.l2.sampled_refs                          71617                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.739908                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           646.226182                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.592769                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4007.620136                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.174547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6232.020536                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.481053                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6467.579795                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4459.776774                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4977.605128                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5952.903292                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019721                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.122303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000311                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.190186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.197375                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.136102                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.151904                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.181668                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        42881                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39380                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        80742                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  163003                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52434                       # number of Writeback hits
system.l2.Writeback_hits::total                 52434                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        42881                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39380                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        80742                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163003                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        42881                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39380                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        80742                       # number of overall hits
system.l2.overall_hits::total                  163003                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9381                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14690                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14736                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 38844                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14690                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14736                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38848                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9385                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14690                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14736                       # number of overall misses
system.l2.overall_misses::total                 38848                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       564482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    494073576                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       729140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    781063527                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       371117                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    796138222                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2072940064                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       202281                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        202281                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       564482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    494275857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       729140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    781063527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       371117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    796138222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2073142345                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       564482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    494275857                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       729140                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    781063527                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       371117                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    796138222                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2073142345                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        95478                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              201847                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52434                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52434                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52266                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54070                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        95478                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               201851                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52266                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54070                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        95478                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              201851                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.179499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.271685                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.154339                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.192443                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.179562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.271685                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.154339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192459                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.179562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.271685                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.154339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192459                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47040.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52667.474256                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48609.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53169.743159                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 37111.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54026.752307                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53365.772423                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 50570.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 50570.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47040.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52666.580394                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48609.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53169.743159                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 37111.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54026.752307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53365.484581                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47040.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52666.580394                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48609.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53169.743159                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 37111.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54026.752307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53365.484581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12801                       # number of writebacks
system.l2.writebacks::total                     12801                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9381                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14690                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14736                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38844                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38848                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       494574                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    439514873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       641312                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    695994745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       313833                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    711448173                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1848407510                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       178148                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       178148                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       494574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    439693021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       641312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    695994745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       313833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    711448173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1848585658                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       494574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    439693021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       641312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    695994745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       313833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    711448173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1848585658                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.179499                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.271685                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.154339                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.192443                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.179562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.271685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.154339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192459                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.179562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.271685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.154339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192459                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41214.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46851.601428                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42754.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47378.811777                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 31383.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48279.599145                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47585.405983                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        44537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        44537                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41214.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46850.614917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42754.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47378.811777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 31383.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48279.599145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47585.092103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41214.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46850.614917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42754.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47378.811777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 31383.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48279.599145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47585.092103                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997018                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016796152                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2054133.640404                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997018                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16788535                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16788535                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16788535                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16788535                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16788535                       # number of overall hits
system.cpu0.icache.overall_hits::total       16788535                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       737133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       737133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       737133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       737133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       737133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       737133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16788550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16788550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16788550                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16788550                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16788550                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16788550                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49142.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49142.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49142.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49142.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49142.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49142.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       577822                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       577822                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       577822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       577822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       577822                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       577822                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48151.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 48151.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 48151.833333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52266                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173619822                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52522                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3305.659000                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.273177                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.726823                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911223                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088777                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10427211                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10427211                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185147                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185147                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17626                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17626                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17612358                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17612358                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17612358                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17612358                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       133673                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133673                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2955                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2955                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136628                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136628                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136628                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136628                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4557815261                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4557815261                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    174260772                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    174260772                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4732076033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4732076033                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4732076033                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4732076033                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10560884                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10560884                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17748986                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17748986                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17748986                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17748986                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012657                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012657                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000411                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000411                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007698                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007698                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007698                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007698                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34096.752979                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34096.752979                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58971.496447                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58971.496447                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34634.745682                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34634.745682                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34634.745682                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34634.745682                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       600153                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 35303.117647                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23830                       # number of writebacks
system.cpu0.dcache.writebacks::total            23830                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81411                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81411                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2951                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2951                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84362                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84362                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84362                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84362                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52262                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52262                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52266                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52266                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52266                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52266                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    900939954                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    900939954                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       206281                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       206281                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    901146235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    901146235                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    901146235                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    901146235                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17238.910757                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17238.910757                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 51570.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51570.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17241.538189                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17241.538189                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17241.538189                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17241.538189                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996552                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926014595                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708514.012915                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996552                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18028673                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18028673                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18028673                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18028673                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18028673                       # number of overall hits
system.cpu1.icache.overall_hits::total       18028673                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       847949                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       847949                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       847949                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       847949                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       847949                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       847949                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18028689                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18028689                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18028689                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18028689                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18028689                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18028689                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52996.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52996.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52996.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52996.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52996.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52996.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       774718                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       774718                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       774718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       774718                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       774718                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       774718                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51647.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51647.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51647.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51647.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51647.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51647.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54070                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231653368                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54326                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4264.134448                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   214.194261                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    41.805739                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.836696                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.163304                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22605484                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22605484                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4723805                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4723805                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10822                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10822                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10804                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10804                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27329289                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27329289                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27329289                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27329289                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       170925                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       170925                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       170925                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        170925                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       170925                       # number of overall misses
system.cpu1.dcache.overall_misses::total       170925                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6887065444                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6887065444                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6887065444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6887065444                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6887065444                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6887065444                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22776409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22776409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4723805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4723805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10804                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10804                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27500214                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27500214                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27500214                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27500214                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007504                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007504                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006215                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006215                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006215                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006215                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40292.908843                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40292.908843                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40292.908843                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40292.908843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40292.908843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40292.908843                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11365                       # number of writebacks
system.cpu1.dcache.writebacks::total            11365                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       116855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       116855                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       116855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       116855                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       116855                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       116855                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54070                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54070                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54070                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54070                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54070                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1122695502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1122695502                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1122695502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1122695502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1122695502                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1122695502                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20763.741483                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20763.741483                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20763.741483                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20763.741483                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20763.741483                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20763.741483                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996759                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012418959                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1840761.743636                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996759                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15640634                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15640634                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15640634                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15640634                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15640634                       # number of overall hits
system.cpu2.icache.overall_hits::total       15640634                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       423267                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       423267                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       423267                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       423267                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       423267                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       423267                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15640644                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15640644                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15640644                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15640644                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15640644                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15640644                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 42326.700000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42326.700000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 42326.700000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42326.700000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 42326.700000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42326.700000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       386567                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       386567                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       386567                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       386567                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       386567                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       386567                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38656.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 38656.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 38656.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 38656.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 38656.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 38656.700000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95478                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191329563                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95734                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1998.553941                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.572372                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.427628                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916298                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083702                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11605010                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11605010                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7684962                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7684962                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17073                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17073                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15996                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15996                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19289972                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19289972                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19289972                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19289972                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       355529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       355529                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           60                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       355589                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        355589                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       355589                       # number of overall misses
system.cpu2.dcache.overall_misses::total       355589                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10151354090                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10151354090                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1658562                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1658562                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10153012652                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10153012652                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10153012652                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10153012652                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11960539                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11960539                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7685022                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7685022                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15996                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15996                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19645561                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19645561                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19645561                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19645561                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029725                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029725                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018100                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018100                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018100                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018100                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28552.815917                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28552.815917                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 27642.700000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 27642.700000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28552.662349                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28552.662349                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28552.662349                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28552.662349                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17239                       # number of writebacks
system.cpu2.dcache.writebacks::total            17239                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       260051                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       260051                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       260111                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       260111                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       260111                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       260111                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95478                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95478                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95478                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95478                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95478                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95478                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1564762786                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1564762786                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1564762786                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1564762786                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1564762786                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1564762786                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004860                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004860                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004860                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004860                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16388.726052                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16388.726052                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16388.726052                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16388.726052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16388.726052                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16388.726052                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
