{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 19:50:52 2019 " "Info: Processing started: Wed Dec 25 19:50:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off master -c master --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off master -c master --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "Info: Detected ripple clock \"ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result\" as buffer" {  } { { "debounce.vhd" "" { Text "C:/Users/PC248/Desktop/master/debounce.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ps2_keyboard_to_ascii:ps2\|ascii_new " "Info: Detected ripple clock \"ps2_keyboard_to_ascii:ps2\|ascii_new\" as buffer" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard_to_ascii.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2_keyboard_to_ascii:ps2\|ascii_new" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register line1\[4\]\[1\] register lcd_bus\[1\] 62.41 MHz 16.022 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 62.41 MHz between source register \"line1\[4\]\[1\]\" and destination register \"lcd_bus\[1\]\" (period= 16.022 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.747 ns + Longest register register " "Info: + Longest register to register delay is 3.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line1\[4\]\[1\] 1 REG LCFF_X78_Y29_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X78_Y29_N21; Fanout = 1; REG Node = 'line1\[4\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { line1[4][1] } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.150 ns) 0.863 ns Mux16~2 2 COMB LCCOMB_X75_Y29_N28 1 " "Info: 2: + IC(0.713 ns) + CELL(0.150 ns) = 0.863 ns; Loc. = LCCOMB_X75_Y29_N28; Fanout = 1; COMB Node = 'Mux16~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { line1[4][1] Mux16~2 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.150 ns) 1.958 ns Mux16~3 3 COMB LCCOMB_X77_Y30_N4 1 " "Info: 3: + IC(0.945 ns) + CELL(0.150 ns) = 1.958 ns; Loc. = LCCOMB_X77_Y30_N4; Fanout = 1; COMB Node = 'Mux16~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { Mux16~2 Mux16~3 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.150 ns) 2.872 ns Mux16~6 4 COMB LCCOMB_X76_Y28_N12 1 " "Info: 4: + IC(0.764 ns) + CELL(0.150 ns) = 2.872 ns; Loc. = LCCOMB_X76_Y28_N12; Fanout = 1; COMB Node = 'Mux16~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { Mux16~3 Mux16~6 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.265 ns Mux16~9 5 COMB LCCOMB_X76_Y28_N30 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 3.265 ns; Loc. = LCCOMB_X76_Y28_N30; Fanout = 1; COMB Node = 'Mux16~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux16~6 Mux16~9 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.663 ns Mux16~11 6 COMB LCCOMB_X76_Y28_N18 1 " "Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 3.663 ns; Loc. = LCCOMB_X76_Y28_N18; Fanout = 1; COMB Node = 'Mux16~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Mux16~9 Mux16~11 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.747 ns lcd_bus\[1\] 7 REG LCFF_X76_Y28_N19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.747 ns; Loc. = LCFF_X76_Y28_N19; Fanout = 1; REG Node = 'lcd_bus\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux16~11 lcd_bus[1] } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 22.26 % ) " "Info: Total cell delay = 0.834 ns ( 22.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.913 ns ( 77.74 % ) " "Info: Total interconnect delay = 2.913 ns ( 77.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.747 ns" { line1[4][1] Mux16~2 Mux16~3 Mux16~6 Mux16~9 Mux16~11 lcd_bus[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.747 ns" { line1[4][1] {} Mux16~2 {} Mux16~3 {} Mux16~6 {} Mux16~9 {} Mux16~11 {} lcd_bus[1] {} } { 0.000ns 0.713ns 0.945ns 0.764ns 0.243ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.050 ns - Smallest " "Info: - Smallest clock skew is -4.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.824 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G14 135 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 135; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.537 ns) 2.824 ns lcd_bus\[1\] 3 REG LCFF_X76_Y28_N19 1 " "Info: 3: + IC(1.216 ns) + CELL(0.537 ns) = 2.824 ns; Loc. = LCFF_X76_Y28_N19; Fanout = 1; REG Node = 'lcd_bus\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { CLOCK_50~clkctrl lcd_bus[1] } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.97 % ) " "Info: Total cell delay = 1.496 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 47.03 % ) " "Info: Total interconnect delay = 1.328 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { CLOCK_50 CLOCK_50~clkctrl lcd_bus[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcd_bus[1] {} } { 0.000ns 0.000ns 0.112ns 1.216ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.874 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.787 ns) 3.310 ns ps2_keyboard_to_ascii:ps2\|ascii_new 2 REG LCFF_X52_Y32_N7 2 " "Info: 2: + IC(1.564 ns) + CELL(0.787 ns) = 3.310 ns; Loc. = LCFF_X52_Y32_N7; Fanout = 2; REG Node = 'ps2_keyboard_to_ascii:ps2\|ascii_new'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLOCK_50 ps2_keyboard_to_ascii:ps2|ascii_new } "NODE_NAME" } } { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard_to_ascii.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.000 ns) 5.102 ns ps2_keyboard_to_ascii:ps2\|ascii_new~clkctrl 3 COMB CLKCTRL_G10 125 " "Info: 3: + IC(1.792 ns) + CELL(0.000 ns) = 5.102 ns; Loc. = CLKCTRL_G10; Fanout = 125; COMB Node = 'ps2_keyboard_to_ascii:ps2\|ascii_new~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { ps2_keyboard_to_ascii:ps2|ascii_new ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl } "NODE_NAME" } } { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard_to_ascii.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.537 ns) 6.874 ns line1\[4\]\[1\] 4 REG LCFF_X78_Y29_N21 1 " "Info: 4: + IC(1.235 ns) + CELL(0.537 ns) = 6.874 ns; Loc. = LCFF_X78_Y29_N21; Fanout = 1; REG Node = 'line1\[4\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl line1[4][1] } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 33.21 % ) " "Info: Total cell delay = 2.283 ns ( 33.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.591 ns ( 66.79 % ) " "Info: Total interconnect delay = 4.591 ns ( 66.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { CLOCK_50 ps2_keyboard_to_ascii:ps2|ascii_new ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl line1[4][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { CLOCK_50 {} CLOCK_50~combout {} ps2_keyboard_to_ascii:ps2|ascii_new {} ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl {} line1[4][1] {} } { 0.000ns 0.000ns 1.564ns 1.792ns 1.235ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { CLOCK_50 CLOCK_50~clkctrl lcd_bus[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcd_bus[1] {} } { 0.000ns 0.000ns 0.112ns 1.216ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { CLOCK_50 ps2_keyboard_to_ascii:ps2|ascii_new ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl line1[4][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { CLOCK_50 {} CLOCK_50~combout {} ps2_keyboard_to_ascii:ps2|ascii_new {} ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl {} line1[4][1] {} } { 0.000ns 0.000ns 1.564ns 1.792ns 1.235ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 145 -1 0 } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 102 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.747 ns" { line1[4][1] Mux16~2 Mux16~3 Mux16~6 Mux16~9 Mux16~11 lcd_bus[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.747 ns" { line1[4][1] {} Mux16~2 {} Mux16~3 {} Mux16~6 {} Mux16~9 {} Mux16~11 {} lcd_bus[1] {} } { 0.000ns 0.713ns 0.945ns 0.764ns 0.243ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { CLOCK_50 CLOCK_50~clkctrl lcd_bus[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcd_bus[1] {} } { 0.000ns 0.000ns 0.112ns 1.216ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { CLOCK_50 ps2_keyboard_to_ascii:ps2|ascii_new ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl line1[4][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { CLOCK_50 {} CLOCK_50~combout {} ps2_keyboard_to_ascii:ps2|ascii_new {} ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl {} line1[4][1] {} } { 0.000ns 0.000ns 1.564ns 1.792ns 1.235ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 149 " "Warning: Circuit may not operate. Detected 149 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ps2_keyboard_to_ascii:ps2\|ascii_code\[4\] line1\[4\]\[4\] CLOCK_50 2.337 ns " "Info: Found hold time violation between source  pin or register \"ps2_keyboard_to_ascii:ps2\|ascii_code\[4\]\" and destination pin or register \"line1\[4\]\[4\]\" for clock \"CLOCK_50\" (Hold time is 2.337 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.045 ns + Largest " "Info: + Largest clock skew is 4.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.874 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.787 ns) 3.310 ns ps2_keyboard_to_ascii:ps2\|ascii_new 2 REG LCFF_X52_Y32_N7 2 " "Info: 2: + IC(1.564 ns) + CELL(0.787 ns) = 3.310 ns; Loc. = LCFF_X52_Y32_N7; Fanout = 2; REG Node = 'ps2_keyboard_to_ascii:ps2\|ascii_new'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLOCK_50 ps2_keyboard_to_ascii:ps2|ascii_new } "NODE_NAME" } } { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard_to_ascii.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.000 ns) 5.102 ns ps2_keyboard_to_ascii:ps2\|ascii_new~clkctrl 3 COMB CLKCTRL_G10 125 " "Info: 3: + IC(1.792 ns) + CELL(0.000 ns) = 5.102 ns; Loc. = CLKCTRL_G10; Fanout = 125; COMB Node = 'ps2_keyboard_to_ascii:ps2\|ascii_new~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { ps2_keyboard_to_ascii:ps2|ascii_new ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl } "NODE_NAME" } } { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard_to_ascii.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.537 ns) 6.874 ns line1\[4\]\[4\] 4 REG LCFF_X78_Y29_N1 1 " "Info: 4: + IC(1.235 ns) + CELL(0.537 ns) = 6.874 ns; Loc. = LCFF_X78_Y29_N1; Fanout = 1; REG Node = 'line1\[4\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl line1[4][4] } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 33.21 % ) " "Info: Total cell delay = 2.283 ns ( 33.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.591 ns ( 66.79 % ) " "Info: Total interconnect delay = 4.591 ns ( 66.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { CLOCK_50 ps2_keyboard_to_ascii:ps2|ascii_new ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl line1[4][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { CLOCK_50 {} CLOCK_50~combout {} ps2_keyboard_to_ascii:ps2|ascii_new {} ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl {} line1[4][4] {} } { 0.000ns 0.000ns 1.564ns 1.792ns 1.235ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.829 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G14 135 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 135; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.537 ns) 2.829 ns ps2_keyboard_to_ascii:ps2\|ascii_code\[4\] 3 REG LCFF_X60_Y29_N23 17 " "Info: 3: + IC(1.221 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X60_Y29_N23; Fanout = 17; REG Node = 'ps2_keyboard_to_ascii:ps2\|ascii_code\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ascii_code[4] } "NODE_NAME" } } { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard_to_ascii.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.88 % ) " "Info: Total cell delay = 1.496 ns ( 52.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 47.12 % ) " "Info: Total interconnect delay = 1.333 ns ( 47.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { CLOCK_50 CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ascii_code[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ps2_keyboard_to_ascii:ps2|ascii_code[4] {} } { 0.000ns 0.000ns 0.112ns 1.221ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { CLOCK_50 ps2_keyboard_to_ascii:ps2|ascii_new ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl line1[4][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { CLOCK_50 {} CLOCK_50~combout {} ps2_keyboard_to_ascii:ps2|ascii_new {} ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl {} line1[4][4] {} } { 0.000ns 0.000ns 1.564ns 1.792ns 1.235ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { CLOCK_50 CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ascii_code[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ps2_keyboard_to_ascii:ps2|ascii_code[4] {} } { 0.000ns 0.000ns 0.112ns 1.221ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard_to_ascii.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.724 ns - Shortest register register " "Info: - Shortest register to register delay is 1.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_keyboard_to_ascii:ps2\|ascii_code\[4\] 1 REG LCFF_X60_Y29_N23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y29_N23; Fanout = 17; REG Node = 'ps2_keyboard_to_ascii:ps2\|ascii_code\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_keyboard_to_ascii:ps2|ascii_code[4] } "NODE_NAME" } } { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard_to_ascii.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.149 ns) 1.640 ns line1\[4\]\[4\]~feeder 2 COMB LCCOMB_X78_Y29_N0 1 " "Info: 2: + IC(1.491 ns) + CELL(0.149 ns) = 1.640 ns; Loc. = LCCOMB_X78_Y29_N0; Fanout = 1; COMB Node = 'line1\[4\]\[4\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { ps2_keyboard_to_ascii:ps2|ascii_code[4] line1[4][4]~feeder } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.724 ns line1\[4\]\[4\] 3 REG LCFF_X78_Y29_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.724 ns; Loc. = LCFF_X78_Y29_N1; Fanout = 1; REG Node = 'line1\[4\]\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { line1[4][4]~feeder line1[4][4] } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 13.52 % ) " "Info: Total cell delay = 0.233 ns ( 13.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.491 ns ( 86.48 % ) " "Info: Total interconnect delay = 1.491 ns ( 86.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { ps2_keyboard_to_ascii:ps2|ascii_code[4] line1[4][4]~feeder line1[4][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.724 ns" { ps2_keyboard_to_ascii:ps2|ascii_code[4] {} line1[4][4]~feeder {} line1[4][4] {} } { 0.000ns 1.491ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard_to_ascii.vhd" 75 -1 0 } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 145 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.874 ns" { CLOCK_50 ps2_keyboard_to_ascii:ps2|ascii_new ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl line1[4][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.874 ns" { CLOCK_50 {} CLOCK_50~combout {} ps2_keyboard_to_ascii:ps2|ascii_new {} ps2_keyboard_to_ascii:ps2|ascii_new~clkctrl {} line1[4][4] {} } { 0.000ns 0.000ns 1.564ns 1.792ns 1.235ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { CLOCK_50 CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ascii_code[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ps2_keyboard_to_ascii:ps2|ascii_code[4] {} } { 0.000ns 0.000ns 0.112ns 1.221ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { ps2_keyboard_to_ascii:ps2|ascii_code[4] line1[4][4]~feeder line1[4][4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.724 ns" { ps2_keyboard_to_ascii:ps2|ascii_code[4] {} line1[4][4]~feeder {} line1[4][4] {} } { 0.000ns 1.491ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[0\] PS2_KBCLK CLOCK_50 5.284 ns register " "Info: tsu for register \"ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[0\]\" (data pin = \"PS2_KBCLK\", clock pin = \"CLOCK_50\") is 5.284 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.149 ns + Longest pin register " "Info: + Longest pin to register delay is 8.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns PS2_KBCLK 1 PIN PIN_F24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F24; Fanout = 1; PIN Node = 'PS2_KBCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.953 ns) + CELL(0.366 ns) 8.149 ns ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[0\] 2 REG LCFF_X42_Y21_N25 1 " "Info: 2: + IC(6.953 ns) + CELL(0.366 ns) = 8.149 ns; Loc. = LCFF_X42_Y21_N25; Fanout = 1; REG Node = 'ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.319 ns" { PS2_KBCLK ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] } "NODE_NAME" } } { "ps2_keyboard.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.196 ns ( 14.68 % ) " "Info: Total cell delay = 1.196 ns ( 14.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.953 ns ( 85.32 % ) " "Info: Total interconnect delay = 6.953 ns ( 85.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.149 ns" { PS2_KBCLK ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.149 ns" { PS2_KBCLK {} PS2_KBCLK~combout {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] {} } { 0.000ns 0.000ns 6.953ns } { 0.000ns 0.830ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.829 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G14 135 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 135; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.537 ns) 2.829 ns ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[0\] 3 REG LCFF_X42_Y21_N25 1 " "Info: 3: + IC(1.221 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X42_Y21_N25; Fanout = 1; REG Node = 'ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] } "NODE_NAME" } } { "ps2_keyboard.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.88 % ) " "Info: Total cell delay = 1.496 ns ( 52.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.333 ns ( 47.12 % ) " "Info: Total interconnect delay = 1.333 ns ( 47.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { CLOCK_50 CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] {} } { 0.000ns 0.000ns 0.112ns 1.221ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.149 ns" { PS2_KBCLK ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.149 ns" { PS2_KBCLK {} PS2_KBCLK~combout {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] {} } { 0.000ns 0.000ns 6.953ns } { 0.000ns 0.830ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { CLOCK_50 CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[0] {} } { 0.000ns 0.000ns 0.112ns 1.221ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_DATA\[0\] lcd_controller:dut\|lcd_data\[0\] 11.836 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_DATA\[0\]\" through register \"lcd_controller:dut\|lcd_data\[0\]\" is 11.836 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.839 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G14 135 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 135; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.537 ns) 2.839 ns lcd_controller:dut\|lcd_data\[0\] 3 REG LCFF_X62_Y24_N9 1 " "Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.839 ns; Loc. = LCFF_X62_Y24_N9; Fanout = 1; REG Node = 'lcd_controller:dut\|lcd_data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { CLOCK_50~clkctrl lcd_controller:dut|lcd_data[0] } "NODE_NAME" } } { "lcd_controller.vhd" "" { Text "C:/Users/PC248/Desktop/master/lcd_controller.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.69 % ) " "Info: Total cell delay = 1.496 ns ( 52.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.343 ns ( 47.31 % ) " "Info: Total interconnect delay = 1.343 ns ( 47.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { CLOCK_50 CLOCK_50~clkctrl lcd_controller:dut|lcd_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcd_controller:dut|lcd_data[0] {} } { 0.000ns 0.000ns 0.112ns 1.231ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/PC248/Desktop/master/lcd_controller.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.747 ns + Longest register pin " "Info: + Longest register to pin delay is 8.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd_controller:dut\|lcd_data\[0\] 1 REG LCFF_X62_Y24_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y24_N9; Fanout = 1; REG Node = 'lcd_controller:dut\|lcd_data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_controller:dut|lcd_data[0] } "NODE_NAME" } } { "lcd_controller.vhd" "" { Text "C:/Users/PC248/Desktop/master/lcd_controller.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.075 ns) + CELL(2.672 ns) 8.747 ns LCD_DATA\[0\] 2 PIN PIN_E1 0 " "Info: 2: + IC(6.075 ns) + CELL(2.672 ns) = 8.747 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'LCD_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { lcd_controller:dut|lcd_data[0] LCD_DATA[0] } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 30.55 % ) " "Info: Total cell delay = 2.672 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.075 ns ( 69.45 % ) " "Info: Total interconnect delay = 6.075 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { lcd_controller:dut|lcd_data[0] LCD_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { lcd_controller:dut|lcd_data[0] {} LCD_DATA[0] {} } { 0.000ns 6.075ns } { 0.000ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { CLOCK_50 CLOCK_50~clkctrl lcd_controller:dut|lcd_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} lcd_controller:dut|lcd_data[0] {} } { 0.000ns 0.000ns 0.112ns 1.231ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.747 ns" { lcd_controller:dut|lcd_data[0] LCD_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.747 ns" { lcd_controller:dut|lcd_data[0] {} LCD_DATA[0] {} } { 0.000ns 6.075ns } { 0.000ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[1\] PS2_KBDAT CLOCK_50 -3.155 ns register " "Info: th for register \"ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[1\]\" (data pin = \"PS2_KBDAT\", clock pin = \"CLOCK_50\") is -3.155 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.882 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLOCK_50 1 CLK PIN_AD15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G14 135 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 135; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.537 ns) 2.882 ns ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[1\] 3 REG LCFF_X88_Y50_N1 1 " "Info: 3: + IC(1.274 ns) + CELL(0.537 ns) = 2.882 ns; Loc. = LCFF_X88_Y50_N1; Fanout = 1; REG Node = 'ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.811 ns" { CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] } "NODE_NAME" } } { "ps2_keyboard.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.91 % ) " "Info: Total cell delay = 1.496 ns ( 51.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.386 ns ( 48.09 % ) " "Info: Total interconnect delay = 1.386 ns ( 48.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { CLOCK_50 CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] {} } { 0.000ns 0.000ns 0.112ns 1.274ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2_keyboard.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.303 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns PS2_KBDAT 1 PIN PIN_E24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E24; Fanout = 1; PIN Node = 'PS2_KBDAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "master.vhd" "" { Text "C:/Users/PC248/Desktop/master/master.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.240 ns) + CELL(0.149 ns) 6.219 ns ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[1\]~feeder 2 COMB LCCOMB_X88_Y50_N0 1 " "Info: 2: + IC(5.240 ns) + CELL(0.149 ns) = 6.219 ns; Loc. = LCCOMB_X88_Y50_N0; Fanout = 1; COMB Node = 'ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[1\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { PS2_KBDAT ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]~feeder } "NODE_NAME" } } { "ps2_keyboard.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.303 ns ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[1\] 3 REG LCFF_X88_Y50_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.303 ns; Loc. = LCFF_X88_Y50_N1; Fanout = 1; REG Node = 'ps2_keyboard_to_ascii:ps2\|ps2_keyboard:ps2_keyboard_0\|sync_ffs\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]~feeder ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] } "NODE_NAME" } } { "ps2_keyboard.vhd" "" { Text "C:/Users/PC248/Desktop/master/ps2_keyboard.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.063 ns ( 16.86 % ) " "Info: Total cell delay = 1.063 ns ( 16.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.240 ns ( 83.14 % ) " "Info: Total interconnect delay = 5.240 ns ( 83.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.303 ns" { PS2_KBDAT ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]~feeder ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.303 ns" { PS2_KBDAT {} PS2_KBDAT~combout {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]~feeder {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] {} } { 0.000ns 0.000ns 5.240ns 0.000ns } { 0.000ns 0.830ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.882 ns" { CLOCK_50 CLOCK_50~clkctrl ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.882 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] {} } { 0.000ns 0.000ns 0.112ns 1.274ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.303 ns" { PS2_KBDAT ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]~feeder ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.303 ns" { PS2_KBDAT {} PS2_KBDAT~combout {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]~feeder {} ps2_keyboard_to_ascii:ps2|ps2_keyboard:ps2_keyboard_0|sync_ffs[1] {} } { 0.000ns 0.000ns 5.240ns 0.000ns } { 0.000ns 0.830ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 19:50:52 2019 " "Info: Processing ended: Wed Dec 25 19:50:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
