\hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter}{}\section{v8\+:\+:internal\+:\+:compiler\+:\+:Arm64\+Operand\+Converter Class Reference}
\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter}\index{v8\+::internal\+::compiler\+::\+Arm64\+Operand\+Converter@{v8\+::internal\+::compiler\+::\+Arm64\+Operand\+Converter}}
Inheritance diagram for v8\+:\+:internal\+:\+:compiler\+:\+:Arm64\+Operand\+Converter\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_aab60a3c4a831be61260f6c2c649b6349}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_aab60a3c4a831be61260f6c2c649b6349}} 
{\bfseries Arm64\+Operand\+Converter} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1CodeGenerator}{Code\+Generator}} $\ast$gen, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1Instruction}{Instruction}} $\ast$instr)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a8be581b3bb1772104deb40f9e7d82b40}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a8be581b3bb1772104deb40f9e7d82b40}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Input\+Float32\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a3c6bd2d38a0e60edd6b73b8dd96284cf}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a3c6bd2d38a0e60edd6b73b8dd96284cf}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Input\+Float64\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a964e104fa4bea4fbd2923feeb293e7f1}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a964e104fa4bea4fbd2923feeb293e7f1}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Input\+Simd128\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a09a69bea27deb488c2c2fa1d6c7e1dd5}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a09a69bea27deb488c2c2fa1d6c7e1dd5}} 
\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister}{C\+P\+U\+Register}} {\bfseries Input\+Float32\+Or\+Zero\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a851b69de5330eccac3034c451d12e2db}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a851b69de5330eccac3034c451d12e2db}} 
\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister}{C\+P\+U\+Register}} {\bfseries Input\+Float64\+Or\+Zero\+Register} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a491a68d3acb64590b11ffa50f791aff9}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a491a68d3acb64590b11ffa50f791aff9}} 
\mbox{\hyperlink{classsize__t}{size\+\_\+t}} {\bfseries Output\+Count} ()
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a16115f2af49b8398afa11acfdf4af8dc}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a16115f2af49b8398afa11acfdf4af8dc}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Output\+Float32\+Register} ()
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a3542c2ef6fe5138dd45e268e57de1ab3}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a3542c2ef6fe5138dd45e268e57de1ab3}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Output\+Float64\+Register} ()
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a84b1d5a5e5f7a8f3e79885f7d68c0397}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a84b1d5a5e5f7a8f3e79885f7d68c0397}} 
\mbox{\hyperlink{classv8_1_1internal_1_1DoubleRegister}{Double\+Register}} {\bfseries Output\+Simd128\+Register} ()
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a69336469db39d290adfc52712697e87e}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a69336469db39d290adfc52712697e87e}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} {\bfseries Input\+Register32} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_acbcca0385313f62567975520bce9e5bb}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_acbcca0385313f62567975520bce9e5bb}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} {\bfseries Input\+Or\+Zero\+Register32} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a734650d80022526577ee22c2d39d1104}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a734650d80022526577ee22c2d39d1104}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} {\bfseries Input\+Register64} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_aaa8fecf5e2c7e31f112e52854551abb0}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_aaa8fecf5e2c7e31f112e52854551abb0}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} {\bfseries Input\+Or\+Zero\+Register64} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ac8ac3ac041a3064c657a96a739819630}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ac8ac3ac041a3064c657a96a739819630}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries Input\+Operand} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a3103f91dac5c0e8849d95f316976bb45}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a3103f91dac5c0e8849d95f316976bb45}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries Input\+Operand64} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ac2d6bdbf0b880fef46ec41344ede9e9a}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ac2d6bdbf0b880fef46ec41344ede9e9a}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries Input\+Operand32} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a5f1ae0407fd7e57c19cb0f3b55b29018}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a5f1ae0407fd7e57c19cb0f3b55b29018}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} {\bfseries Output\+Register64} ()
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a3b7c0ad0ccfd0bbdacbf1e3fb28b3e7f}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a3b7c0ad0ccfd0bbdacbf1e3fb28b3e7f}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} {\bfseries Output\+Register32} ()
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a934557d75765ae9978251ce8e50e610e}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a934557d75765ae9978251ce8e50e610e}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} {\bfseries Temp\+Register32} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a558592c0e76f252e3b22f26ad6d7737c}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a558592c0e76f252e3b22f26ad6d7737c}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries Input\+Operand2\+\_\+32} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ac31914312582fa429153433c2d10e2f7}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ac31914312582fa429153433c2d10e2f7}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries Input\+Operand2\+\_\+64} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ad6c045583d8c6e4801568b008f566ef0}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ad6c045583d8c6e4801568b008f566ef0}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries Memory\+Operand} (\mbox{\hyperlink{classsize__t}{size\+\_\+t}} index=0)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a9578a1c57f9ece2648b43865ef5b0c6a}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a9578a1c57f9ece2648b43865ef5b0c6a}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries To\+Operand} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1InstructionOperand}{Instruction\+Operand}} $\ast$op)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ad0e7ee92e6b2394604546f36d763662b}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_ad0e7ee92e6b2394604546f36d763662b}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries To\+Operand32} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1InstructionOperand}{Instruction\+Operand}} $\ast$op)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a48617400ce311d44cd2c229fa242e587}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a48617400ce311d44cd2c229fa242e587}} 
\mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} {\bfseries To\+Immediate} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1InstructionOperand}{Instruction\+Operand}} $\ast$operand)
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a5bb8abc51390c8dc5647359444c4f457}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a5bb8abc51390c8dc5647359444c4f457}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries To\+Mem\+Operand} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1InstructionOperand}{Instruction\+Operand}} $\ast$op, \mbox{\hyperlink{classv8_1_1internal_1_1TurboAssembler}{Turbo\+Assembler}} $\ast$tasm) const
\item 
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a6815c126c0e7c8f4c180686ac12e2f26}\label{classv8_1_1internal_1_1compiler_1_1Arm64OperandConverter_a6815c126c0e7c8f4c180686ac12e2f26}} 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} {\bfseries Slot\+To\+Mem\+Operand} (\mbox{\hyperlink{classint}{int}} slot, \mbox{\hyperlink{classv8_1_1internal_1_1TurboAssembler}{Turbo\+Assembler}} $\ast$tasm) const
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}


Definition at line 26 of file code-\/generator-\/arm64.\+cc.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
v8/src/compiler/backend/arm64/code-\/generator-\/arm64.\+cc\end{DoxyCompactItemize}
