#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 10 14:40:18 2019
# Process ID: 13400
# Current directory: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13372 C:\Users\Zain\Documents\GitHub\Vivado-9-Bit-Processor\CA\CA.xpr
# Log file: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/vivado.log
# Journal file: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 732.836 ; gain = 130.672
update_compile_order -fileset sources_1
close [ open C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v w ]
add_files C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v
update_compile_order -fileset sources_1
set_property top fetchTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fetchTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fetchTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchUnit
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchTestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fetchTestBench_behav xil_defaultlib.fetchTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 774.832 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fetchTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fetchTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchUnit
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fetchTestBench_behav xil_defaultlib.fetchTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'inc' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:31]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ins' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fetchTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fetchTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchUnit
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fetchTestBench_behav xil_defaultlib.fetchTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'inc' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:31]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ins' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fetchTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fetchTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchUnit
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fetchTestBench_behav xil_defaultlib.fetchTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'inc' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:31]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ins' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fetchTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fetchTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchUnit
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fetchTestBench_behav xil_defaultlib.fetchTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'inc' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.Add1
Compiling module xil_defaultlib.FetchUnit
Compiling module xil_defaultlib.fetchTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot fetchTestBench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/xsim.dir/fetchTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 10 15:10:09 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fetchTestBench_behav -key {Behavioral:sim_1:Functional:fetchTestBench} -tclbatch {fetchTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fetchTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fetchTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1385.223 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/fetchTestBench/dog/pcReg}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fetchTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fetchTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FetchUnit
INFO: [VRFC 10-311] analyzing module Fetch
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/fetchTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetchTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fetchTestBench_behav xil_defaultlib.fetchTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'inc' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.Fetch
Compiling module xil_defaultlib.Add1
Compiling module xil_defaultlib.FetchUnit
Compiling module xil_defaultlib.fetchTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot fetchTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fetchTestBench_behav -key {Behavioral:sim_1:Functional:fetchTestBench} -tclbatch {fetchTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fetchTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fetchTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.223 ; gain = 0.000
add_force {/fetchTestBench/ins} -radix bin {000000000 0ns}
run all
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v w ]
add_files -fileset sim_1 C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fetchTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fetchTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fetchTestBench_behav xil_defaultlib.fetchTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'inc' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fetchTestBench_behav -key {Behavioral:sim_1:Functional:fetchTestBench} -tclbatch {fetchTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fetchTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fetchTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top pcTestBench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'add' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'add' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Mar 10 15:22:26 2019] Launched synth_1...
Run output will be captured here: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'add' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'add' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'add' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.pcTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot pcTestBench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/xsim.dir/pcTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 10 15:26:45 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pcTestBench_behav -key {Behavioral:sim_1:Functional:pcTestBench} -tclbatch {pcTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source pcTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pcTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1385.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.pcTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot pcTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pcTestBench_behav -key {Behavioral:sim_1:Functional:pcTestBench} -tclbatch {pcTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source pcTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pcTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1385.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pcTestBench_behav -key {Behavioral:sim_1:Functional:pcTestBench} -tclbatch {pcTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source pcTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pcTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'add' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'add' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'add' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [VRFC 10-2458] undeclared symbol add, assumed default net type wire [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'address' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.pcTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot pcTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pcTestBench_behav -key {Behavioral:sim_1:Functional:pcTestBench} -tclbatch {pcTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source pcTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pcTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1385.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3423] illegal output port connection to 'address' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'address' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [VRFC 10-3423] illegal output port connection to 'address' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3423] illegal output port connection to 'address' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'add' is not permitted [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pcTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pcTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcTestBench
INFO: [VRFC 10-2458] undeclared symbol add, assumed default net type wire [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d95f1713f30042e2b1971e0cb641906a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pcTestBench_behav xil_defaultlib.pcTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'address' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/pcTestBench.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCRegister
Compiling module xil_defaultlib.pcTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot pcTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pcTestBench_behav -key {Behavioral:sim_1:Functional:pcTestBench} -tclbatch {pcTestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source pcTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pcTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/pcTestBench/add} -radix bin {000000000 0ns}
add_force {/pcTestBench/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1385.223 ; gain = 0.000
remove_forces { {/pcTestBench/add} }
add_force {/pcTestBench/add} -radix bin {000000000 0ns}
add_force {/pcTestBench/add} -radix bin {000000000 0ns} -cancel_after 200ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/pcTestBench/add} -radix bin {1 0ns}
add_force {/pcTestBench/add} -radix bin {000000000 0ns} -cancel_after 200ns
add_force {/pcTestBench/increment} -radix bin {1 0ns}
add_force {/pcTestBench/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 25 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v w ]
add_files -fileset sim_1 C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v
update_compile_order -fileset sim_1
move_files [get_files  C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v]
