// Seed: 4165332558
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  wire id_6;
  assign id_5 = id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2
  );
  logic [7:0][-1 : -1 'b0] id_3 = -1, id_4;
  parameter id_5 = 1;
  logic [7:0] id_6, id_7;
  id_8(
      .id_0(""),
      .id_1(id_5),
      .id_2(-1),
      .id_3(id_7),
      .id_4(),
      .id_5(id_2),
      .id_6(id_1),
      .id_7(id_7[1]),
      .id_8(id_6),
      .id_9(id_5 - id_2),
      .id_10(1'h0)
  );
  wire id_9;
endmodule
