
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
Options:	
Date:		Mon Nov 16 23:22:23 2020
Host:		IIITDMKEC-13 (x86_64 w/Linux 3.10.0-1062.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
OS:		Red Hat Enterprise Linux Server release 7.7 (Maipo)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 16.12-s208 fill procedures
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
<CMD> set init_verilog dpram_netlist.v
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=11/17 00:18:55, mem=495.0M)

Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>

**ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
<CMD> set init_verilog dpram_netlist.v
<CMD> set init_pwr_net VDD
<CMD> init_design
% Begin Load MMMC data ... (date=11/17 00:19:03, mem=495.1M)

Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>

**ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
<CMD> set init_verilog dpram_netlist.v
<CMD> set init_pwr_net VDD
<CMD> init_design
% Begin Load MMMC data ... (date=11/17 00:19:44, mem=495.2M)

Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>

**ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
**ERROR: (IMPSYT-16091):	Specify the name of Power Domain.
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
<CMD> set init_verilog dpram_netlist.v
<CMD> set init_pwr_net VDD
<CMD> init_design
% Begin Load MMMC data ... (date=11/17 00:24:43, mem=497.2M)

Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>

**ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
<CMD> set init_verilog dpram_netlist.v
<CMD> set init_pwr_net VDD
<CMD> init_design
% Begin Load MMMC data ... (date=11/17 00:26:33, mem=497.0M)

Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>

**ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
<CMD> set init_verilog dpram_netlist.v
<CMD> set init_pwr_net VDD
<CMD> init_design
% Begin Load MMMC data ... (date=11/17 00:26:42, mem=497.0M)

Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>

**ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
<CMD> set init_verilog dpram_netlist.v
<CMD> set init_pwr_net VDD
<CMD> init_design
% Begin Load MMMC data ... (date=11/17 00:29:05, mem=497.4M)
% End Load MMMC data ... (date=11/17 00:29:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=497.4M, current mem=497.4M)

Loading LEF file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef ...
Set DBUPerIGU to M2 pitch 1320.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Tue Nov 17 00:29:05 2020
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Tue Nov 17 00:29:05 2020
Loading view definition file from Default.view
Reading min timing library '/home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
Read 462 cells in library 'tsmc18' 
Reading max timing library '/home/install/FOUNDRY/digital/180nm/dig/lib/fast.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/install/FOUNDRY/digital/180nm/dig/lib/fast.lib)
Read 470 cells in library 'tsmc18' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=11.1M, fe_cpu=8.71min, fe_real=66.72min, fe_mem=561.0M) ***
% Begin Load netlist data ... (date=11/17 00:29:06, mem=568.6M)
*** Begin netlist parsing (mem=561.0M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 470 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'dpram_netlist.v'

*** Memory Usage v#1 (Current mem = 562.000M, initial mem = 179.895M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=562.0M) ***
% End Load netlist data ... (date=11/17 00:29:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=568.6M, current mem=524.5M)
Top level cell is dpram.
Hooked 932 DB cells to tlib cells.
** Removed 8 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dpram ...
*** Netlist is unique.
** info: there are 951 modules.
** info: there are 2041 stdCell insts.

*** Memory Usage v#1 (Current mem = 601.672M, initial mem = 179.895M) ***
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'dpram_sdc.sdc' ...
Current (total cpu=0:08:43, real=1:06:43, peak res=664.8M, current mem=664.8M)
dpram
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File dpram_sdc.sdc, Line 18).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File dpram_sdc.sdc, Line 19).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File dpram_sdc.sdc, Line 20).

INFO (CTE): Reading of timing constraints file dpram_sdc.sdc completed, with 3 WARNING
WARNING (CTE-25): Line: 9, 10 of File dpram_sdc.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=681.9M, current mem=681.9M)
Current (total cpu=0:08:43, real=1:06:43, peak res=681.9M, current mem=681.9M)
Total number of combinational cells: 266
Total number of sequential cells: 178
Total number of tristate cells: 18
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
Total number of usable buffers: 18
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
Total number of usable inverters: 18
List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
Total number of unusable inverters: 3
List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: worst
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: best
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 1 0.699994 10.0 10.0 10.0 10.0
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 0.981611960818 0.699683 10.56 10.08 10.56 10.08
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 1 0.699683 20 20 20 20
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 0.981611960818 0.699683 20.46 20.16 20.46 20.16
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via12 |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (16.86, 16.56) (18.66, 366.48)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (371.40, 16.56) (373.20, 366.48)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (16.86, 16.56) (373.20, 18.36)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (16.86, 364.68) (373.20, 366.48)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (14.78, 14.30) (15.06, 368.74)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (375.00, 14.30) (375.28, 368.74)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (14.78, 14.30) (375.28, 14.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (14.78, 368.28) (375.28, 368.74)
addRing created 8 wires.
ViaGen created 48 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via12 |        4       |        0       |
|  Via23 |       12       |        0       |
|  Via34 |       12       |        0       |
|  Via45 |       12       |        0       |
| Metal5 |        4       |       NA       |
|  Via56 |        8       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |        4       |       NA       |
|  Via56 |        8       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 1 0.699683 30 30 30 30
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 0.981611960818 0.699683 30.36 30.24 30.36 30.24
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (13.26, 12.96) (15.04, 16.10)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (13.26, 366.94) (15.04, 370.08)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (13.26, 14.30) (16.58, 14.76)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (13.26, 368.28) (16.58, 368.74)
addRing created 12 wires.
ViaGen created 21 vias, deleted 8 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via23 |        4       |        2       |
|  Via34 |        4       |        2       |
|  Via45 |        4       |        2       |
| Metal5 |        6       |       NA       |
|  Via56 |        9       |        2       |
| Metal6 |        6       |       NA       |
+--------+----------------+----------------+
<CMD> uiSetTool select
<CMD> undo
<CMD> gui_select -rect {65.050 326.592 133.285 324.111}
<CMD> gui_select -rect {-28.616 409.093 412.423 12.716}
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 8.2900 8.0500 10.0900 374.9900 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 10.3700 10.3100 12.1700 372.7300 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 379.9700 8.0500 381.7700 374.9900 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 10.3700 10.3100 379.6900 12.1100 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 377.8900 10.3100 379.6900 372.7300 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 8.2900 8.0500 381.7700 9.8500 6 VSS
<CMD> deleteSelectedFromFPlan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm3site -r 1 0.699683 30.36 30.24 30.36 30.24
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |        4       |       NA       |
|  Via56 |        8       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
<CMD> selectWire 13.2400 13.0900 15.0400 390.1100 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 13.2400 13.0900 396.6200 14.8900 6 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 15.3200 15.3500 394.5400 17.1500 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 15.3200 15.3500 17.1200 387.8500 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 15.3200 386.0500 394.5400 387.8500 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 13.2400 388.3100 396.6200 390.1100 6 VSS
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 394.8200 13.0900 396.6200 390.1100 5 VSS
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 392.7400 15.3500 394.5400 387.8500 5 VDD
<CMD> deleteSelectedFromFPlan
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |        4       |       NA       |
|  Via56 |        8       |        0       |
| Metal6 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Ring generation is complete.
<CMD> gui_select -rect {70.640 69.647 223.564 88.103}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction horizontal -width 1.8 -spacing 0.46 -number_of_sets 10 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 20 wires.
ViaGen created 40 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via56 |       40       |        0       |
| Metal6 |       20       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction horizontal -width 1.8 -spacing 0.46 -number_of_sets 10 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 31.14) (394.54, 31.14) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 68.76) (394.54, 68.76) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 106.39) (394.54, 106.39) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 144.01) (394.54, 144.01) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 181.64) (394.54, 181.64) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 219.26) (394.54, 219.26) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 256.89) (394.54, 256.89) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 294.52) (394.54, 294.52) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 332.14) (394.54, 332.14) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 369.77) (394.54, 369.77) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 33.40) (396.62, 33.40) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 71.03) (396.62, 71.03) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 108.65) (396.62, 108.65) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 146.27) (396.62, 146.27) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 183.90) (396.62, 183.90) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 221.52) (396.62, 221.52) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 259.15) (396.62, 259.15) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 296.77) (396.62, 296.77) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 334.40) (396.62, 334.40) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 372.02) (396.62, 372.02) because same wire already exists.
Stripe generation is complete.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 1.8 -spacing 0.46 -number_of_sets 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 240 wires.
ViaGen created 40 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal5 |       20       |       NA       |
|  Via56 |       40       |        0       |
| Metal6 |       220      |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
addStripe will allow jog to connect padcore ring and block ring.
Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
AddStripe segment minimum length set to 1
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 1.8 -spacing 0.46 -number_of_sets 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 15.35) (31.26, 31.60) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 35.20) (31.26, 69.22) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 72.82) (31.26, 106.85) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 110.45) (31.26, 144.48) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 148.07) (31.26, 182.10) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 185.70) (31.26, 219.73) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 223.32) (31.26, 257.35) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 260.95) (31.26, 294.98) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 298.58) (31.26, 332.60) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 336.20) (31.26, 370.23) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 373.83) (31.26, 387.85) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 15.35) (69.60, 31.60) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 35.20) (69.60, 69.22) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 72.82) (69.60, 106.85) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 110.45) (69.60, 144.48) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 148.07) (69.60, 182.10) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 185.70) (69.60, 219.73) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 223.32) (69.60, 257.35) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 260.95) (69.60, 294.98) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 298.58) (69.60, 332.60) because same wire already exists.
**WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Stripe generation is complete.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
*** Begin SPECIAL ROUTE on Tue Nov 17 01:10:20 2020 ***
SPECIAL ROUTE ran on directory: /home/iiitdmk-ec/dpram_asic
SPECIAL ROUTE ran on machine: IIITDMKEC-13 (Linux 3.10.0-1062.el7.x86_64 x86_64 1.01Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1737.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 933 macros, 19 used
Read in 17 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
Read in 48 logical pins
Read in 48 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 200
  Number of Core ports routed: 138
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 69
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1757.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Nov 17 01:10:20 2020
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Tue Nov 17 01:10:20 2020

sroute post-processing starts at Tue Nov 17 01:10:20 2020
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Tue Nov 17 01:10:20 2020
sroute created 451 wires.
ViaGen created 982 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       207      |       NA       |
|  Via12 |       138      |        0       |
|  Via23 |       138      |        0       |
|  Via34 |       138      |        0       |
| Metal4 |       178      |       NA       |
|  Via45 |       336      |        0       |
| Metal5 |       55       |       NA       |
|  Via56 |       232      |        0       |
| Metal6 |       11       |       NA       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
*** Begin SPECIAL ROUTE on Tue Nov 17 01:10:22 2020 ***
SPECIAL ROUTE ran on directory: /home/iiitdmk-ec/dpram_asic
SPECIAL ROUTE ran on machine: IIITDMKEC-13 (Linux 3.10.0-1062.el7.x86_64 x86_64 3.85Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1757.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 933 macros, 19 used
Read in 17 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
Read in 48 logical pins
Read in 48 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1757.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> report_message -start_cmd
<CMD> getTrialRouteMode -maxRouteLayer -quiet
<CMD> getTrialRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -ignoreScan -quiet
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 50.77% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
<CMD> setPlaceMode -fp false
<CMD> report_message -start_cmd
<CMD> getTrialRouteMode -maxRouteLayer -quiet
<CMD> getTrialRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -ignoreScan -quiet
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 50.77% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
<CMD> setPlaceMode -fp false
<CMD> report_message -start_cmd
<CMD> getTrialRouteMode -maxRouteLayer -quiet
<CMD> getTrialRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -ignoreScan -quiet
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 50.77% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> report_message -start_cmd
<CMD> getTrialRouteMode -maxRouteLayer -quiet
<CMD> getTrialRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -ignoreScan -quiet
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 50.77% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
wrong # args: should be "scan string format ?varName ...?"
<CMD> specifyScanChain

Usage: specifyScanChain [-help] <scanChainName> -start {ftname|instPinName} -stop {ftname|instPinName}

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "specifyScanChain".

<CMD> deleteScanChain
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
<CMD> man IMPSp-9025
<CMD> man IMPSP-9025
<CMD> man IMPSP-9099
<CMD> setPlaceMode -place_global_ignore_scan false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> report_message -start_cmd
<CMD> getTrialRouteMode -maxRouteLayer -quiet
<CMD> getTrialRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -ignoreScan -quiet
**ERROR: (IMPSP-9100):	Scan chains exist in this design but -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 2
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -ignoreScan 0
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.12861 -from {0x73 0x76} -to 0x77 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.12861 -from {0x7a 0x7d} -to 0x7e -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.12861 -from 0x80 -to 0x81
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.12861 -from 0x84 -to 0x85
<CMD> setPathGroupOptions reg2reg_tmp.12861 -effortLevel high
Effort level <high> specified for reg2reg_tmp.12861 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: dpram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1096.48)
AAE DB initialization (MEM=1141.23 CPU=0:00:00.1 REAL=0:00:00.0) 
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getAnalysisMode -analysisType -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> all_setup_analysis_views
<CMD> all_hold_analysis_views
<CMD> get_analysis_view $view -delay_corner
<CMD> get_delay_corner $dcCorner -power_domain_list
<CMD> get_delay_corner $dcCorner -library_set
<CMD> get_library_set $libSetName -si
<CMD> get_delay_corner $dcCorner -late_library_set
<CMD> get_delay_corner $dcCorner -early_library_set
<CMD> get_analysis_view $view -delay_corner
<CMD> get_delay_corner $dcCorner -power_domain_list
<CMD> get_delay_corner $dcCorner -library_set
<CMD> get_library_set $libSetName -si
<CMD> get_delay_corner $dcCorner -late_library_set
<CMD> get_delay_corner $dcCorner -early_library_set
Total number of fetched objects 1545
End delay calculation. (MEM=1413.7 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1316.32 CPU=0:00:00.3 REAL=0:00:00.0)
<CMD> reset_path_group -name reg2out_tmp.12861
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.12861
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.12861
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.12861
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=1302.2M)" ...
<CMD> setDelayCalMode -engine feDc
total jobs 4748
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.6 mem=1302.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.7 mem=1302.2M) ***
No user setting net weight.
Options: timingDriven ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=2041 (0 fixed + 2041 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1545 #term=9546 #term/net=6.18, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=32
stdCell: 2041 single + 0 double + 0 multi
Total standard cell length = 16.6115 (mm), area = 0.0837 (mm^2)
Estimated cell power/ground rail width = 0.945 um
Average module density = 0.700.
Density for the design = 0.700.
       = stdcell_area 25169 sites (83722 um^2) / alloc_area 35972 sites (119657 um^2).
Pin Density = 0.2654.
            = total # of pins 9546 / total area 35972.
=== lastAutoLevel = 7 
**WARN: (IMPDC-348):	The output pin \data1_out_reg[7]1143 /Q is connected to power/ground net data1_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[6]1142 /Q is connected to power/ground net data1_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[5]1141 /Q is connected to power/ground net data1_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[4]1140 /Q is connected to power/ground net data1_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[3]1139 /Q is connected to power/ground net data1_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[2]1138 /Q is connected to power/ground net data1_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[1]1137 /Q is connected to power/ground net data1_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[0]1136 /Q is connected to power/ground net data1_out[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[7] /Q is connected to power/ground net data0_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[6] /Q is connected to power/ground net data0_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[5] /Q is connected to power/ground net data0_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[4] /Q is connected to power/ground net data0_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[3] /Q is connected to power/ground net data0_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[2] /Q is connected to power/ground net data0_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[1] /Q is connected to power/ground net data0_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[0] /Q is connected to power/ground net data0_out[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 9.511e-10 (3.26e-10 6.25e-10)
              Est.  stn bbox = 1.027e-09 (3.41e-10 6.86e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1291.8M
Iteration  2: Total net bbox = 9.511e-10 (3.26e-10 6.25e-10)
              Est.  stn bbox = 1.027e-09 (3.41e-10 6.86e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1292.8M
Iteration  3: Total net bbox = 6.873e+01 (4.02e+01 2.86e+01)
              Est.  stn bbox = 9.098e+01 (5.34e+01 3.76e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1308.8M
Active setup views:
    worst
Iteration  4: Total net bbox = 6.458e+04 (3.26e+04 3.20e+04)
              Est.  stn bbox = 8.397e+04 (4.22e+04 4.18e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1308.8M
Iteration  5: Total net bbox = 9.215e+04 (4.78e+04 4.43e+04)
              Est.  stn bbox = 1.210e+05 (6.35e+04 5.75e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1308.8M
Iteration  6: Total net bbox = 9.384e+04 (4.84e+04 4.54e+04)
              Est.  stn bbox = 1.260e+05 (6.62e+04 5.98e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1309.8M
<CMD> getTrialRouteMode -user -honorClockSpecNDR
<CMD> getTrialRouteMode -user -clkNetRoutingDemandInTracks
<CMD> getTrialRouteMode -user -maxRouteLayer
<CMD> getTrialRouteMode -user -minRouteLayer
<CMD> getTrialRouteMode -user -routeGuide
<CMD> getTrialRouteMode -quiet -handlePreroute
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
<CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
Iteration  7: Total net bbox = 1.018e+05 (5.51e+04 4.67e+04)
              Est.  stn bbox = 1.364e+05 (7.45e+04 6.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1311.8M
**WARN: (IMPDC-348):	The output pin \data1_out_reg[7]1143 /Q is connected to power/ground net data1_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[6]1142 /Q is connected to power/ground net data1_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[5]1141 /Q is connected to power/ground net data1_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[4]1140 /Q is connected to power/ground net data1_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[3]1139 /Q is connected to power/ground net data1_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[2]1138 /Q is connected to power/ground net data1_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[1]1137 /Q is connected to power/ground net data1_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[0]1136 /Q is connected to power/ground net data1_out[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[7] /Q is connected to power/ground net data0_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[6] /Q is connected to power/ground net data0_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[5] /Q is connected to power/ground net data0_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[4] /Q is connected to power/ground net data0_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[3] /Q is connected to power/ground net data0_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[2] /Q is connected to power/ground net data0_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[1] /Q is connected to power/ground net data0_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data0_out_reg[0] /Q is connected to power/ground net data0_out[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[7]1143 /Q is connected to power/ground net data1_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[6]1142 /Q is connected to power/ground net data1_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[5]1141 /Q is connected to power/ground net data1_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \data1_out_reg[4]1140 /Q is connected to power/ground net data1_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Iteration  8: Total net bbox = 1.018e+05 (5.51e+04 4.67e+04)
              Est.  stn bbox = 1.364e+05 (7.45e+04 6.19e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1313.8M
Iteration  9: Total net bbox = 1.118e+05 (5.68e+04 5.49e+04)
              Est.  stn bbox = 1.465e+05 (7.58e+04 7.07e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1308.8M
Iteration 10: Total net bbox = 1.149e+05 (5.97e+04 5.52e+04)
              Est.  stn bbox = 1.512e+05 (7.97e+04 7.15e+04)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 1308.8M
Iteration 11: Total net bbox = 1.149e+05 (5.97e+04 5.52e+04)
              Est.  stn bbox = 1.512e+05 (7.97e+04 7.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1308.8M
Iteration 12: Total net bbox = 1.149e+05 (5.97e+04 5.52e+04)
              Est.  stn bbox = 1.512e+05 (7.97e+04 7.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1308.8M
*** cost = 1.149e+05 (5.97e+04 5.52e+04) (cpu for global=0:00:04.7) real=0:00:06.0***
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
Solver runtime cpu: 0:00:04.2 real: 0:00:04.1
Core Placement runtime cpu: 0:00:04.2 real: 0:00:06.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:14:19 mem=1308.8M) ***
Total net bbox length = 1.107e+05 (5.837e+04 5.229e+04) (ext = 2.744e+03)
Density distribution unevenness ratio = 3.964%
Move report: Detail placement moves 2041 insts, mean move: 3.91 um, max move: 34.98 um
	Max move on inst (mem_reg[26][3]): (321.79, 240.52) --> (305.58, 221.76)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1309.8MB
Summary Report:
Instances move: 2041 (out of 2041 movable)
Instances flipped: 0
Mean displacement: 3.91 um
Max displacement: 34.98 um (Instance: mem_reg[26][3]) (321.793, 240.525) -> (305.58, 221.76)
	Length: 20 sites, height: 1 rows, site name: tsm3site, cell type: SDFFHQX1
Total net bbox length = 1.079e+05 (5.605e+04 5.189e+04) (ext = 2.728e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1309.8MB
*** Finished refinePlace (0:14:19 mem=1309.8M) ***
*** End of Placement (cpu=0:00:07.0, real=0:00:08.0, mem=1309.8M) ***
default core: bins with density >  0.75 = 24.5 % ( 12 / 49 )
Density distribution unevenness ratio = 4.109%
*** Free Virtual Timing Model ...(mem=1309.8M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
<CMD> getExtractRCMode -relative_c_th -quiet
<CMD> getExtractRCMode -coupling_c_th -quiet
<CMD> getExtractRCMode -total_c_th -quiet
<CMD> getDesignMode -thirdPartyCompatible -quiet
<CMD> getExtractRCMode -lefTechFileMap -quiet
<CMD> getExtractRCMode -coupled -quiet
Completed IO pin assignment.
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair
Starting congestion repair ...
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2514 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1545  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1545 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1545 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 1.489219e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      10( 0.15%)   ( 0.15%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       2( 0.03%)   ( 0.03%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       12( 0.04%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 9514
[NR-eGR] Layer2(Metal2)(V) length: 5.398288e+04um, number of vias: 15049
[NR-eGR] Layer3(Metal3)(H) length: 6.697038e+04um, number of vias: 1451
[NR-eGR] Layer4(Metal4)(V) length: 2.470580e+04um, number of vias: 271
[NR-eGR] Layer5(Metal5)(H) length: 8.667270e+03um, number of vias: 8
[NR-eGR] Layer6(Metal6)(V) length: 4.104800e+02um, number of vias: 0
[NR-eGR] Total length: 1.547368e+05um, number of vias: 26293
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 8.976950e+03um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**ERROR: (IMPSP-9100):	Scan chains exist in this design but -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 9, mem = 1295.6M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -ignoreScan false -quiet
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd
<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> getCTSMode -engine -quiet
**ERROR: (IMPSYT-16282):	Enter a pre cap cell name.
**ERROR: (IMPSYT-16283):	Enter a post cap cell name.
<CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP -area

Usage: addEndCap [-help] [-area <box>] [-coreBoundaryOnly] [-powerDomain <name>] [-prefix <prefix>]

**ERROR: (IMPTCM-37):	Option "-area" requires four floating numbers.

**ERROR: (IMPSYT-16302):	<CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Minimum row-size in sites for endcap insertion = 4.
Minimum number of sites for row blockage       = 1.
Inserted 68 pre-endcap <FILL1> cells (prefix ENDCAP).
Inserted 68 post-endcap <FILL2> cells (prefix ENDCAP).
For 136 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
Minimum row-size in sites for endcap insertion = 4.
Minimum number of sites for row blockage       = 1.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 30.240).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 30.240).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 35.280).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 35.280).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 40.320).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 40.320).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 45.360).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 45.360).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 50.400).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 50.400).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 55.440).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 55.440).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 60.480).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 60.480).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 65.520).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 65.520).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 70.560).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 70.560).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 75.600).
Type 'man IMPSP-5119' for more detail.
**WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 75.600).
Type 'man IMPSP-5119' for more detail.
**WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Inserted 0 pre-endcap <FILL1> cells (prefix ENDCAP).
Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
**ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
For 0 new insts, *** Applied 0 GNC rules.
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> addWellTap -cell FILL1 -cellInterval 30u -prefix WELLTAP

Usage: addWellTap [-help] [-area <box>] [-avoidAbutment] [-cell <string>] [-cellInterval <float>] [-checkerBoard] [-fixedGap] [-inRowOffset <float>] [-incremental <string>] [-powerDomain <name>]
                  [-prefix <prefix>] [-siteOffset <siteNums>] [-skipRow <integer>] [-startRowNum <integer>] [{-termination_cell <cell_list> -column_cell <cell_list>} [-block_boundary_only flag]] [{-wellCutCell <string>} [-fixCutCell flag]] [-pitch <float> [-pitchOffset <float>]]

**ERROR: (IMPTCM-4):	The value "30u" specified for the float type of argument "-cellInterval" is not a valid float. Review the command specification and remove the argument or specify a legal value.

**ERROR: (IMPSYT-16302):	<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> getCTSMode -engine -quiet
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1040 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -id ctd_window
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.39 (MB), peak = 1094.83 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1377.7M, init mem=1377.7M)
Overlapping with other instance:	92
*info: Placed = 2177           (Fixed = 136)
*info: Unplaced = 0           
Placement Density:70.37%(83722/118979)
Placement Density (including fixed std cells):70.54%(84401/119657)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1377.7M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to false
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1377.7M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Nov 17 01:59:30 2020
#
#Generating timing data, please wait...
#1545 total nets, 0 already routed, 0 will ignore in trialRoute
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 1545
End delay calculation. (MEM=1491.5 CPU=0:00:00.2 REAL=0:00:01.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1111.17 (MB), peak = 1133.61 (MB)
#Done generating timing data.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_12861.tif.gz ...
#Read in timing information for 48 ports, 2041 instances from timing file .timing_file_12861.tif.gz.
#NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
#Start routing data preparation on Tue Nov 17 01:59:31 2020
#
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
#WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 17 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 1545 nets.
# Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
#WARNING (NRDB-2111) Found overlapping instances mem_reg[1][5]2157 ENDCAP_25. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5] ENDCAP_32. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5]1853 ENDCAP_34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5] ENDCAP_36. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5]1837 ENDCAP_38. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[21][4] ENDCAP_42. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4] ENDCAP_44. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4]1852 ENDCAP_46. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[25][5]1773 ENDCAP_50. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5]1789 ENDCAP_52. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5] ENDCAP_54. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4] ENDCAP_56. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4]1788 ENDCAP_58. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4]1772 ENDCAP_60. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4] ENDCAP_62. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4] ENDCAP_66. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4]1724 ENDCAP_68. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4] ENDCAP_70. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4]1708 ENDCAP_72. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[27][0] ENDCAP_74. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 35 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.11 (MB), peak = 1133.61 (MB)
#Merging special wires...
#
#Finished routing data preparation on Tue Nov 17 01:59:31 2020
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.10 (MB)
#Total memory = 1084.21 (MB)
#Peak memory = 1133.61 (MB)
#
#
#Start global routing on Tue Nov 17 01:59:31 2020
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Nov 17 01:59:31 2020
#
#Start routing resource analysis on Tue Nov 17 01:59:31 2020
#
#Routing resource analysis is done on Tue Nov 17 01:59:31 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         720           0        2352    57.44%
#  Metal2         V         621           0        2352     0.00%
#  Metal3         H         720           0        2352     0.00%
#  Metal4         V         621           0        2352     0.00%
#  Metal5         H         720           0        2352     7.48%
#  Metal6         V         398          15        2352    36.35%
#  --------------------------------------------------------------
#  Total                   3800       0.59%       14112    16.88%
#
#
#
#
#Global routing data preparation is done on Tue Nov 17 01:59:31 2020
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.70 (MB), peak = 1133.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.72 (MB), peak = 1133.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.02 (MB), peak = 1133.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1097.41 (MB), peak = 1133.61 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1097.43 (MB), peak = 1133.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1561.
#Total number of nets in the design = 1563.
#
#1561 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1561  
#-----------------------------
#        Total            1561  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1561  
#-----------------------------
#        Total            1561  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        6(0.26%)      2(0.09%)      1(0.04%)   (0.38%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      6(0.05%)      2(0.02%)      1(0.01%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.07% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 154546 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 378 um.
#Total wire length on LAYER Metal2 = 51626 um.
#Total wire length on LAYER Metal3 = 64364 um.
#Total wire length on LAYER Metal4 = 28358 um.
#Total wire length on LAYER Metal5 = 9820 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 17218
#Up-Via Summary (total 17218):
#           
#-----------------------
# Metal1           9530
# Metal2           6243
# Metal3           1235
# Metal4            210
#-----------------------
#                 17218 
#
#Max overcon = 3 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.26 (MB)
#Total memory = 1097.52 (MB)
#Peak memory = 1133.61 (MB)
#
#Finished global routing on Tue Nov 17 01:59:32 2020
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.99 (MB), peak = 1133.61 (MB)
#Start Track Assignment.
#Done with 4934 horizontal wires in 1 hboxes and 5707 vertical wires in 1 hboxes.
#Done with 1091 horizontal wires in 1 hboxes and 1504 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       385.78 	  1.63%  	  0.00% 	  1.63%
# Metal2     49934.10 	  0.12%  	  0.00% 	  0.00%
# Metal3     63169.69 	  0.08%  	  0.00% 	  0.00%
# Metal4     28275.26 	  0.02%  	  0.00% 	  0.00%
# Metal5      9811.60 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      151576.43  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 161891 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 7381 um.
#Total wire length on LAYER Metal2 = 50232 um.
#Total wire length on LAYER Metal3 = 65971 um.
#Total wire length on LAYER Metal4 = 28439 um.
#Total wire length on LAYER Metal5 = 9868 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total number of vias = 17218
#Up-Via Summary (total 17218):
#           
#-----------------------
# Metal1           9530
# Metal2           6243
# Metal3           1235
# Metal4            210
#-----------------------
#                 17218 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.46 (MB), peak = 1133.61 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.44 (MB)
#Total memory = 1096.51 (MB)
#Peak memory = 1133.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1122.19 (MB), peak = 1133.61 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 71
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.42 (MB), peak = 1133.61 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.43 (MB), peak = 1133.61 (MB)
#Complete Detail Routing.
#Total wire length = 162395 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4088 um.
#Total wire length on LAYER Metal2 = 52414 um.
#Total wire length on LAYER Metal3 = 64218 um.
#Total wire length on LAYER Metal4 = 32249 um.
#Total wire length on LAYER Metal5 = 9397 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19239
#Up-Via Summary (total 19239):
#           
#-----------------------
# Metal1           9623
# Metal2           7613
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19239 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 0.50 (MB)
#Total memory = 1097.02 (MB)
#Peak memory = 1133.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1098.32 (MB), peak = 1133.61 (MB)
#
#Total wire length = 162395 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4088 um.
#Total wire length on LAYER Metal2 = 52414 um.
#Total wire length on LAYER Metal3 = 64218 um.
#Total wire length on LAYER Metal4 = 32249 um.
#Total wire length on LAYER Metal5 = 9397 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19239
#Up-Via Summary (total 19239):
#           
#-----------------------
# Metal1           9623
# Metal2           7613
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19239 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 162395 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4088 um.
#Total wire length on LAYER Metal2 = 52414 um.
#Total wire length on LAYER Metal3 = 64218 um.
#Total wire length on LAYER Metal4 = 32249 um.
#Total wire length on LAYER Metal5 = 9397 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19239
#Up-Via Summary (total 19239):
#           
#-----------------------
# Metal1           9623
# Metal2           7613
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19239 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1124.69 (MB), peak = 1133.61 (MB)
#CELL_VIEW dpram,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Nov 17 01:59:43 2020
#
#
#Start Post Route Wire Spread.
#Done with 1086 horizontal wires in 1 hboxes and 930 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 164800 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4107 um.
#Total wire length on LAYER Metal2 = 53050 um.
#Total wire length on LAYER Metal3 = 65374 um.
#Total wire length on LAYER Metal4 = 32826 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19239
#Up-Via Summary (total 19239):
#           
#-----------------------
# Metal1           9623
# Metal2           7613
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19239 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1123.74 (MB), peak = 1133.61 (MB)
#CELL_VIEW dpram,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1097.64 (MB), peak = 1133.61 (MB)
#CELL_VIEW dpram,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of process antenna violations = 2
#Post Route wire spread is done.
#Total wire length = 164800 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4107 um.
#Total wire length on LAYER Metal2 = 53050 um.
#Total wire length on LAYER Metal3 = 65374 um.
#Total wire length on LAYER Metal4 = 32826 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19239
#Up-Via Summary (total 19239):
#           
#-----------------------
# Metal1           9623
# Metal2           7613
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19239 
#
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -0.12 (MB)
#Total memory = 1096.39 (MB)
#Peak memory = 1133.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 13.81 (MB)
#Total memory = 1103.36 (MB)
#Peak memory = 1133.61 (MB)
#Number of warnings = 46
#Total number of warnings = 70
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 17 01:59:44 2020
#
#routeDesign: cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1103.62 (MB), peak = 1133.61 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPDB-2078          16  Output pin %s of instance %s is connecte...
*** Message Summary: 20 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.54 (MB), peak = 1133.61 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1417.0M, init mem=1417.0M)
Overlapping with other instance:	92
*info: Placed = 2177           (Fixed = 136)
*info: Unplaced = 0           
Placement Density:70.37%(83722/118979)
Placement Density (including fixed std cells):70.54%(84401/119657)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1417.0M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to false
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1417.0M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Nov 17 01:59:50 2020
#
#Warning: design is detail-routed. Trial route is skipped!
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_12861.tif.gz ...
#Read in timing information for 48 ports, 2041 instances from timing file .timing_file_12861.tif.gz.
#NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
#Start routing data preparation on Tue Nov 17 01:59:50 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 17 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 1545 nets.
# Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
#WARNING (NRDB-2111) Found overlapping instances mem_reg[1][5]2157 ENDCAP_25. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5] ENDCAP_32. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5]1853 ENDCAP_34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5] ENDCAP_36. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5]1837 ENDCAP_38. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[21][4] ENDCAP_42. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4] ENDCAP_44. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4]1852 ENDCAP_46. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[25][5]1773 ENDCAP_50. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5]1789 ENDCAP_52. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5] ENDCAP_54. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4] ENDCAP_56. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4]1788 ENDCAP_58. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4]1772 ENDCAP_60. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4] ENDCAP_62. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4] ENDCAP_66. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4]1724 ENDCAP_68. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4] ENDCAP_70. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4]1708 ENDCAP_72. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[27][0] ENDCAP_74. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 35 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.11 (MB), peak = 1133.61 (MB)
#Merging special wires...
#
#Finished routing data preparation on Tue Nov 17 01:59:50 2020
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.01 (MB)
#Total memory = 1110.11 (MB)
#Peak memory = 1133.61 (MB)
#
#
#Start global routing on Tue Nov 17 01:59:50 2020
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.09 (MB)
#Total memory = 1110.11 (MB)
#Peak memory = 1133.61 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.84 (MB), peak = 1133.61 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.84 (MB), peak = 1133.61 (MB)
#Complete Detail Routing.
#Total wire length = 164801 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4107 um.
#Total wire length on LAYER Metal2 = 53049 um.
#Total wire length on LAYER Metal3 = 65376 um.
#Total wire length on LAYER Metal4 = 32826 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.91 (MB)
#Total memory = 1111.02 (MB)
#Peak memory = 1133.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.30 (MB), peak = 1133.61 (MB)
#
#Total wire length = 164801 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4107 um.
#Total wire length on LAYER Metal2 = 53049 um.
#Total wire length on LAYER Metal3 = 65376 um.
#Total wire length on LAYER Metal4 = 32826 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 164801 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4107 um.
#Total wire length on LAYER Metal2 = 53049 um.
#Total wire length on LAYER Metal3 = 65376 um.
#Total wire length on LAYER Metal4 = 32826 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1141.52 (MB), peak = 1141.63 (MB)
#CELL_VIEW dpram,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Nov 17 01:59:52 2020
#
#
#Start Post Route Wire Spread.
#Done with 139 horizontal wires in 1 hboxes and 131 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 164995 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4108 um.
#Total wire length on LAYER Metal2 = 53124 um.
#Total wire length on LAYER Metal3 = 65465 um.
#Total wire length on LAYER Metal4 = 32855 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1143.89 (MB), peak = 1144.00 (MB)
#CELL_VIEW dpram,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1113.25 (MB), peak = 1144.00 (MB)
#CELL_VIEW dpram,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 164995 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4108 um.
#Total wire length on LAYER Metal2 = 53124 um.
#Total wire length on LAYER Metal3 = 65465 um.
#Total wire length on LAYER Metal4 = 32855 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.89 (MB)
#Total memory = 1112.00 (MB)
#Peak memory = 1144.00 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 2.65 (MB)
#Total memory = 1108.21 (MB)
#Peak memory = 1144.00 (MB)
#Number of warnings = 27
#Total number of warnings = 100
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 17 01:59:53 2020
#
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1108.43 (MB), peak = 1144.00 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> selectWire 200.8300 385.9800 201.1100 403.0600 2 {data0_in[3]}
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report dpram.drc.rpt -limit 1000
<CMD> verify_drc
#-report dpram.drc.rpt                   # string, default="", user setting
 *** Starting Verify DRC (MEM: 1421.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 208.000 203.840} 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 356 Viols.
  VERIFY DRC ...... Sub-Area: {208.000 0.000 409.860 203.840} 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 321 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 203.840 208.000 403.200} 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 319 Viols.
  VERIFY DRC ...... Sub-Area: {208.000 203.840 409.860 403.200} 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 996 Viols.

 *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 1.00  MEM: 7.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> get_visible_nets
<CMD> get_visible_nets
<CMD> get_visible_nets
<CMD> zoomBox -229.372 20.230 -226.890 22.092
<CMD> get_visible_nets
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 359.04 255.48 385.44 273.72
<CMD> redraw
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1135.58 (MB), peak = 1144.00 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1428.8M, init mem=1433.8M)
Overlapping with other instance:	92
*info: Placed = 2177           (Fixed = 136)
*info: Unplaced = 0           
Placement Density:70.37%(83722/118979)
Placement Density (including fixed std cells):70.54%(84401/119657)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1434.8M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1434.8M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "1"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Nov 17 02:11:55 2020
#
#Warning: design is detail-routed. Trial route is skipped!
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
#Start reading timing information from file .timing_file_12861.tif.gz ...
#Read in timing information for 48 ports, 2041 instances from timing file .timing_file_12861.tif.gz.
#NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
#Start routing data preparation on Tue Nov 17 02:11:55 2020
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 17 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 1545 nets.
# Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
# Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
#WARNING (NRDB-2111) Found overlapping instances mem_reg[1][5]2157 ENDCAP_25. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5] ENDCAP_32. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5]1853 ENDCAP_34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5] ENDCAP_36. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5]1837 ENDCAP_38. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[21][4] ENDCAP_42. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4] ENDCAP_44. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4]1852 ENDCAP_46. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[25][5]1773 ENDCAP_50. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5]1789 ENDCAP_52. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5] ENDCAP_54. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4] ENDCAP_56. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4]1788 ENDCAP_58. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4]1772 ENDCAP_60. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4] ENDCAP_62. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4] ENDCAP_66. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4]1724 ENDCAP_68. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4] ENDCAP_70. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4]1708 ENDCAP_72. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances mem_reg[27][0] ENDCAP_74. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 35 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.30 (MB), peak = 1144.00 (MB)
#Merging special wires...
#
#Finished routing data preparation on Tue Nov 17 02:11:55 2020
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.04 (MB)
#Total memory = 1127.30 (MB)
#Peak memory = 1144.00 (MB)
#
#
#Start global routing on Tue Nov 17 02:11:55 2020
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.12 (MB)
#Total memory = 1127.30 (MB)
#Peak memory = 1144.00 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.98 (MB), peak = 1144.00 (MB)
#Complete Detail Routing.
#Total wire length = 164995 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4108 um.
#Total wire length on LAYER Metal2 = 53124 um.
#Total wire length on LAYER Metal3 = 65465 um.
#Total wire length on LAYER Metal4 = 32855 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.36 (MB)
#Total memory = 1127.67 (MB)
#Peak memory = 1144.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.95 (MB), peak = 1144.00 (MB)
#
#Total wire length = 164995 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4108 um.
#Total wire length on LAYER Metal2 = 53124 um.
#Total wire length on LAYER Metal3 = 65465 um.
#Total wire length on LAYER Metal4 = 32855 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 164995 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4108 um.
#Total wire length on LAYER Metal2 = 53124 um.
#Total wire length on LAYER Metal3 = 65465 um.
#Total wire length on LAYER Metal4 = 32855 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1159.28 (MB), peak = 1159.36 (MB)
#CELL_VIEW dpram,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Nov 17 02:11:57 2020
#
#
#Start Post Route Wire Spread.
#Done with 45 horizontal wires in 1 hboxes and 47 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 164997 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4108 um.
#Total wire length on LAYER Metal2 = 53127 um.
#Total wire length on LAYER Metal3 = 65465 um.
#Total wire length on LAYER Metal4 = 32855 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1154.03 (MB), peak = 1159.36 (MB)
#CELL_VIEW dpram,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1129.72 (MB), peak = 1159.36 (MB)
#CELL_VIEW dpram,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 164997 um.
#Total half perimeter of net bounding box = 114188 um.
#Total wire length on LAYER Metal1 = 4108 um.
#Total wire length on LAYER Metal2 = 53127 um.
#Total wire length on LAYER Metal3 = 65465 um.
#Total wire length on LAYER Metal4 = 32855 um.
#Total wire length on LAYER Metal5 = 9413 um.
#Total wire length on LAYER Metal6 = 30 um.
#Total number of vias = 19242
#Up-Via Summary (total 19242):
#           
#-----------------------
# Metal1           9623
# Metal2           7616
# Metal3           1760
# Metal4            220
# Metal5             23
#-----------------------
#                 19242 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.17 (MB)
#Total memory = 1128.47 (MB)
#Peak memory = 1159.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -14.99 (MB)
#Total memory = 1125.80 (MB)
#Peak memory = 1159.36 (MB)
#Number of warnings = 27
#Total number of warnings = 130
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 17 02:11:58 2020
#
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1125.80 (MB), peak = 1159.36 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setLayerPreference gdsii -isVisible 1
<CMD> setLayerPreference portNum -isVisible 1
<CMD> setLayerPreference gdsii -isVisible 0
<CMD> setLayerPreference term -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference aggress -isVisible 0
<CMD> setLayerPreference text -isVisible 0
<CMD> setLayerPreference pinText -isVisible 0
<CMD> setLayerPreference flightLine -isVisible 0
<CMD> setLayerPreference portNum -isVisible 0
<CMD> setLayerPreference dpt -isVisible 0
<CMD> setLayerPreference gdsii -isVisible 1
<CMD> setLayerPreference term -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1
<CMD> setLayerPreference aggress -isVisible 1
<CMD> setLayerPreference text -isVisible 1
<CMD> setLayerPreference pinText -isVisible 1
<CMD> setLayerPreference flightLine -isVisible 1
<CMD> setLayerPreference portNum -isVisible 1
<CMD> setLayerPreference dpt -isVisible 1
<CMD> setLayerPreference gdsii -isVisible 0
<CMD> setLayerPreference term -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference aggress -isVisible 0
<CMD> setLayerPreference text -isVisible 0
<CMD> setLayerPreference pinText -isVisible 0
<CMD> setLayerPreference flightLine -isVisible 0
<CMD> setLayerPreference portNum -isVisible 0
<CMD> setLayerPreference dpt -isVisible 0
<CMD> setLayerPreference gdsii -isVisible 1
<CMD> setLayerPreference term -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1
<CMD> setLayerPreference aggress -isVisible 1
<CMD> setLayerPreference text -isVisible 1
<CMD> setLayerPreference pinText -isVisible 1
<CMD> setLayerPreference flightLine -isVisible 1
<CMD> setLayerPreference portNum -isVisible 1
<CMD> setLayerPreference dpt -isVisible 1
<CMD> setLayerPreference gdsii -isVisible 0
<CMD> setLayerPreference term -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference aggress -isVisible 0
<CMD> setLayerPreference text -isVisible 0
<CMD> setLayerPreference pinText -isVisible 0
<CMD> setLayerPreference flightLine -isVisible 0
<CMD> setLayerPreference portNum -isVisible 0
<CMD> setLayerPreference dpt -isVisible 0
<CMD> setLayerPreference gdsii -isVisible 1
<CMD> setLayerPreference term -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1
<CMD> setLayerPreference aggress -isVisible 1
<CMD> setLayerPreference text -isVisible 1
<CMD> setLayerPreference pinText -isVisible 1
<CMD> setLayerPreference flightLine -isVisible 1
<CMD> setLayerPreference portNum -isVisible 1
<CMD> setLayerPreference dpt -isVisible 1
<CMD> setLayerPreference gdsii -isVisible 0
<CMD> setLayerPreference term -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference aggress -isVisible 0
<CMD> setLayerPreference text -isVisible 0
<CMD> setLayerPreference pinText -isVisible 0
<CMD> setLayerPreference flightLine -isVisible 0
<CMD> setLayerPreference portNum -isVisible 0
<CMD> setLayerPreference dpt -isVisible 0
<CMD> setLayerPreference gdsii -isVisible 1
<CMD> setLayerPreference term -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1
<CMD> setLayerPreference aggress -isVisible 1
<CMD> setLayerPreference text -isVisible 1
<CMD> setLayerPreference pinText -isVisible 1
<CMD> setLayerPreference flightLine -isVisible 1
<CMD> setLayerPreference portNum -isVisible 1
<CMD> setLayerPreference dpt -isVisible 1
<CMD> setLayerPreference gdsii -isVisible 0
<CMD> setLayerPreference term -isVisible 0
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference busguide -isVisible 0
<CMD> setLayerPreference aggress -isVisible 0
<CMD> setLayerPreference text -isVisible 0
<CMD> setLayerPreference pinText -isVisible 0
<CMD> setLayerPreference flightLine -isVisible 0
<CMD> setLayerPreference portNum -isVisible 0
<CMD> setLayerPreference dpt -isVisible 0
<CMD> setLayerPreference gdsii -isVisible 1
<CMD> setLayerPreference term -isVisible 1
<CMD> setLayerPreference violation -isVisible 1
<CMD> setLayerPreference busguide -isVisible 1
<CMD> setLayerPreference aggress -isVisible 1
<CMD> setLayerPreference text -isVisible 1
<CMD> setLayerPreference pinText -isVisible 1
<CMD> setLayerPreference flightLine -isVisible 1
<CMD> setLayerPreference portNum -isVisible 1
<CMD> setLayerPreference dpt -isVisible 1
<CMD> setLayerPreference violation -isVisible 0
default_rc_corner
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'dpram' of instances=2177 and nets=1563 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dpram.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1441.984M)
<CMD> rcOut -setload dpram.setload
<CMD> rcOut -setres dpram.setres
<CMD> gui_select -next -point {96.024 12.803}
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix dpram_postCTS -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1442.0M)
#################################################################################
# Design Stage: PostRoute
# Design Name: dpram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1459.84)
Total number of fetched objects 1545
End delay calculation. (MEM=1540.75 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1540.75 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:18:01 mem=1540.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.476  |  7.582  |  3.476  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.367%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.64 sec
Total Real time: 1.0 sec
Total Memory Usage: 1475.96875 Mbytes
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix dpram_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1445.0M)
#################################################################################
# Design Stage: PostRoute
# Design Name: dpram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1458.33)
Total number of fetched objects 1545
Total number of fetched objects 1545
End delay calculation. (MEM=1531.72 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1531.72 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:18:04 mem=1531.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best worst 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.249  |  0.249  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1040   |  1040   |    0    |
+--------------------+---------+---------+---------+

Density: 70.367%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.82 sec
Total Real time: 1.0 sec
Total Memory Usage: 1446.75 Mbytes
<CMD_INTERNAL> violationBrowserClose
<CMD> getCTSMode -engine -quiet
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1157.4M, totSessionCpu=0:18:29 **
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1469.1M)

Footprint cell infomation for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Compute RC Scale Done ...
#################################################################################
# Design Stage: PostRoute
# Design Name: dpram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1621.2)
*** Calculating scaling factor for max libraries using the default operating condition of each library.
Total number of fetched objects 1545
End delay calculation. (MEM=1637.34 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1637.34 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:18:30 mem=1637.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.476  |  7.582  |  3.476  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.367%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1216.0M, totSessionCpu=0:18:30 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1513.9M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1513.9M) ***
*** Starting optimizing excluded clock nets MEM= 1513.9M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1513.9M) ***
Info: Done creating the CCOpt slew target map.

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 70.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.37%|        -|   0.100|   0.000|   0:00:00.0| 1621.2M|
|    70.36%|        2|   0.100|   0.000|   0:00:01.0| 1621.2M|
|    70.35%|        2|   0.100|   0.000|   0:00:00.0| 1621.2M|
|    70.33%|        2|   0.100|   0.000|   0:00:00.0| 1621.2M|
|    70.32%|        2|   0.100|   0.000|   0:00:00.0| 1621.2M|
|    70.31%|        2|   0.100|   0.000|   0:00:00.0| 1621.2M|
|    70.31%|        0|   0.100|   0.000|   0:00:00.0| 1621.2M|
|    70.31%|        0|   0.100|   0.000|   0:00:00.0| 1621.2M|
|    70.31%|        0|   0.100|   0.000|   0:00:00.0| 1621.2M|
|    70.31%|        0|   0.100|   0.000|   0:00:00.0| 1621.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 70.31
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
*** Starting refinePlace (0:18:35 mem=1621.2M) ***
Total net bbox length = 1.080e+05 (5.599e+04 5.196e+04) (ext = 2.723e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 2177 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 75 insts, mean move: 4.63 um, max move: 26.40 um
	Max move on inst (mem_reg[27][5]): (366.30, 226.80) --> (339.90, 226.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1621.2MB
Summary Report:
Instances move: 75 (out of 2041 movable)
Instances flipped: 4
Mean displacement: 4.63 um
Max displacement: 26.40 um (Instance: mem_reg[27][5]) (366.3, 226.8) -> (339.9, 226.8)
	Length: 20 sites, height: 1 rows, site name: tsm3site, cell type: SDFFHQX1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.080e+05 (5.600e+04 5.204e+04) (ext = 2.736e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1621.2MB
*** Finished refinePlace (0:18:35 mem=1621.2M) ***
*** maximum move = 26.40 um ***
*** Finished re-routing un-routed nets (1621.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1621.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1463.65M, totSessionCpu=0:18:35).
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2514 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1545  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1545 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1545 net(s) in layer range [2, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 1.488816e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2      12( 0.19%)   ( 0.19%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer6       2( 0.03%)   ( 0.03%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total       14( 0.04%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 9504
[NR-eGR] Layer2(Metal2)(V) length: 5.420912e+04um, number of vias: 15010
[NR-eGR] Layer3(Metal3)(H) length: 6.717795e+04um, number of vias: 1473
[NR-eGR] Layer4(Metal4)(V) length: 2.474808e+04um, number of vias: 274
[NR-eGR] Layer5(Metal5)(H) length: 8.385780e+03um, number of vias: 10
[NR-eGR] Layer6(Metal6)(V) length: 3.670795e+02um, number of vias: 0
[NR-eGR] Total length: 1.548880e+05um, number of vias: 26271
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.047130e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1449.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
Extraction called for design 'dpram' of instances=2177 and nets=1563 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dpram.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1449.516M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dpram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1504.75)
Total number of fetched objects 1545
End delay calculation. (MEM=1520.88 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1520.88 CPU=0:00:00.3 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.93|     0.00|       0|       0|       0|  70.31|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.93|     0.00|       0|       0|       0|  70.31| 0:00:00.0|  1597.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1597.2M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dpram' of instances=2177 and nets=1563 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dpram.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1563.984M)
#################################################################################
# Design Stage: PreRoute
# Design Name: dpram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1561.98)
Total number of fetched objects 1545
End delay calculation. (MEM=1578.12 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1578.12 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:18:36 mem=1578.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1236.0M, totSessionCpu=0:18:36 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.935  |  7.607  |  3.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.311%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1236.3M, totSessionCpu=0:18:37 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1188.8M, totSessionCpu=0:18:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1421.3M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:18:41 mem=1570.7M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: dpram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Total number of fetched objects 1545
Total number of fetched objects 1545
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M)

Active hold views:
 best
  Dominating endpoints: 1040
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:01.0 (0.7), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:18:43 mem=1627.9M ***
Restoring autoHoldViews:  best
Restoring autoViewHoldTargetSlack: 0

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 best worst

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.935  |  7.607  |  3.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.248  |  0.248  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1040   |  1040   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.311%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 112.9 ps, libStdDelay = 52.4 ps, minBufSize = 53222400 (4.0)
*Info: worst delay setup view: worst
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1245.5M, totSessionCpu=0:18:46 **
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 

Active setup views:
 worst
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1237.4M, totSessionCpu=0:18:46 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
#################################################################################
# Design Stage: PreRoute
# Design Name: dpram
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Total number of fetched objects 1545
End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.4/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 best

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.935  |  7.607  |  3.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.248  |  0.248  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1040   |  1040   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.311%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1237.5M, totSessionCpu=0:18:46 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**ERROR: (IMPOPT-608):	Design is not routed yet.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**ERROR: (IMPOPT-608):	Design is not routed yet.
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference unknowState -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference wire -isVisible 0
<CMD> setLayerPreference via -isVisible 0
<CMD> setLayerPreference patch -isVisible 0
<CMD> setLayerPreference trim -isVisible 0
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference unknowState -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference wire -isVisible 1
<CMD> setLayerPreference via -isVisible 1
<CMD> setLayerPreference patch -isVisible 1
<CMD> setLayerPreference trim -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference unknowState -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference wire -isVisible 0
<CMD> setLayerPreference via -isVisible 0
<CMD> setLayerPreference patch -isVisible 0
<CMD> setLayerPreference trim -isVisible 0
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference unknowState -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference wire -isVisible 1
<CMD> setLayerPreference via -isVisible 1
<CMD> setLayerPreference patch -isVisible 1
<CMD> setLayerPreference trim -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> saveDesign dpram.enc
% Begin save design ... (date=11/17 02:32:40, mem=1238.2M)
% Begin Save netlist data ... (date=11/17 02:32:40, mem=1239.5M)
Writing Binary DB to dpram.enc.dat/dpram.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1239.6M, current mem=1239.6M)
% Begin Save AAE data ... (date=11/17 02:32:40, mem=1239.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1239.7M, current mem=1239.7M)
% Begin Save clock tree data ... (date=11/17 02:32:40, mem=1239.8M)
% End Save clock tree data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1239.8M, current mem=1239.8M)
Saving preference file dpram.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/17 02:32:40, mem=1240.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1240.4M, current mem=1240.4M)
Saving Drc markers ...
... 998 markers are saved ...
... 996 geometry drc markers are saved ...
... 2 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/17 02:32:40, mem=1240.4M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1240.5M, current mem=1240.5M)
% Begin Save routing data ... (date=11/17 02:32:40, mem=1240.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1464.4M) ***
% End Save routing data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1240.5M, current mem=1240.5M)
Saving property file dpram.enc.dat/dpram.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1464.4M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=11/17 02:32:40, mem=1242.9M)
% End Save power constraints data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1243.0M, current mem=1243.0M)
Saving rc congestion map dpram.enc.dat/dpram.congmap.gz ...
default_rc_corner
Generated self-contained design dpram.enc.dat
% End save design ... (date=11/17 02:32:40, total cpu=0:00:00.3, real=0:00:00.0, peak res=1243.0M, current mem=1193.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveNetlist routing.v
Writing Netlist "routing.v" ...
<CMD> streamOut dpram.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    121                             COMP
    122                          DIEAREA
    1                             Metal1
    2                             Metal1
    3                             Metal1
    4                             Metal1
    7                             Metal1
    5                             Metal1
    6                             Metal1
    8                             Metal1
    9                             Metal1
    10                            Metal1
    15                             Via12
    16                             Via12
    19                             Via12
    17                             Via12
    18                             Via12
    20                             Via12
    21                             Via12
    22                            Metal2
    23                            Metal2
    24                            Metal2
    25                            Metal2
    28                            Metal2
    26                            Metal2
    27                            Metal2
    29                            Metal2
    30                            Metal2
    31                            Metal2
    36                             Via23
    37                             Via23
    40                             Via23
    38                             Via23
    39                             Via23
    41                             Via23
    42                             Via23
    43                            Metal3
    44                            Metal3
    45                            Metal3
    46                            Metal3
    49                            Metal3
    47                            Metal3
    48                            Metal3
    50                            Metal3
    51                            Metal3
    52                            Metal3
    57                             Via34
    58                             Via34
    61                             Via34
    59                             Via34
    60                             Via34
    62                             Via34
    63                             Via34
    64                            Metal4
    65                            Metal4
    66                            Metal4
    67                            Metal4
    70                            Metal4
    68                            Metal4
    69                            Metal4
    71                            Metal4
    72                            Metal4
    73                            Metal4
    78                             Via45
    79                             Via45
    82                             Via45
    80                             Via45
    81                             Via45
    83                             Via45
    84                             Via45
    85                            Metal5
    86                            Metal5
    87                            Metal5
    88                            Metal5
    91                            Metal5
    89                            Metal5
    90                            Metal5
    92                            Metal5
    93                            Metal5
    94                            Metal5
    99                             Via56
    100                            Via56
    103                            Via56
    101                            Via56
    102                            Via56
    104                            Via56
    105                            Via56
    106                           Metal6
    107                           Metal6
    108                           Metal6
    109                           Metal6
    112                           Metal6
    110                           Metal6
    111                           Metal6
    113                           Metal6
    114                           Metal6
    115                           Metal6
    11                            Metal1
    12                            Metal1
    13                            Metal1
    14                            Metal1
    32                            Metal2
    33                            Metal2
    34                            Metal2
    35                            Metal2
    53                            Metal3
    54                            Metal3
    55                            Metal3
    56                            Metal3
    74                            Metal4
    75                            Metal4
    76                            Metal4
    77                            Metal4
    95                            Metal5
    96                            Metal5
    97                            Metal5
    98                            Metal5
    116                           Metal6
    117                           Metal6
    118                           Metal6
    119                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           2177

Ports/Pins                            48
    metal layer Metal2                 7
    metal layer Metal3                27
    metal layer Metal4                 6
    metal layer Metal5                 8

Nets                               20092
    metal layer Metal1                 9
    metal layer Metal2              9647
    metal layer Metal3              9321
    metal layer Metal4               944
    metal layer Metal5               165
    metal layer Metal6                 6

    Via Instances                  26371

Special Nets                         719
    metal layer Metal1               207
    metal layer Metal4               178
    metal layer Metal5                79
    metal layer Metal6               255

    Via Instances                   1070

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                1611
    metal layer Metal2               981
    metal layer Metal3               550
    metal layer Metal4                64
    metal layer Metal5                14
    metal layer Metal6                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!

*** Memory Usage v#1 (Current mem = 1439.000M, initial mem = 179.895M) ***
*** Message Summary: 1681 warning(s), 29 error(s)

--- Ending "Innovus" (totcpu=0:19:19, real=3:13:08, mem=1439.0M) ---
