
---------- Begin Simulation Statistics ----------
final_tick                                31645432500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62416                       # Simulator instruction rate (inst/s)
host_mem_usage                                1042016                       # Number of bytes of host memory used
host_op_rate                                   120787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   160.22                       # Real time elapsed on the host
host_tick_rate                              197518140                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      19351849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031645                       # Number of seconds simulated
sim_ticks                                 31645432500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                    79                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       586078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1168714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect        11183                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       713979                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4068278                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       984138                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3006441                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2022303                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5498966                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          576067                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       588494                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12636366                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8802276                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       778261                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2320534                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1103450                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1363                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     17078932                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19351828                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     27228225                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.710727                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.860618                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     22071675     81.06%     81.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1372714      5.04%     86.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       677886      2.49%     88.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1089176      4.00%     92.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       423470      1.56%     94.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       229816      0.84%     94.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       135012      0.50%     95.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       125026      0.46%     95.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1103450      4.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     27228225                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              17342                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       221726                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          19271403                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2691400                       # Number of loads committed
system.switch_cpus.commit.membars                 280                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        72885      0.38%      0.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15126044     78.16%     78.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          182      0.00%     78.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       144362      0.75%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          821      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         1536      0.01%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           26      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu         1682      0.01%     79.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            6      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1430      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         1795      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           24      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           45      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            1      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           22      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2686882     13.88%     93.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1304508      6.74%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         4518      0.02%     99.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         5059      0.03%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19351828                       # Class of committed instruction
system.switch_cpus.commit.refs                4000967                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19351828                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.329083                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.329083                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7569000                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42135588                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         15815513                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           5478548                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         779439                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        585432                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4175642                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51910                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1851261                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  7066                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5498966                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2710109                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12036111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        451610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         7884                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               22859127                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        70993                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles        16019                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       405668                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1558878                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.086884                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     16911820                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1560205                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.361176                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     30227934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.500737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.959777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         23343509     77.22%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           349423      1.16%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           299235      0.99%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           299415      0.99%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           461298      1.53%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           337694      1.12%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           373516      1.24%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           367459      1.22%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4396385     14.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     30227934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             27539                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            13680                       # number of floating regfile writes
system.switch_cpus.idleCycles                33062910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       978053                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3150497                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.469495                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6067749                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1851019                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         4124185                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5373331                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        11571                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        49408                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2439301                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36422813                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4216730                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1203008                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      29714704                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          31064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        180741                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         779439                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        224108                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        15872                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       344054                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1050                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          358                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2681909                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1129728                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1050                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       937178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          33043333                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28981446                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.620636                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20507869                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.457909                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29264572                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         43082122                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24194319                       # number of integer regfile writes
system.switch_cpus.ipc                       0.158001                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.158001                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       363340      1.18%      1.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23905928     77.32%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          465      0.00%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        182734      0.59%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1429      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         5168      0.02%     79.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            1      0.00%     79.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           54      0.00%     79.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu         2633      0.01%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            6      0.00%     79.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1961      0.01%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         2867      0.01%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           56      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          735      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          132      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4440789     14.36%     93.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1997548      6.46%     99.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         6706      0.02%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         5163      0.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       30917718                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           28002                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        55911                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        25742                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        48202                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              505230                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016341                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          467034     92.44%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             9      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            158      0.03%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             10      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          24731      4.89%     97.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12765      2.53%     99.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          393      0.08%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          130      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31031606                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     92701691                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28955704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     53446376                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36390347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          30917718                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        32466                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     17070850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       189008                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        31103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     23490167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     30227934                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.022819                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.968216                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     21624084     71.54%     71.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1792506      5.93%     77.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1530319      5.06%     82.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1196652      3.96%     86.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1146492      3.79%     90.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       977368      3.23%     93.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1011137      3.35%     96.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       660020      2.18%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       289356      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     30227934                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.488502                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2777782                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                109082                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       161411                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       135788                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5373331                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2439301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13017274                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            865                       # number of misc regfile writes
system.switch_cpus.numCycles                 63290844                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         6139537                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22783330                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents          264                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents         434180                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         16163639                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         252716                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         91329                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     100060027                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       40176474                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     45015658                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5630332                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         639056                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         779439                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1452776                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         22232161                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        39555                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     62553341                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        62210                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1471                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1989999                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1429                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62549711                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            75903250                       # The number of ROB writes
system.switch_cpus.timesIdled                  411350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        41027                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         7105                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1010673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       164931                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2027915                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         172036                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             549804                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        55838                       # Transaction distribution
system.membus.trans_dist::CleanEvict           526500                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2705                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33867                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        549804                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1752385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1752385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1752385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     40928576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     40928576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40928576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            586376                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  586376    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              586376                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1539073500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3139320000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  31645432500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            954281                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       174564                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       633504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          882643                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5918                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            58953                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           58953                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        637912                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       316370                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1903388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1137739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3041127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     80990464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31619072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              112609536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          687889                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3953792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1701102                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.129427                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347892                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1488039     87.48%     87.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 205958     12.11%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   7105      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1701102                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1766187995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         566239398                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         957460307                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       250967                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       172023                       # number of demand (read+write) hits
system.l2.demand_hits::total                   422990                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       250967                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       172023                       # number of overall hits
system.l2.overall_hits::total                  422990                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       381003                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       203298                       # number of demand (read+write) misses
system.l2.demand_misses::total                 584305                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       381003                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       203298                       # number of overall misses
system.l2.overall_misses::total                584305                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst  31799506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  17554735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49354241500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  31799506500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  17554735000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49354241500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       631970                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       375321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1007295                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       631970                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       375321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1007295                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.602881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.541664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.580073                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.602881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.541664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.580073                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83462.614468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86349.767337                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84466.573964                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83462.614468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86349.767337                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84466.573964                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               55838                       # number of writebacks
system.l2.writebacks::total                     55838                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst          557                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 569                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst          557                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                569                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst       380446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       203286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            583732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       380446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       203286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           583732                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  27952890012                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  15521230003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43474120015                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  27952890012                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  15521230003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43474120015                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.602000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.541632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.579505                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.602000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.541632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.579505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73474.001598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76351.691720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74476.163745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73474.001598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76351.691720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74476.163745                       # average overall mshr miss latency
system.l2.replacements                         681949                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       118726                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           118726                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       118726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       118726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       628551                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           628551                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       628551                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       628551                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        61406                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         61406                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         3277                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3277                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         2641                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2641                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data     12556000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12556000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         5918                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5918                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.446266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.446266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  4754.259750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4754.259750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         2641                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2641                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     52323500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     52323500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.446266                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.446266                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19812.003029                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19812.003029                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        25022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25022                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        33929                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33931                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2604344500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2604344500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        58951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             58953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.575546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.575560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76758.657785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76754.133388                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        33929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2265054500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2265054500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.575546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.575526                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66758.657785                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66758.657785                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       250967                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             250967                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       381003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           381005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  31799506500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  31799506500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       631970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         631972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.602881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.602883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83462.614468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83462.176349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst          557                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           557                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       380446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       380446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  27952890012                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  27952890012                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.602000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.601998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73474.001598                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73474.001598                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       147001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            147001                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       169369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          169369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14950390500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14950390500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       316370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        316370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.535351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.535351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88271.115139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88271.115139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       169357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       169357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13256175503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13256175503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.535313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.535313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78273.561193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78273.561193                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.960216                       # Cycle average of tags in use
system.l2.tags.total_refs                     1914549                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    681949                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.807467                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.334285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   154.326624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    72.297485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.114587                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.602838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.282412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999845                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16739693                       # Number of tag accesses
system.l2.tags.data_accesses                 16739693                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     24348544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     13006144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37354944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     24348544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      24348672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3573632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3573632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       380446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       203221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              583671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        55838                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              55838                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst    769417324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    410995931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1180421345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         4045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    769417324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        769421369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112927261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112927261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112927261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    769417324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    410995931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1293348606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     51855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    380333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    184989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423627750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3159                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1149113                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48712                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      583667                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      55838                       # Number of write requests accepted
system.mem_ctrls.readBursts                    583667                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    55838                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18345                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3983                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             45665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             23587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             26964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            27878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            52594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11160                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8972926000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2826610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19572713500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15872.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34622.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   348038                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   40587                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                583667                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                55838                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  324353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  168586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   56580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       228518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.837361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.317609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.691020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       101407     44.38%     44.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        78538     34.37%     78.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24080     10.54%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11436      5.00%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3834      1.68%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3103      1.36%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2187      0.96%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1474      0.65%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2459      1.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       228518                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     178.109528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    157.952484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.171096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            253      8.01%      8.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          318     10.07%     18.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1150     36.40%     54.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         1132     35.83%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          275      8.71%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           23      0.73%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.16%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3159                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.404875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.385654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2498     79.08%     79.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      2.94%     82.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              519     16.43%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      1.52%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3159                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36180608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1174080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3316672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37354688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3573632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1143.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1180.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31645003500                       # Total gap between requests
system.mem_ctrls.avgGap                      49483.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     24341312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11839296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3316672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 769188792.095036149025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 374123374.676582455635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104807289.329984664917                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       380446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       203221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        55838                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  12279491250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7293222250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 761168153250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32276.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35888.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13631723.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            894813360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            475604580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2175786480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          203016240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2497896960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14211816840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183996000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20642930460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.319429                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    359588250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1056640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30229193750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            736819440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            391621230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1860612600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           67499820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2497896960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14163008310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        225097920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19942556280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.187509                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    466499500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1056640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30122282500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1910024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1910032                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1910024                       # number of overall hits
system.cpu.icache.overall_hits::total         1910032                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       800012                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         800014                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       800012                       # number of overall misses
system.cpu.icache.overall_misses::total        800014                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  44046061281                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  44046061281                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  44046061281                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  44046061281                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2710036                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2710046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2710036                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2710046                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.295203                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.295203                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.295203                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.295203                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55056.750750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55056.613111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55056.750750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55056.613111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       333098                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              6433                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.779574                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       633504                       # number of writebacks
system.cpu.icache.writebacks::total            633504                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       162102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       162102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       162102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       162102                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       637910                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       637910                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       637910                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       637910                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  35496841821                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35496841821                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  35496841821                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35496841821                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.235388                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.235387                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.235388                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.235387                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55645.532788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55645.532788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55645.532788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55645.532788                       # average overall mshr miss latency
system.cpu.icache.replacements                 633504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1910024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1910032                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       800012                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        800014                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  44046061281                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  44046061281                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2710036                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2710046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.295203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.295203                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55056.750750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55056.613111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       162102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       162102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       637910                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       637910                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  35496841821                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35496841821                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.235388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.235387                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55645.532788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55645.532788                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.800115                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2424772                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            637848                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.801489                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.799880                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.996873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6058004                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6058004                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4423610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4423615                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4423610                       # number of overall hits
system.cpu.dcache.overall_hits::total         4423615                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       649797                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         649799                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       649797                       # number of overall misses
system.cpu.dcache.overall_misses::total        649799                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  33257051388                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33257051388                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  33257051388                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33257051388                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5073407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5073414                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5073407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5073414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.128079                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.128079                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.128079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.128079                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51180.678563                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51180.521035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51180.678563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51180.521035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       569576                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       177358                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18561                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1331                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.686709                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   133.251690                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       118726                       # number of writebacks
system.cpu.dcache.writebacks::total            118726                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       268561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       268561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       268561                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       268561                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       381236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       381236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       381236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       381236                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  20129582895                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20129582895                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20129582895                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20129582895                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.075144                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075144                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.075144                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075144                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 52800.844870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52800.844870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52800.844870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52800.844870                       # average overall mshr miss latency
system.cpu.dcache.replacements                 375258                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3179187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3179187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       584519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        584519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30071603000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30071603000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3763706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3763706                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.155304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.155304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51446.750234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51446.750234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       268133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       268133                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       316386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       316386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  17018316500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17018316500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.084062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 53789.726789                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53789.726789                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1244423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1244428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        65278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65280                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3185448388                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3185448388                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1309701                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.049842                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48798.192163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48796.697120                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          428                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        64850                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64850                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3111266395                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3111266395                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.049515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47976.351503                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47976.351503                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.995051                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4773822                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            375258                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.721440                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.994624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999923                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10522150                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10522150                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31645432500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  31645422000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                34186330500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 665664                       # Simulator instruction rate (inst/s)
host_mem_usage                                1051232                       # Number of bytes of host memory used
host_op_rate                                  1290212                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.53                       # Real time elapsed on the host
host_tick_rate                              153749075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000010                       # Number of instructions simulated
sim_ops                                      21321542                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002541                       # Number of seconds simulated
sim_ticks                                  2540898000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         89510                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect         2423                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        71790                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       454068                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       115371                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       342190                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       226819                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          627096                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           78586                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        56966                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1317456                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           912651                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        86327                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             250095                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        131449                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           30                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1902280                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1969693                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      2682390                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.734305                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.960497                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2203695     82.15%     82.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       116508      4.34%     86.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        55139      2.06%     88.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        93546      3.49%     92.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        39401      1.47%     93.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        17776      0.66%     94.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         9939      0.37%     94.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        14937      0.56%     95.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       131449      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2682390                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                219                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        29622                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1964426                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                281658                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4751      0.24%      0.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1562180     79.31%     79.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            5      0.00%     79.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        12580      0.64%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            5      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           53      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            9      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       281649     14.30%     94.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       108314      5.50%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            9      0.00%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          120      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1969693                       # Class of committed instruction
system.switch_cpus.commit.refs                 390092                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1969693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.081806                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.081806                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1030522                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        4546219                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1252762                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            604792                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          86428                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         56762                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              450755                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  6433                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              168283                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   543                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              627096                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            295962                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1509073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         37245                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1724                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                2476036                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles        16875                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          161                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles        93131                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          172856                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.123400                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1323874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       193957                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.487236                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      3031266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.639852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.057921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2273382     75.00%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            36337      1.20%     76.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            48467      1.60%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            30246      1.00%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45697      1.51%     80.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            27037      0.89%     81.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            39914      1.32%     82.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            52126      1.72%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           478060     15.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      3031266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              1187                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              315                       # number of floating regfile writes
system.switch_cpus.idleCycles                 2050530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       106253                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           352589                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.620869                       # Inst execution rate
system.switch_cpus.iew.exec_refs               620114                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             168168                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          573147                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        585609                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1475                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5457                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       224431                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      3870499                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        451946                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       123781                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       3155130                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3382                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          9314                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          86428                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         14189                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          712                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        45263                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          367                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       303971                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       116003                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       100428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           3468819                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               3074140                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.628713                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           2180893                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.604932                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                3113578                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          4464120                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2572098                       # number of integer regfile writes
system.switch_cpus.ipc                       0.196780                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.196780                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        45122      1.38%      1.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       2557059     77.99%     79.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           17      0.00%     79.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         16932      0.52%     79.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            9      0.00%     79.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          576      0.02%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          160      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          124      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           13      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       475558     14.50%     94.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       183093      5.58%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          121      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          121      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        3278905                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            1135                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         2278                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         1020                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         2777                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               50470                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015392                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           48359     95.82%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             2      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     95.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           1309      2.59%     98.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           796      1.58%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            4      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        3283118                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      9654005                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      3073120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5768778                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            3866433                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           3278905                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4066                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1900936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16731                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4036                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2484221                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      3031266                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.081695                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.034198                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2134803     70.43%     70.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       185875      6.13%     76.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       163942      5.41%     81.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       110709      3.65%     85.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       108179      3.57%     89.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       107330      3.54%     92.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       113535      3.75%     96.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        72701      2.40%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        34192      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      3031266                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.645226                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              311396                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 16456                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        16264                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16829                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       585609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       224431                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         1390017                       # number of misc regfile reads
system.switch_cpus.numCycles                  5081796                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          890758                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2323334                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          41859                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1289819                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          59593                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         13144                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      10594153                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        4307920                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      4800821                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            612757                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          10905                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          86428                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        125472                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2477640                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         1919                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      6598939                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        26032                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          188                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            193513                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          189                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              6422875                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             8098460                       # The number of ROB writes
system.switch_cpus.timesIdled                   30379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         3967                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          460                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        88359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14462                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       176762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14922                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              43179                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3681                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40864                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1733                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1733                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         43179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       134422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       134422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 134422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3109952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3109952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3109952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44965                       # Request fanout histogram
system.membus.reqLayer2.occupancy           115687500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          241410000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2540898000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2540898000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2540898000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2540898000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             84920                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        49957                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           80080                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3395                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3395                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         50077                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34844                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       149782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       115217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                264999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6381120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2920448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9301568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           53243                       # Total snoops (count)
system.tol2bus.snoopTraffic                    256576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           141481                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.136782                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.352953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 122589     86.65%     86.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18432     13.03%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    460      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             141481                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          145731000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          57524418                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          75165896                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2540898000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        25506                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        17543                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43049                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        25506                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        17543                       # number of overall hits
system.l2.overall_hits::total                   43049                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst        24243                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        20696                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44939                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst        24243                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        20696                       # number of overall misses
system.l2.overall_misses::total                 44939                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   2059078500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1771389500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3830468000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   2059078500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1771389500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3830468000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        49749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        38239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                87988                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        49749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        38239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               87988                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.487306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.541228                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.510740                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.487306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.541228                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.510740                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84934.970919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85590.911287                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85237.054674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84934.970919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85590.911287                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85237.054674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3681                       # number of writebacks
system.l2.writebacks::total                      3681                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  26                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 26                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst        24223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        20690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44913                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        24223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        20690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44913                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   1815846000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1564134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3379980000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   1815846000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1564134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3379980000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.486904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.541071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.510445                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.486904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.541071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.510445                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74963.712174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75598.550024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75256.161913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74963.712174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75598.550024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75256.161913                       # average overall mshr miss latency
system.l2.replacements                          52915                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7393                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7393                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        48765                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            48765                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        48765                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        48765                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5344                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5344                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          199                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  199                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data       896500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       896500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data          250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.204000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.204000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data 17578.431373                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17578.431373                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       966000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       966000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.204000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.204000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 18941.176471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18941.176471                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1660                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1735                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    132567500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     132567500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         3395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.511046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.511046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76407.780980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76407.780980                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    115217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    115217500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.511046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.511046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 66407.780980                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66407.780980                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        25506                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25506                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        24243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24243                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   2059078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2059078500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        49749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          49749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.487306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.487306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84934.970919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84934.970919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        24223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   1815846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1815846000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.486904                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.486904                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74963.712174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74963.712174                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        15883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        18961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1638822000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1638822000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        34844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.544168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.544168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86431.200886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86431.200886                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        18955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18955                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1448916500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1448916500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.543996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.543996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76439.804801                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76439.804801                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2540898000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      196078                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     53171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.687687                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.988453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   123.910719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    96.100828                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.140580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.484026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.375394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1437123                       # Number of tag accesses
system.l2.tags.data_accesses                  1437123                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2540898000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst      1550272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1324096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2874368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1550272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1550272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       235584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          235584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        24223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        20689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3681                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3681                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    610127601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    521113402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1131241002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    610127601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        610127601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92716827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92716827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92716827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    610127601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    521113402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1223957829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     24196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     19551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001228098250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          207                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          207                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               88226                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3191                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3681                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3681                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   298                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              412                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    717259250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  218735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1537515500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16395.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35145.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26750                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2547                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44912                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3681                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.111846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.412392                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   183.800202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8879     49.78%     49.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5346     29.97%     79.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1694      9.50%     89.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          770      4.32%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          394      2.21%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          233      1.31%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          148      0.83%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           94      0.53%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          279      1.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17837                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     224.019324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    191.062855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    215.396856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            34     16.43%     16.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          117     56.52%     72.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           47     22.71%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      3.38%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           207                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.410628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.390579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.836360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              163     78.74%     78.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      4.35%     83.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     14.01%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      2.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           207                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2799808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   74560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  217408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2874368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               235584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1101.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        85.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1131.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2540993000                       # Total gap between requests
system.mem_ctrls.avgGap                      52291.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1548544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1251264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       217408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 609447526.032135009766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 492449519.815435290337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 85563450.402180641890                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        24223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        20689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3681                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    817916500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    719599000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  73715369500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33766.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34781.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20025908.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             65638020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             34860870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           170410380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            8868780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     200372640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1126298910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         27242880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1633692480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        642.958702                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     61417750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     84760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2394720250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             61789560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             32830545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           141943200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            8863560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     200372640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1134376380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         20440800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1600616685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.941338                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     43643500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     84760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2412494500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2540898000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2144317                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2144325                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2144317                       # number of overall hits
system.cpu.icache.overall_hits::total         2144325                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       861647                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         861649                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       861647                       # number of overall misses
system.cpu.icache.overall_misses::total        861649                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  47083471731                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  47083471731                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  47083471731                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  47083471731                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3005964                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3005974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3005964                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3005974                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.286646                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.286646                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.286646                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.286646                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54643.574145                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54643.447310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54643.574145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54643.447310                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       357860                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              7286                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.116113                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       683461                       # number of writebacks
system.cpu.icache.writebacks::total            683461                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst       173660                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       173660                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst       173660                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       173660                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       687987                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       687987                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       687987                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       687987                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  37910228277                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  37910228277                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  37910228277                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  37910228277                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.228874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.228873                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.228874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.228873                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55103.117177                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55103.117177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55103.117177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55103.117177                       # average overall mshr miss latency
system.cpu.icache.replacements                 683461                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2144317                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2144325                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       861647                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        861649                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  47083471731                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  47083471731                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3005964                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3005974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.286646                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.286646                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54643.574145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54643.447310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst       173660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       173660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       687987                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       687987                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  37910228277                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  37910228277                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.228874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.228873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55103.117177                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55103.117177                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.811137                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2832313                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            687988                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.116806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000218                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.810920                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.997046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6699936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6699936                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            5                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4861750                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4861755                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            5                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4861750                       # number of overall hits
system.cpu.dcache.overall_hits::total         4861755                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       718157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         718159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       718157                       # number of overall misses
system.cpu.dcache.overall_misses::total        718159                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  36874637882                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36874637882                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  36874637882                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36874637882                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5579907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5579914                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5579907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5579914                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.285714                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.128704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.128704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.285714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.128704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.128704                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51346.206863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51346.063869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51346.206863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51346.063869                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       600983                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       196723                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             19480                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1498                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.851283                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   131.323765                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       126119                       # number of writebacks
system.cpu.dcache.writebacks::total            126119                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       298433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       298433                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       298433                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       298433                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       419724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       419724                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       419724                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       419724                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  22153630389                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22153630389                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  22153630389                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22153630389                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.075221                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075221                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.075221                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075221                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 52781.423957                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52781.423957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52781.423957                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52781.423957                       # average overall mshr miss latency
system.cpu.dcache.replacements                 413497                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3512509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3512509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       649163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        649163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33521003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33521003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4161672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4161672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.155986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.155986                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51637.266757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51637.266757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       297921                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       297921                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       351242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       351242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  18881370500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18881370500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.084399                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084399                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 53756.015795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53756.015795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1349241                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1349246                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        68994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68996                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3353634882                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3353634882                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1418235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1418242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.285714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.048648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48607.630837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48606.221839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          512                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          512                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        68482                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        68482                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3272259889                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3272259889                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.048287                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048287                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47782.773415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47782.773415                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.995419                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5284466                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            413561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.777960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000395                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.995024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11573389                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11573389                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34186330500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  34186320000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
