{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616207451722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616207451722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 13:30:51 2021 " "Processing started: Sat Mar 20 13:30:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616207451722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616207451722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_golden_top -c DE10_Standard_golden_top " "Command: quartus_sta DE10_Standard_golden_top -c DE10_Standard_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616207451722 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616207451756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616207452394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616207452395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207452434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207452435 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616207452978 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616207452978 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616207452978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616207452978 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616207452978 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616207452978 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1616207452978 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at qsta_default_script.tcl(1297): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452991 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452991 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_golden_top.sdc " "Reading SDC File: 'DE10_Standard_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616207452992 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616207452993 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616207452994 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616207452994 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 11 -multiply_by 36 -duty_cycle 50.00 -name \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616207452994 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1616207452994 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207452994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 37 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_golden_top.sdc(37): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_golden_top.sdc 37 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_golden_top.sdc(37): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452995 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 41 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_golden_top.sdc(41): u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_golden_top.sdc 41 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_golden_top.sdc(41): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452996 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1616207452996 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 65 clk_dram_ext clock " "Ignored filter at DE10_Standard_golden_top.sdc(65): clk_dram_ext could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452997 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_golden_top.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_golden_top.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452997 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 72 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_golden_top.sdc(72): u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_golden_top.sdc 71 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452997 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_golden_top.sdc 71 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_golden_top.sdc(71): Argument <to> is an empty collection" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452998 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452998 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452998 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(96): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452999 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(97): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207452999 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 101 VGA_BLANK port " "Ignored filter at DE10_Standard_golden_top.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_golden_top.sdc 101 clk_vga_ext clock " "Ignored filter at DE10_Standard_golden_top.sdc(101): clk_vga_ext could not be matched with a clock" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207452999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 101 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(101): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207453000 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207453000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_golden_top.sdc 102 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_golden_top.sdc(102): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616207453000 ""}  } { { "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" "" { Text "/mnt/66d5710d-4496-4a33-9d0e-8707450fe020/workspace/AARP-fpga/typhoon-io/vga_wip/DE10_Standard_golden_top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616207453000 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK_50 " "Clock: CLOCK_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616207453004 ""} { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK2_50 " "Clock: CLOCK2_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616207453004 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1616207453004 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207453004 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207453004 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207453004 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207453008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207453008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207453008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207453008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207453008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207453008 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207453008 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616207453008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207453378 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616207453380 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616207453380 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207453380 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616207453381 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616207453394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.100 " "Worst-case setup slack is 8.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.100               0.000 CLOCK_50  " "    8.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.545               0.000 CLOCK2_50  " "    8.545               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207453433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLOCK2_50  " "    0.286               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 altera_reserved_tck  " "    0.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 CLOCK_50  " "    0.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207453440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.266 " "Worst-case recovery slack is 36.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.266               0.000 altera_reserved_tck  " "   36.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207453442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.965 " "Worst-case removal slack is 0.965" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 altera_reserved_tck  " "    0.965               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207453444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.946 " "Worst-case minimum pulse width slack is 8.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.946               0.000 CLOCK_50  " "    8.946               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.949               0.000 CLOCK2_50  " "    8.949               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.468               0.000 altera_reserved_tck  " "   18.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207453446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207453446 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207453465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207453465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207453465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207453465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 52.307 ns " "Worst Case Available Settling Time: 52.307 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207453465 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207453465 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207453465 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616207453468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616207453506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616207455192 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK_50 " "Clock: CLOCK_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616207455303 ""} { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK2_50 " "Clock: CLOCK2_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616207455303 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1616207455303 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207455303 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207455303 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207455303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207455307 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207455307 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207455307 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207455307 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207455307 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207455307 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207455307 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616207455307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207455703 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616207455705 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616207455705 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207455705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.453 " "Worst-case setup slack is 8.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.453               0.000 CLOCK_50  " "    8.453               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.884               0.000 CLOCK2_50  " "    8.884               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207455727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.284 " "Worst-case hold slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 CLOCK2_50  " "    0.284               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 altera_reserved_tck  " "    0.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 CLOCK_50  " "    0.715               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207455735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.405 " "Worst-case recovery slack is 36.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.405               0.000 altera_reserved_tck  " "   36.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207455737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.906 " "Worst-case removal slack is 0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 altera_reserved_tck  " "    0.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207455739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.957 " "Worst-case minimum pulse width slack is 8.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.957               0.000 CLOCK_50  " "    8.957               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.960               0.000 CLOCK2_50  " "    8.960               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.462               0.000 altera_reserved_tck  " "   18.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207455740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207455740 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207455756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207455756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207455756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207455756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 52.404 ns " "Worst Case Available Settling Time: 52.404 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207455756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207455756 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207455756 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616207455759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616207455912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616207457419 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK2_50 " "Clock: CLOCK2_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616207457528 ""} { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK_50 " "Clock: CLOCK_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616207457528 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1616207457528 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207457529 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207457529 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207457529 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207457532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207457532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207457532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207457532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207457532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207457532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207457532 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616207457532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207457909 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616207457911 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616207457911 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207457911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.357 " "Worst-case setup slack is 12.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.462               0.000 CLOCK_50  " "   12.462               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.698               0.000 CLOCK2_50  " "   12.698               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207457920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 altera_reserved_tck  " "    0.212               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 CLOCK2_50  " "    0.214               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 CLOCK_50  " "    0.450               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207457927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.357 " "Worst-case recovery slack is 37.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.357               0.000 altera_reserved_tck  " "   37.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207457929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 altera_reserved_tck  " "    0.474               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207457931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.519 " "Worst-case minimum pulse width slack is 8.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.519               0.000 CLOCK_50  " "    8.519               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.521               0.000 CLOCK2_50  " "    8.521               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.151               0.000 altera_reserved_tck  " "   18.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207457932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207457932 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207457949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207457949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207457949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207457949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 55.555 ns " "Worst Case Available Settling Time: 55.555 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207457949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207457949 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207457949 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616207457951 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "The master clock for this clock assignment could not be derived.  Clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was not created." { { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK_50 " "Clock: CLOCK_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616207458157 ""} { "Warning" "WSTA_MASTER_CLOCK_CANDIDATE_FOUND" "CLOCK2_50 " "Clock: CLOCK2_50 found as a potential master clock candidate" {  } {  } 0 332036 "Clock: %1!s! found as a potential master clock candidate" 0 0 "Design Software" 0 -1 1616207458157 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1616207458157 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207458157 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] Reason: Clock derived from ignored clock: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk.  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207458157 ""}
{ "Warning" "WSTA_IGNORING_CLOCK_SPEC" "vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "Ignoring clock spec: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk Reason: Clock derived from ignored clock: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\].  Clock assignment is being ignored." {  } {  } 0 332086 "Ignoring clock spec: %1!s! Reason: %2!s! %3!s!.  Clock assignment is being ignored." 0 0 "Timing Analyzer" 0 -1 1616207458157 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207458160 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207458160 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207458160 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207458160 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207458160 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207458160 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616207458160 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616207458160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207458537 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: sys_pll_inst\|sys_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616207458538 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: vpg_inst\|vpg_pll_inst\|vpg_pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616207458538 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207458538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.535 " "Worst-case setup slack is 12.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.180               0.000 CLOCK_50  " "   13.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.416               0.000 CLOCK2_50  " "   13.416               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207458547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 CLOCK2_50  " "    0.094               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 altera_reserved_tck  " "    0.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CLOCK_50  " "    0.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207458554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.637 " "Worst-case recovery slack is 37.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.637               0.000 altera_reserved_tck  " "   37.637               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207458556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.426 " "Worst-case removal slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 altera_reserved_tck  " "    0.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207458558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.475 " "Worst-case minimum pulse width slack is 8.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.475               0.000 CLOCK_50  " "    8.475               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.477               0.000 CLOCK2_50  " "    8.477               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.137               0.000 altera_reserved_tck  " "   18.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616207458559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616207458559 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207458576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207458576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207458576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207458576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 56.024 ns " "Worst Case Available Settling Time: 56.024 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207458576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616207458576 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616207458576 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616207461087 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616207461087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 58 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1067 " "Peak virtual memory: 1067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616207461164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 13:31:01 2021 " "Processing ended: Sat Mar 20 13:31:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616207461164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616207461164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616207461164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616207461164 ""}
