

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Fri Apr  9 20:28:18 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      149|      149|  1.490 us|  1.490 us|  150|  150|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    239|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    2405|   1439|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    806|    -|
|Register         |        -|    -|     550|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    2955|   2484|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_64s_16s_64_5_1_U1          |mul_64s_16s_64_5_1          |        0|   2|  441|  256|    0|
    |urem_1ns_33ns_33_5_seq_1_U4    |urem_1ns_33ns_33_5_seq_1    |        0|   0|  406|  245|    0|
    |urem_64ns_32ns_32_68_seq_1_U3  |urem_64ns_32ns_32_68_seq_1  |        0|   0|  779|  469|    0|
    |urem_64ns_64ns_64_68_seq_1_U2  |urem_64ns_64ns_64_68_seq_1  |        0|   0|  779|  469|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   2| 2405| 1439|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_103_p2   |         +|   0|  0|  71|          64|          30|
    |add_ln19_fu_93_p2    |         +|   0|  0|  71|          64|           8|
    |add_ln20_fu_108_p2   |         +|   0|  0|  39|          32|           9|
    |grp_fu_145_p1        |         +|   0|  0|  40|          33|          10|
    |icmp_ln21_fu_129_p2  |      icmp|   0|  0|  18|          32|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 239|         225|          58|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  806|        151|    1|        151|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  806|        151|    1|        151|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |add_ln18_reg_200    |   64|   0|   64|          0|
    |add_ln19_reg_185    |   64|   0|   64|          0|
    |add_ln20_reg_205    |   32|   0|   32|          0|
    |ap_CS_fsm           |  150|   0|  150|          0|
    |mul_ln19_reg_180    |   64|   0|   64|          0|
    |p_7_load_1_reg_170  |   64|   0|   64|          0|
    |result_reg_215      |   32|   0|   32|          0|
    |urem_ln19_reg_195   |   64|   0|   64|          0|
    |v_5_reg_165         |   16|   0|   16|          0|
    +--------------------+-----+----+-----+-----------+
    |Total               |  550|   0|  550|          0|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return     |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p             |   in|   64|     ap_none|             p|        scalar|
|p_7_address0  |  out|    4|   ap_memory|           p_7|         array|
|p_7_ce0       |  out|    1|   ap_memory|           p_7|         array|
|p_7_q0        |   in|   64|   ap_memory|           p_7|         array|
|p_7_address1  |  out|    4|   ap_memory|           p_7|         array|
|p_7_ce1       |  out|    1|   ap_memory|           p_7|         array|
|p_7_q1        |   in|   64|   ap_memory|           p_7|         array|
|p_9           |   in|   32|     ap_none|           p_9|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 150
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_7_addr = getelementptr i64 %p_7, i64 0, i64 2" [dfg_199.c:13]   --->   Operation 151 'getelementptr' 'p_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_7_addr_1 = getelementptr i64 %p_7, i64 0, i64 10" [dfg_199.c:19]   --->   Operation 152 'getelementptr' 'p_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [2/2] (2.32ns)   --->   "%p_7_load = load i4 %p_7_addr" [dfg_199.c:13]   --->   Operation 153 'load' 'p_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_1 : Operation 154 [2/2] (2.32ns)   --->   "%p_7_load_1 = load i4 %p_7_addr_1" [dfg_199.c:19]   --->   Operation 154 'load' 'p_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 155 [1/2] (2.32ns)   --->   "%p_7_load = load i4 %p_7_addr" [dfg_199.c:13]   --->   Operation 155 'load' 'p_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%v_5 = trunc i64 %p_7_load" [dfg_199.c:13]   --->   Operation 156 'trunc' 'v_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/2] (2.32ns)   --->   "%p_7_load_1 = load i4 %p_7_addr_1" [dfg_199.c:19]   --->   Operation 157 'load' 'p_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i16 %v_5" [dfg_199.c:19]   --->   Operation 158 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [5/5] (6.97ns)   --->   "%mul_ln19 = mul i64 %p_7_load_1, i64 %sext_ln19" [dfg_199.c:19]   --->   Operation 159 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 160 [4/5] (6.97ns)   --->   "%mul_ln19 = mul i64 %p_7_load_1, i64 %sext_ln19" [dfg_199.c:19]   --->   Operation 160 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 161 [3/5] (6.97ns)   --->   "%mul_ln19 = mul i64 %p_7_load_1, i64 %sext_ln19" [dfg_199.c:19]   --->   Operation 161 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 162 [2/5] (6.97ns)   --->   "%mul_ln19 = mul i64 %p_7_load_1, i64 %sext_ln19" [dfg_199.c:19]   --->   Operation 162 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 163 [1/5] (6.97ns)   --->   "%mul_ln19 = mul i64 %p_7_load_1, i64 %sext_ln19" [dfg_199.c:19]   --->   Operation 163 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 164 [1/1] (3.52ns)   --->   "%add_ln19 = add i64 %mul_ln19, i64 186" [dfg_199.c:19]   --->   Operation 164 'add' 'add_ln19' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:13]   --->   Operation 165 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [68/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 166 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 167 [67/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 167 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 168 [66/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 168 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 169 [65/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 169 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 170 [64/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 170 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 171 [63/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 171 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 172 [62/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 172 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 173 [61/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 173 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 174 [60/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 174 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 175 [59/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 175 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 176 [58/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 176 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 177 [57/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 177 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 178 [56/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 178 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 179 [55/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 179 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 180 [54/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 180 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 181 [53/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 181 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 182 [52/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 182 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 183 [51/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 183 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 184 [50/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 184 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 185 [49/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 185 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 186 [48/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 186 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 187 [47/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 187 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 188 [46/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 188 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 189 [45/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 189 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 190 [44/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 190 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 191 [43/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 191 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 192 [42/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 192 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 193 [41/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 193 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 194 [40/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 194 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 195 [39/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 195 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 196 [38/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 196 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 197 [37/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 197 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 198 [36/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 198 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 199 [35/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 199 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 200 [34/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 200 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 201 [33/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 201 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 202 [32/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 202 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 203 [31/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 203 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 204 [30/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 204 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 205 [29/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 205 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 206 [28/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 206 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 207 [27/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 207 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 208 [26/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 208 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 209 [25/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 209 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 210 [24/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 210 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 211 [23/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 211 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 212 [22/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 212 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 213 [21/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 213 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 214 [20/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 214 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 215 [19/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 215 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 216 [18/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 216 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 217 [17/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 217 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 218 [16/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 218 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 219 [15/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 219 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 220 [14/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 220 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 221 [13/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 221 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 222 [12/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 222 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 223 [11/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 223 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 224 [10/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 224 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 225 [9/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 225 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 226 [8/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 226 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 227 [7/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 227 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 228 [6/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 228 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 229 [5/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 229 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 230 [4/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 230 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 231 [3/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 231 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 232 [2/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 232 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 233 [1/68] (5.07ns)   --->   "%urem_ln19 = urem i64 %p_read, i64 %add_ln19" [dfg_199.c:19]   --->   Operation 233 'urem' 'urem_ln19' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 64> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.52>
ST_77 : Operation 234 [1/1] (0.00ns)   --->   "%p_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_9" [dfg_199.c:13]   --->   Operation 234 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 235 [1/1] (3.52ns)   --->   "%add_ln18 = add i64 %urem_ln19, i64 779775280" [dfg_199.c:18]   --->   Operation 235 'add' 'add_ln18' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 236 [1/1] (2.55ns)   --->   "%add_ln20 = add i32 %p_9_read, i32 470" [dfg_199.c:20]   --->   Operation 236 'add' 'add_ln20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %add_ln20" [dfg_199.c:19]   --->   Operation 237 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 238 [68/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 238 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 239 [67/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 239 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 240 [66/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 240 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.07>
ST_81 : Operation 241 [65/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 241 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.07>
ST_82 : Operation 242 [64/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 242 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.07>
ST_83 : Operation 243 [63/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 243 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.07>
ST_84 : Operation 244 [62/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 244 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.07>
ST_85 : Operation 245 [61/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 245 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.07>
ST_86 : Operation 246 [60/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 246 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.07>
ST_87 : Operation 247 [59/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 247 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.07>
ST_88 : Operation 248 [58/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 248 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 249 [57/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 249 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 250 [56/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 250 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 251 [55/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 251 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 252 [54/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 252 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 253 [53/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 253 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 254 [52/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 254 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 255 [51/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 255 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 256 [50/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 256 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 257 [49/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 257 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 258 [48/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 258 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 259 [47/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 259 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 260 [46/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 260 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 261 [45/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 261 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 262 [44/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 262 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 263 [43/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 263 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 264 [42/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 264 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 265 [41/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 265 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 266 [40/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 266 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 267 [39/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 267 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 268 [38/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 268 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 269 [37/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 269 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 270 [36/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 270 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 271 [35/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 271 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 272 [34/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 272 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 273 [33/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 273 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 274 [32/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 274 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 275 [31/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 275 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 276 [30/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 276 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 277 [29/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 277 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 278 [28/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 278 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 279 [27/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 279 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 280 [26/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 280 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 281 [25/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 281 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 282 [24/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 282 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 283 [23/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 283 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 284 [22/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 284 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 285 [21/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 285 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 286 [20/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 286 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 287 [19/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 287 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 288 [18/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 288 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 289 [17/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 289 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 290 [16/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 290 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 291 [15/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 291 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 292 [14/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 292 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 293 [13/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 293 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.07>
ST_134 : Operation 294 [12/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 294 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.07>
ST_135 : Operation 295 [11/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 295 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.07>
ST_136 : Operation 296 [10/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 296 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.07>
ST_137 : Operation 297 [9/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 297 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.07>
ST_138 : Operation 298 [8/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 298 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.07>
ST_139 : Operation 299 [7/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 299 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.07>
ST_140 : Operation 300 [6/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 300 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.07>
ST_141 : Operation 301 [5/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 301 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.07>
ST_142 : Operation 302 [4/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 302 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 5.07>
ST_143 : Operation 303 [3/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 303 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 5.07>
ST_144 : Operation 304 [2/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 304 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.07>
ST_145 : Operation 305 [1/68] (5.07ns)   --->   "%result = urem i64 %add_ln18, i64 %zext_ln19" [dfg_199.c:19]   --->   Operation 305 'urem' 'result' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 32> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 6.71>
ST_146 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %result" [dfg_199.c:12]   --->   Operation 306 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %trunc_ln12" [dfg_199.c:12]   --->   Operation 307 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 308 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp_eq  i32 %trunc_ln12, i32 0" [dfg_199.c:21]   --->   Operation 308 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %icmp_ln21" [dfg_199.c:21]   --->   Operation 309 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 310 [1/1] (2.55ns)   --->   "%add_ln21 = add i33 %zext_ln12, i33 754" [dfg_199.c:21]   --->   Operation 310 'add' 'add_ln21' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 311 [5/5] (4.16ns)   --->   "%result_1 = urem i33 %zext_ln21, i33 %add_ln21" [dfg_199.c:21]   --->   Operation 311 'urem' 'result_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 4.16>
ST_147 : Operation 312 [4/5] (4.16ns)   --->   "%result_1 = urem i33 %zext_ln21, i33 %add_ln21" [dfg_199.c:21]   --->   Operation 312 'urem' 'result_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 4.16>
ST_148 : Operation 313 [3/5] (4.16ns)   --->   "%result_1 = urem i33 %zext_ln21, i33 %add_ln21" [dfg_199.c:21]   --->   Operation 313 'urem' 'result_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 4.16>
ST_149 : Operation 314 [2/5] (4.16ns)   --->   "%result_1 = urem i33 %zext_ln21, i33 %add_ln21" [dfg_199.c:21]   --->   Operation 314 'urem' 'result_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 4.16>
ST_150 : Operation 315 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 315 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 316 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 316 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 317 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 317 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 320 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_7"   --->   Operation 320 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 321 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9"   --->   Operation 321 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 323 [1/5] (4.16ns)   --->   "%result_1 = urem i33 %zext_ln21, i33 %add_ln21" [dfg_199.c:21]   --->   Operation 323 'urem' 'result_1' <Predicate = true> <Delay = 4.16> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 4> <II = 33> <Delay = 4.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i33 %result_1" [dfg_199.c:12]   --->   Operation 324 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 325 [1/1] (0.00ns)   --->   "%ret_ln22 = ret i64 %zext_ln12_1" [dfg_199.c:22]   --->   Operation 325 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_7_addr          (getelementptr) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_7_addr_1        (getelementptr) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_7_load          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_5               (trunc        ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_7_load_1        (load         ) [ 0001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln19         (sext         ) [ 0000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln19          (mul          ) [ 0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln19          (add          ) [ 0000000001111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
p_read            (read         ) [ 0000000000111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln19         (urem         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
p_9_read          (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln18          (add          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111100000]
add_ln20          (add          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln19         (zext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111100000]
result            (urem         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000]
trunc_ln12        (trunc        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln12         (zext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln21         (icmp         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21         (zext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
add_ln21          (add          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1          (urem         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln12_1       (zext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln22          (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/9 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_9_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/77 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_7_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="3" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_7_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_7_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_7_addr_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="76" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="64" slack="1"/>
<pin id="78" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_7_load/1 p_7_load_1/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="v_5_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v_5/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln19_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="1"/>
<pin id="87" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="1"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln19_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="1"/>
<pin id="95" dir="0" index="1" bw="9" slack="0"/>
<pin id="96" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="1"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln19/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln18_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="1"/>
<pin id="105" dir="0" index="1" bw="31" slack="0"/>
<pin id="106" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/77 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln20_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/77 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln19_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/78 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="64" slack="1"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="result/78 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln12_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/146 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln12_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/146 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln21_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/146 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln21_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/146 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln21_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/146 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="33" slack="0"/>
<pin id="148" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="result_1/146 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln12_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="33" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/150 "/>
</bind>
</comp>

<comp id="155" class="1005" name="p_7_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_7_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_7_addr_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_7_addr_1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="v_5_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v_5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="p_7_load_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="1"/>
<pin id="172" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_7_load_1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="sext_ln19_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19 "/>
</bind>
</comp>

<comp id="180" class="1005" name="mul_ln19_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19 "/>
</bind>
</comp>

<comp id="185" class="1005" name="add_ln19_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="190" class="1005" name="p_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="urem_ln19_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln19 "/>
</bind>
</comp>

<comp id="200" class="1005" name="add_ln18_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="205" class="1005" name="add_ln20_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="210" class="1005" name="zext_ln19_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="215" class="1005" name="result_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="220" class="1005" name="zext_ln21_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="33" slack="1"/>
<pin id="222" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="225" class="1005" name="add_ln21_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="33" slack="1"/>
<pin id="227" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="79"><net_src comp="54" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="62" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="84"><net_src comp="70" pin="7"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="42" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="48" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="122" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="125" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="135" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="54" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="163"><net_src comp="62" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="168"><net_src comp="81" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="173"><net_src comp="70" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="178"><net_src comp="85" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="183"><net_src comp="88" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="188"><net_src comp="93" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="193"><net_src comp="42" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="198"><net_src comp="98" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="203"><net_src comp="103" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="208"><net_src comp="108" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="213"><net_src comp="114" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="218"><net_src comp="117" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="223"><net_src comp="135" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="228"><net_src comp="139" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="145" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {9 }
	Port: fn1 : p_7 | {1 2 }
	Port: fn1 : p_9 | {77 }
  - Chain level:
	State 1
		p_7_load : 1
		p_7_load_1 : 1
	State 2
		v_5 : 1
	State 3
		mul_ln19 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
		result : 1
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
		zext_ln12 : 1
		icmp_ln21 : 1
		zext_ln21 : 2
		add_ln21 : 2
		result_1 : 3
	State 147
	State 148
	State 149
	State 150
		zext_ln12_1 : 1
		ret_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_98      |    0    |   779   |   469   |
|   urem   |      grp_fu_117     |    0    |   779   |   469   |
|          |      grp_fu_145     |    0    |   406   |   245   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_88      |    2    |   441   |   256   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln19_fu_93   |    0    |    0    |    71   |
|    add   |   add_ln18_fu_103   |    0    |    0    |    71   |
|          |   add_ln20_fu_108   |    0    |    0    |    39   |
|          |   add_ln21_fu_139   |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln21_fu_129  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   read   |  p_read_read_fu_42  |    0    |    0    |    0    |
|          | p_9_read_read_fu_48 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |      v_5_fu_81      |    0    |    0    |    0    |
|          |  trunc_ln12_fu_122  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln19_fu_85   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln19_fu_114  |    0    |    0    |    0    |
|   zext   |   zext_ln12_fu_125  |    0    |    0    |    0    |
|          |   zext_ln21_fu_135  |    0    |    0    |    0    |
|          |  zext_ln12_1_fu_151 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |   2405  |   1677  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln18_reg_200 |   64   |
| add_ln19_reg_185 |   64   |
| add_ln20_reg_205 |   32   |
| add_ln21_reg_225 |   33   |
| mul_ln19_reg_180 |   64   |
|p_7_addr_1_reg_160|    4   |
| p_7_addr_reg_155 |    4   |
|p_7_load_1_reg_170|   64   |
|  p_read_reg_190  |   64   |
|  result_reg_215  |   32   |
| sext_ln19_reg_175|   64   |
| urem_ln19_reg_195|   64   |
|    v_5_reg_165   |   16   |
| zext_ln19_reg_210|   64   |
| zext_ln21_reg_220|   33   |
+------------------+--------+
|       Total      |   666  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_70 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_88    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_98    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_117    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_145    |  p0  |   2  |   1  |    2   ||    9    |
|    grp_fu_145    |  p1  |   2  |  33  |   66   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   300  ||  11.116 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |  2405  |  1677  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   666  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   11   |  3071  |  1740  |
+-----------+--------+--------+--------+--------+
