

ncvlog      "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_util.v"                 -work onchip_flash_0 -cdslib <<onchip_flash_0>>
ncvlog      "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash.v"                      -work onchip_flash_0 -cdslib <<onchip_flash_0>>
ncvlog      "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_data_controller.v" -work onchip_flash_0 -cdslib <<onchip_flash_0>>
ncvlog      "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_csr_controller.v"  -work onchip_flash_0 -cdslib <<onchip_flash_0>>
ncvhdl -v93 "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/ram.vhd"                                                                                              
