{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770876055968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 12 11:30:55 2026 " "Processing started: Thu Feb 12 11:30:55 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770876055968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770876055968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=CPU.sdc CPU --do_report_timing " "Command: quartus_sta --sdc=CPU.sdc CPU --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770876055969 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770876056037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770876056152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770876056152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056198 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056198 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1770876056498 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770876056504 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770876056516 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770876056537 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770876056537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.733 " "Worst-case setup slack is -4.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.733            -153.905 CLKT  " "   -4.733            -153.905 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLKT  " "    0.386               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770876056544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770876056547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.380 " "Worst-case minimum pulse width slack is 4.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.380               0.000 CLKT  " "    4.380               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.733 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.733" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056671 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876056671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.733 (VIOLATED) " "Path #1: Setup slack is -4.733 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg4\|dffg:my_dff\|q " "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg4\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449      3.449  R        clock network delay " "     3.449      3.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.712      0.263     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "     3.712      0.263     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.561      2.849 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[14\] " "     6.561      2.849 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.345      0.784 RR    IC  inst2\|opdef1\|Decoder0~6\|datab " "     7.345      0.784 RR    IC  inst2\|opdef1\|Decoder0~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.709      0.364 RF  CELL  inst2\|opdef1\|Decoder0~6\|combout " "     7.709      0.364 RF  CELL  inst2\|opdef1\|Decoder0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.983      0.274 FF    IC  inst2\|DMEM_W_EN~0\|datad " "     7.983      0.274 FF    IC  inst2\|DMEM_W_EN~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.108      0.125 FF  CELL  inst2\|DMEM_W_EN~0\|combout " "     8.108      0.125 FF  CELL  inst2\|DMEM_W_EN~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.370      0.262 FF    IC  inst2\|REG_ADD_3\|datad " "     8.370      0.262 FF    IC  inst2\|REG_ADD_3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.495      0.125 FF  CELL  inst2\|REG_ADD_3\|combout " "     8.495      0.125 FF  CELL  inst2\|REG_ADD_3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.233      0.738 FF    IC  inst7\|opb\|Out\[0\]~4\|datac " "     9.233      0.738 FF    IC  inst7\|opb\|Out\[0\]~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.514      0.281 FF  CELL  inst7\|opb\|Out\[0\]~4\|combout " "     9.514      0.281 FF  CELL  inst7\|opb\|Out\[0\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.742      0.228 FF    IC  inst7\|opb\|Out\[0\]~5\|datad " "     9.742      0.228 FF    IC  inst7\|opb\|Out\[0\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.892      0.150 FR  CELL  inst7\|opb\|Out\[0\]~5\|combout " "     9.892      0.150 FR  CELL  inst7\|opb\|Out\[0\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.119      0.227 RR    IC  SALU\|Out\[0\]~2\|datad " "    10.119      0.227 RR    IC  SALU\|Out\[0\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.274      0.155 RR  CELL  SALU\|Out\[0\]~2\|combout " "    10.274      0.155 RR  CELL  SALU\|Out\[0\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.970      0.696 RR    IC  SALU\|Out\[0\]~3\|datad " "    10.970      0.696 RR    IC  SALU\|Out\[0\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.109      0.139 RF  CELL  SALU\|Out\[0\]~3\|combout " "    11.109      0.139 RF  CELL  SALU\|Out\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.687      0.578 FF    IC  inst3\|ls\|Mux0~17\|datab " "    11.687      0.578 FF    IC  inst3\|ls\|Mux0~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.112      0.425 FF  CELL  inst3\|ls\|Mux0~17\|combout " "    12.112      0.425 FF  CELL  inst3\|ls\|Mux0~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.382      0.270 FF    IC  inst3\|ls\|Mux0~18\|datac " "    12.382      0.270 FF    IC  inst3\|ls\|Mux0~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.662      0.280 FF  CELL  inst3\|ls\|Mux0~18\|combout " "    12.662      0.280 FF  CELL  inst3\|ls\|Mux0~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.357      0.695 FF    IC  inst3\|ls\|Out\[4\]~19\|datac " "    13.357      0.695 FF    IC  inst3\|ls\|Out\[4\]~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.638      0.281 FF  CELL  inst3\|ls\|Out\[4\]~19\|combout " "    13.638      0.281 FF  CELL  inst3\|ls\|Out\[4\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.865      0.227 FF    IC  inst3\|ls\|Out\[4\]~20\|datad " "    13.865      0.227 FF    IC  inst3\|ls\|Out\[4\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.990      0.125 FF  CELL  inst3\|ls\|Out\[4\]~20\|combout " "    13.990      0.125 FF  CELL  inst3\|ls\|Out\[4\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.217      0.227 FF    IC  inst3\|mux1\|F~18\|datad " "    14.217      0.227 FF    IC  inst3\|mux1\|F~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.342      0.125 FF  CELL  inst3\|mux1\|F~18\|combout " "    14.342      0.125 FF  CELL  inst3\|mux1\|F~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.577      0.235 FF    IC  inst3\|mux1\|F~19\|datac " "    14.577      0.235 FF    IC  inst3\|mux1\|F~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.858      0.281 FF  CELL  inst3\|mux1\|F~19\|combout " "    14.858      0.281 FF  CELL  inst3\|mux1\|F~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.094      0.236 FF    IC  inst3\|mux1\|F~22\|datac " "    15.094      0.236 FF    IC  inst3\|mux1\|F~22\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.375      0.281 FF  CELL  inst3\|mux1\|F~22\|combout " "    15.375      0.281 FF  CELL  inst3\|mux1\|F~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.601      0.226 FF    IC  WMR\|Out\[4\]~6\|datad " "    15.601      0.226 FF    IC  WMR\|Out\[4\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.726      0.125 FF  CELL  WMR\|Out\[4\]~6\|combout " "    15.726      0.125 FF  CELL  WMR\|Out\[4\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.956      0.230 FF    IC  WMR\|Out\[4\]~7\|datad " "    15.956      0.230 FF    IC  WMR\|Out\[4\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.106      0.150 FR  CELL  WMR\|Out\[4\]~7\|combout " "    16.106      0.150 FR  CELL  WMR\|Out\[4\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.830      0.724 RR    IC  inst7\|C\|reg4\|my_dff\|q\|asdata " "    16.830      0.724 RR    IC  inst7\|C\|reg4\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.236      0.406 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg4\|dffg:my_dff\|q " "    17.236      0.406 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg4\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.473      2.973  R        clock network delay " "    12.473      2.973  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.505      0.032           clock pessimism removed " "    12.505      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.485     -0.020           clock uncertainty " "    12.485     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.503      0.018     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg4\|dffg:my_dff\|q " "    12.503      0.018     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg4\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.236 " "Data Arrival Time  :    17.236" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.503 " "Data Required Time :    12.503" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.733 (VIOLATED) " "Slack              :    -4.733 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056672 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876056672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.386 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.386" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056674 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056674 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056674 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876056674 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.386  " "Path #1: Hold slack is 0.386 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|dffg:inst\|q " "From Node    : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:inst5\|dffg:inst\|q " "To Node      : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT (INVERTED) " "Latch Clock  : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.233      3.483  F        clock network delay " "     8.233      3.483  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.465      0.232     uTco  PC:inst5\|dffg:inst\|q " "     8.465      0.232     uTco  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.465      0.000 FF  CELL  inst5\|inst\|q\|q " "     8.465      0.000 FF  CELL  inst5\|inst\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.465      0.000 FF    IC  inst5\|inst15\|Out\[0\]~0\|datac " "     8.465      0.000 FF    IC  inst5\|inst15\|Out\[0\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.826      0.361 FF  CELL  inst5\|inst15\|Out\[0\]~0\|combout " "     8.826      0.361 FF  CELL  inst5\|inst15\|Out\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.826      0.000 FF    IC  inst5\|inst\|q\|d " "     8.826      0.000 FF    IC  inst5\|inst\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.902      0.076 FF  CELL  PC:inst5\|dffg:inst\|q " "     8.902      0.076 FF  CELL  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           latch edge time " "     4.750      4.750           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.363      3.613  F        clock network delay " "     8.363      3.613  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.330     -0.033           clock pessimism removed " "     8.330     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.330      0.000           clock uncertainty " "     8.330      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.516      0.186      uTh  PC:inst5\|dffg:inst\|q " "     8.516      0.186      uTh  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.902 " "Data Arrival Time  :     8.902" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.516 " "Data Required Time :     8.516" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.386  " "Slack              :     0.386 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056675 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876056675 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770876056676 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770876056715 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770876056715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.559 " "Worst-case setup slack is -3.559" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.559            -107.049 CLKT  " "   -3.559            -107.049 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLKT  " "    0.339               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770876056722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770876056725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.399 " "Worst-case minimum pulse width slack is 4.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.399               0.000 CLKT  " "    4.399               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056726 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.559 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.559" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876056842 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.559 (VIOLATED) " "Path #1: Setup slack is -3.559 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg2\|dffg:my_dff\|q " "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.127      3.127  R        clock network delay " "     3.127      3.127  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.363      0.236     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "     3.363      0.236     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.948      2.585 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[13\] " "     5.948      2.585 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.858      0.910 RR    IC  inst2\|opdef1\|Decoder0~3\|dataa " "     6.858      0.910 RR    IC  inst2\|opdef1\|Decoder0~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.223      0.365 RF  CELL  inst2\|opdef1\|Decoder0~3\|combout " "     7.223      0.365 RF  CELL  inst2\|opdef1\|Decoder0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.495      0.272 FF    IC  inst2\|REG_ADD_1~0\|dataa " "     7.495      0.272 FF    IC  inst2\|REG_ADD_1~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.855      0.360 FF  CELL  inst2\|REG_ADD_1~0\|combout " "     7.855      0.360 FF  CELL  inst2\|REG_ADD_1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.062      0.207 FF    IC  inst2\|REG_ADD_1~1\|datad " "     8.062      0.207 FF    IC  inst2\|REG_ADD_1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.172      0.110 FF  CELL  inst2\|REG_ADD_1~1\|combout " "     8.172      0.110 FF  CELL  inst2\|REG_ADD_1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.570      0.398 FF    IC  inst2\|REG_ADD_0~0\|datad " "     8.570      0.398 FF    IC  inst2\|REG_ADD_0~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.680      0.110 FF  CELL  inst2\|REG_ADD_0~0\|combout " "     8.680      0.110 FF  CELL  inst2\|REG_ADD_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.971      0.291 FF    IC  inst7\|opa\|Out\[2\]~10\|datac " "     8.971      0.291 FF    IC  inst7\|opa\|Out\[2\]~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.223      0.252 FF  CELL  inst7\|opa\|Out\[2\]~10\|combout " "     9.223      0.252 FF  CELL  inst7\|opa\|Out\[2\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.431      0.208 FF    IC  inst7\|opa\|Out\[2\]~11\|datad " "     9.431      0.208 FF    IC  inst7\|opa\|Out\[2\]~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.565      0.134 FR  CELL  inst7\|opa\|Out\[2\]~11\|combout " "     9.565      0.134 FR  CELL  inst7\|opa\|Out\[2\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.568      1.003 RR    IC  inst3\|ls\|Mux8~5\|dataa " "    10.568      1.003 RR    IC  inst3\|ls\|Mux8~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.948      0.380 RR  CELL  inst3\|ls\|Mux8~5\|combout " "    10.948      0.380 RR  CELL  inst3\|ls\|Mux8~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.134      0.186 RR    IC  inst3\|ls\|Mux8~6\|datad " "    11.134      0.186 RR    IC  inst3\|ls\|Mux8~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.278      0.144 RR  CELL  inst3\|ls\|Mux8~6\|combout " "    11.278      0.144 RR  CELL  inst3\|ls\|Mux8~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.137      0.859 RR    IC  inst3\|cs\|Out\[2\]~10\|datac " "    12.137      0.859 RR    IC  inst3\|cs\|Out\[2\]~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.402      0.265 RR  CELL  inst3\|cs\|Out\[2\]~10\|combout " "    12.402      0.265 RR  CELL  inst3\|cs\|Out\[2\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.588      0.186 RR    IC  inst3\|cs\|Out\[2\]~11\|datac " "    12.588      0.186 RR    IC  inst3\|cs\|Out\[2\]~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.853      0.265 RR  CELL  inst3\|cs\|Out\[2\]~11\|combout " "    12.853      0.265 RR  CELL  inst3\|cs\|Out\[2\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.040      0.187 RR    IC  inst3\|mux1\|F~29\|datad " "    13.040      0.187 RR    IC  inst3\|mux1\|F~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.184      0.144 RR  CELL  inst3\|mux1\|F~29\|combout " "    13.184      0.144 RR  CELL  inst3\|mux1\|F~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.369      0.185 RR    IC  inst3\|mux1\|F~30\|datac " "    13.369      0.185 RR    IC  inst3\|mux1\|F~30\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.634      0.265 RR  CELL  inst3\|mux1\|F~30\|combout " "    13.634      0.265 RR  CELL  inst3\|mux1\|F~30\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.823      0.189 RR    IC  WMR\|Out\[2\]~10\|datad " "    13.823      0.189 RR    IC  WMR\|Out\[2\]~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.967      0.144 RR  CELL  WMR\|Out\[2\]~10\|combout " "    13.967      0.144 RR  CELL  WMR\|Out\[2\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.625      0.658 RR    IC  WMR\|Out\[2\]~11\|datad " "    14.625      0.658 RR    IC  WMR\|Out\[2\]~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.769      0.144 RR  CELL  WMR\|Out\[2\]~11\|combout " "    14.769      0.144 RR  CELL  WMR\|Out\[2\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.415      0.646 RR    IC  inst7\|A\|reg2\|my_dff\|q\|asdata " "    15.415      0.646 RR    IC  inst7\|A\|reg2\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.785      0.370 RR  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg2\|dffg:my_dff\|q " "    15.785      0.370 RR  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.199      2.699  R        clock network delay " "    12.199      2.699  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.227      0.028           clock pessimism removed " "    12.227      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.207     -0.020           clock uncertainty " "    12.207     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.226      0.019     uTsu  mainreg:inst7\|reg_8_bit:A\|register:reg2\|dffg:my_dff\|q " "    12.226      0.019     uTsu  mainreg:inst7\|reg_8_bit:A\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.785 " "Data Arrival Time  :    15.785" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.226 " "Data Required Time :    12.226" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.559 (VIOLATED) " "Slack              :    -3.559 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056842 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876056842 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.339" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876056844 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.339  " "Path #1: Hold slack is 0.339 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|dffg:inst\|q " "From Node    : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:inst5\|dffg:inst\|q " "To Node      : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT (INVERTED) " "Latch Clock  : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.885      3.135  F        clock network delay " "     7.885      3.135  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.098      0.213     uTco  PC:inst5\|dffg:inst\|q " "     8.098      0.213     uTco  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.098      0.000 FF  CELL  inst5\|inst\|q\|q " "     8.098      0.000 FF  CELL  inst5\|inst\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.098      0.000 FF    IC  inst5\|inst15\|Out\[0\]~0\|datac " "     8.098      0.000 FF    IC  inst5\|inst15\|Out\[0\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.417      0.319 FF  CELL  inst5\|inst15\|Out\[0\]~0\|combout " "     8.417      0.319 FF  CELL  inst5\|inst15\|Out\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.417      0.000 FF    IC  inst5\|inst\|q\|d " "     8.417      0.000 FF    IC  inst5\|inst\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.482      0.065 FF  CELL  PC:inst5\|dffg:inst\|q " "     8.482      0.065 FF  CELL  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           latch edge time " "     4.750      4.750           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.001      3.251  F        clock network delay " "     8.001      3.251  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.972     -0.029           clock pessimism removed " "     7.972     -0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.972      0.000           clock uncertainty " "     7.972      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.143      0.171      uTh  PC:inst5\|dffg:inst\|q " "     8.143      0.171      uTh  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.482 " "Data Arrival Time  :     8.482" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.143 " "Data Required Time :     8.143" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.339  " "Slack              :     0.339 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876056845 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876056845 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770876056845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.409 " "Worst-case setup slack is 2.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.409               0.000 CLKT  " "    2.409               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 CLKT  " "    0.169               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770876056880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770876056884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.124 " "Worst-case minimum pulse width slack is 4.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.124               0.000 CLKT  " "    4.124               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770876056886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770876056886 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.409 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.409" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876057006 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.409  " "Path #1: Setup slack is 2.409 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:inst5\|dffg:inst19\|q " "To Node      : PC:inst5\|dffg:inst19\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT (INVERTED) " "Latch Clock  : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.844      1.844  R        clock network delay " "     1.844      1.844  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.972      0.128     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "     1.972      0.128     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.106      1.134 RF  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[10\] " "     3.106      1.134 RF  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.592      0.486 FF    IC  inst2\|opdec2\|Decoder0~0\|datac " "     3.592      0.486 FF    IC  inst2\|opdec2\|Decoder0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.725      0.133 FF  CELL  inst2\|opdec2\|Decoder0~0\|combout " "     3.725      0.133 FF  CELL  inst2\|opdec2\|Decoder0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.254      0.529 FF    IC  inst2\|PC_LD_EN~2\|datad " "     4.254      0.529 FF    IC  inst2\|PC_LD_EN~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.317      0.063 FF  CELL  inst2\|PC_LD_EN~2\|combout " "     4.317      0.063 FF  CELL  inst2\|PC_LD_EN~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.444      0.127 FF    IC  inst5\|inst16\|Out\[0\]~0\|datad " "     4.444      0.127 FF    IC  inst5\|inst16\|Out\[0\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      0.063 FF  CELL  inst5\|inst16\|Out\[0\]~0\|combout " "     4.507      0.063 FF  CELL  inst5\|inst16\|Out\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.507      0.000 FF    IC  inst5\|inst19\|q\|d " "     4.507      0.000 FF    IC  inst5\|inst19\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.557      0.050 FF  CELL  PC:inst5\|dffg:inst19\|q " "     4.557      0.050 FF  CELL  PC:inst5\|dffg:inst19\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           latch edge time " "     4.750      4.750           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.960      2.210  F        clock network delay " "     6.960      2.210  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.979      0.019           clock pessimism removed " "     6.979      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.959     -0.020           clock uncertainty " "     6.959     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.966      0.007     uTsu  PC:inst5\|dffg:inst19\|q " "     6.966      0.007     uTsu  PC:inst5\|dffg:inst19\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.557 " "Data Arrival Time  :     4.557" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.966 " "Data Required Time :     6.966" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.409  " "Slack              :     2.409 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057006 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876057006 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.169 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876057008 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.169  " "Path #1: Hold slack is 0.169 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|dffg:inst\|q " "From Node    : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:inst5\|dffg:inst\|q " "To Node      : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT (INVERTED) " "Latch Clock  : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.960      2.210  F        clock network delay " "     6.960      2.210  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.065      0.105     uTco  PC:inst5\|dffg:inst\|q " "     7.065      0.105     uTco  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.065      0.000 RR  CELL  inst5\|inst\|q\|q " "     7.065      0.000 RR  CELL  inst5\|inst\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.065      0.000 RR    IC  inst5\|inst15\|Out\[0\]~0\|datac " "     7.065      0.000 RR    IC  inst5\|inst15\|Out\[0\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.236      0.171 RR  CELL  inst5\|inst15\|Out\[0\]~0\|combout " "     7.236      0.171 RR  CELL  inst5\|inst15\|Out\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.236      0.000 RR    IC  inst5\|inst\|q\|d " "     7.236      0.000 RR    IC  inst5\|inst\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.267      0.031 RR  CELL  PC:inst5\|dffg:inst\|q " "     7.267      0.031 RR  CELL  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           latch edge time " "     4.750      4.750           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.033      2.283  F        clock network delay " "     7.033      2.283  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.014     -0.019           clock pessimism removed " "     7.014     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.014      0.000           clock uncertainty " "     7.014      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.098      0.084      uTh  PC:inst5\|dffg:inst\|q " "     7.098      0.084      uTh  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.267 " "Data Arrival Time  :     7.267" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.098 " "Data Required Time :     7.098" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.169  " "Slack              :     0.169 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770876057008 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770876057008 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770876057265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770876057265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770876057311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 12 11:30:57 2026 " "Processing ended: Thu Feb 12 11:30:57 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770876057311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770876057311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770876057311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770876057311 ""}
