<def f='llvm/llvm/include/llvm/Support/Alignment.h' l='225' ll='227' type='llvm::Align llvm::commonAlignment(llvm::Align A, uint64_t Offset)'/>
<doc f='llvm/llvm/include/llvm/Support/Alignment.h' l='223'>/// Returns the alignment that satisfies both alignments.
/// Same semantic as MinAlign.</doc>
<use f='llvm/llvm/lib/Analysis/Lint.cpp' l='471' u='c' c='_ZN12_GLOBAL__N_14Lint20visitMemoryReferenceERN4llvm11InstructionERKNS1_14MemoryLocationENS1_10MaybeAlignEPNS1_4TypeEj'/>
<use f='llvm/llvm/lib/CodeGen/CodeGenPrepare.cpp' l='7333' u='c' c='_ZL19splitMergedValStoreRN4llvm9StoreInstERKNS_10DataLayoutERKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandMemCmp.cpp' l='287' u='c' c='_ZN12_GLOBAL__N_115MemCmpExpansion11getLoadPairEPN4llvm4TypeEbS3_j'/>
<use f='llvm/llvm/lib/CodeGen/ExpandMemCmp.cpp' l='288' u='c' c='_ZN12_GLOBAL__N_115MemCmpExpansion11getLoadPairEPN4llvm4TypeEbS3_j'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='474' u='c' c='_ZNK4llvm12CallLowering15insertSRetLoadsERNS_16MachineIRBuilderEPNS_4TypeENS_8ArrayRefINS_8RegisterEEES6_i'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='505' u='c' c='_ZNK4llvm12CallLowering16insertSRetStoresERNS_16MachineIRBuilderEPNS_4TypeENS_8ArrayRefINS_8RegisterEEES6_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1311' u='c' c='_ZN4llvm12IRTranslator13translateLoadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1353' u='c' c='_ZN4llvm12IRTranslator14translateStoreERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5686' u='c' c='_ZN4llvm15LegalizerHelper27lowerExtractInsertVectorEltERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='508' u='c' c='_ZN4llvm21inferAlignFromPtrInfoERNS_15MachineFunctionERKNS_18MachinePointerInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFrameInfo.cpp' l='93' u='c' c='_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb'/>
<use f='llvm/llvm/lib/CodeGen/MachineFrameInfo.cpp' l='106' u='c' c='_ZN4llvm16MachineFrameInfo27CreateFixedSpillStackObjectEmlb'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='455' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1070' u='c' c='_ZNK4llvm17MachineMemOperand8getAlignEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='5098' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner17isLegalNarrowLdStEPN4llvm12LSBaseSDNodeENS1_3ISD11LoadExtTypeERNS1_3EVTEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='8825' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16visitFunnelShiftEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10202' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner14CombineExtLoadEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11452' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner15ReduceLoadWidthEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='15601' u='c' c='_ZNK12_GLOBAL__N_111LoadedSlice8getAlignEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='16228' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22ReduceLoadOpStoreWidthEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2621' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize20ExpandLegalINT_TO_FPEPN4llvm6SDNodeERNS1_7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1595' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecRes_INSERT_VECTOR_ELTEPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2444' u='c' c='_ZN4llvm16DAGTypeLegalizer29SplitVecOp_EXTRACT_VECTOR_ELTEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='2580' u='c' c='_ZN4llvm16DAGTypeLegalizer17SplitVecOp_MSTOREEPNS_17MaskedStoreSDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='5244' u='c' c='_ZN4llvm16DAGTypeLegalizer19GenWidenVectorLoadsERNS_15SmallVectorImplINS_7SDValueEEEPNS_10LoadSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='5409' u='c' c='_ZN4llvm16DAGTypeLegalizer20GenWidenVectorStoresERNS_15SmallVectorImplINS_7SDValueEEEPNS_11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='6184' u='c' c='_ZL23getMemcpyLoadsAndStoresRN4llvm12SelectionDAGERKNS_5SDLocENS_7SDValueES5_S5_mNS_5AlignEbbNS_18MachinePointerInfoES7_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9719' u='c' c='_ZNK4llvm12SelectionDAG13InferPtrAlignENS_7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9737' u='c' c='_ZNK4llvm12SelectionDAG13InferPtrAlignENS_7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='1838' u='c' c='_ZN4llvm19SelectionDAGBuilder8visitRetERKNS_10ReturnInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='241' u='c' c='_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler20assignValueToAddressEN4llvm8RegisterES2_mRNS1_18MachinePointerInfoERNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='701' u='c' c='_ZNK4llvm18AMDGPUCallLowering26lowerFormalArgumentsKernelERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='1754' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULowerKernelArguments.cpp' l='144' u='c' c='_ZN12_GLOBAL__N_126AMDGPULowerKernelArguments13runOnFunctionERN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2309' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3040' u='c' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3060' u='c' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5185' u='c' c='_ZNK4llvm16SITargetLowering18getSegmentApertureEjRKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='978' u='c' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='183' u='c' c='_ZN12_GLOBAL__N_124MipsIncomingValueHandler15getStackAddressERKN4llvm11CCValAssignERPNS1_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='275' u='c' c='_ZN12_GLOBAL__N_124MipsOutgoingValueHandler15getStackAddressERKN4llvm11CCValAssignERPNS1_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1541' u='c' c='_ZNK4llvm19NVPTXTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1771' u='c' c='_ZNK4llvm19NVPTXTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10093' u='c' c='_ZNK4llvm17PPCTargetLowering15LowerVectorLoadENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10145' u='c' c='_ZNK4llvm17PPCTargetLowering16LowerVectorStoreENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2739' u='c' c='_ZL13LowerF128LoadN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2805' u='c' c='_ZL14LowerF128StoreN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45124' u='c' c='_ZL28getParamsForOneTrueMaskedEltPN4llvm21MaskedLoadStoreSDNodeERNS_12SelectionDAGERNS_7SDValueES5_RNS_5AlignERj'/>
<use f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='217' u='c' c='_ZN12_GLOBAL__N_125X86InterleavedAccessGroup9decomposeEPN4llvm11InstructionEjPNS1_15FixedVectorTypeERNS1_15SmallVectorImplIS3_EE'/>
<use f='llvm/llvm/lib/Transforms/IPO/GlobalOpt.cpp' l='555' u='c' c='_ZL9SRAGlobalPN4llvm14GlobalVariableERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/Transforms/IPO/GlobalOpt.cpp' l='571' u='c' c='_ZL9SRAGlobalPN4llvm14GlobalVariableERKNS_10DataLayoutE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineLoadStoreAlloca.cpp' l='666' u='c' c='_ZL21unpackLoadToAggregateRN4llvm16InstCombinerImplERNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineLoadStoreAlloca.cpp' l='715' u='c' c='_ZL21unpackLoadToAggregateRN4llvm16InstCombinerImplERNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineLoadStoreAlloca.cpp' l='1196' u='c' c='_ZL22unpackStoreToAggregateRN4llvm16InstCombinerImplERNS_9StoreInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineLoadStoreAlloca.cpp' l='1244' u='c' c='_ZL22unpackStoreToAggregateRN4llvm16InstCombinerImplERNS_9StoreInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/LowerMatrixIntrinsics.cpp' l='791' u='c' c='_ZNK12_GLOBAL__N_121LowerMatrixIntrinsics16getAlignForIndexEjPN4llvm5ValueEPNS1_4TypeENS1_10MaybeAlignE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/LowerMatrixIntrinsics.cpp' l='793' u='c' c='_ZNK12_GLOBAL__N_121LowerMatrixIntrinsics16getAlignForIndexEjPN4llvm5ValueEPNS1_4TypeENS1_10MaybeAlignE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='1688' u='c' c='_ZL20getAdjustedAlignmentPN4llvm11InstructionEm'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2445' u='c' c='_ZN4llvm4sroa19AllocaSliceRewriter13getSliceAlignEv'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2980' u='c' c='_ZN4llvm4sroa19AllocaSliceRewriter20visitMemTransferInstERNS_15MemTransferInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='3329' u='c' c='_ZN12_GLOBAL__N_120AggLoadStoreRewriter10OpSplitter12emitSplitOpsEPN4llvm4TypeERPNS2_5ValueERKNS2_5TwineE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='4306' u='c' c='_ZN4llvm4SROA16rewritePartitionERNS_10AllocaInstERNS_4sroa12AllocaSlicesERNS3_9PartitionE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/ScalarizeMaskedMemIntrin.cpp' l='162' u='c' c='_ZL19scalarizeMaskedLoadPN4llvm8CallInstERb'/>
<use f='llvm/llvm/lib/Transforms/Scalar/ScalarizeMaskedMemIntrin.cpp' l='299' u='c' c='_ZL20scalarizeMaskedStorePN4llvm8CallInstERb'/>
<use f='llvm/llvm/lib/Transforms/Scalar/Scalarizer.cpp' l='166' u='c' c='_ZN12_GLOBAL__N_112VectorLayout12getElemAlignEj'/>
<use f='llvm/llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp' l='62' u='c' c='_ZN4llvm25createMemCpyLoopKnownSizeEPNS_11InstructionEPNS_5ValueES3_PNS_11ConstantIntENS_5AlignES6_bbRKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp' l='63' u='c' c='_ZN4llvm25createMemCpyLoopKnownSizeEPNS_11InstructionEPNS_5ValueES3_PNS_11ConstantIntENS_5AlignES6_bbRKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp' l='99' u='c' c='_ZN4llvm25createMemCpyLoopKnownSizeEPNS_11InstructionEPNS_5ValueES3_PNS_11ConstantIntENS_5AlignES6_bbRKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp' l='100' u='c' c='_ZN4llvm25createMemCpyLoopKnownSizeEPNS_11InstructionEPNS_5ValueES3_PNS_11ConstantIntENS_5AlignES6_bbRKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp' l='179' u='c' c='_ZN4llvm27createMemCpyLoopUnknownSizeEPNS_11InstructionEPNS_5ValueES3_S3_NS_5AlignES4_bbRKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp' l='180' u='c' c='_ZN4llvm27createMemCpyLoopUnknownSizeEPNS_11InstructionEPNS_5ValueES3_S3_NS_5AlignES4_bbRKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp' l='327' u='c' c='_ZL17createMemMoveLoopPN4llvm11InstructionEPNS_5ValueES3_S3_NS_5AlignES4_bb'/>
<use f='llvm/llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp' l='328' u='c' c='_ZL17createMemMoveLoopPN4llvm11InstructionEPNS_5ValueES3_S3_NS_5AlignES4_bb'/>
<use f='llvm/llvm/lib/Transforms/Utils/LowerMemIntrinsics.cpp' l='403' u='c' c='_ZL16createMemSetLoopPN4llvm11InstructionEPNS_5ValueES3_S3_NS_5AlignEb'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/VectorCombine.cpp' l='178' u='c' c='_ZN12_GLOBAL__N_113VectorCombine19vectorizeLoadInsertERN4llvm11InstructionE'/>
