SDRAM
=====

Register Listing for SDRAM
--------------------------

+--------------------------------------------------------------------+--------------------------------------------------+
| Register                                                           | Address                                          |
+====================================================================+==================================================+
| :ref:`SDRAM_DFII_CONTROL <SDRAM_DFII_CONTROL>`                     | :ref:`0xf0005000 <SDRAM_DFII_CONTROL>`           |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_COMMAND <SDRAM_DFII_PI0_COMMAND>`             | :ref:`0xf0005004 <SDRAM_DFII_PI0_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_COMMAND_ISSUE <SDRAM_DFII_PI0_COMMAND_ISSUE>` | :ref:`0xf0005008 <SDRAM_DFII_PI0_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_ADDRESS <SDRAM_DFII_PI0_ADDRESS>`             | :ref:`0xf000500c <SDRAM_DFII_PI0_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_BADDRESS <SDRAM_DFII_PI0_BADDRESS>`           | :ref:`0xf0005010 <SDRAM_DFII_PI0_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_WRDATA3 <SDRAM_DFII_PI0_WRDATA3>`             | :ref:`0xf0005014 <SDRAM_DFII_PI0_WRDATA3>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_WRDATA2 <SDRAM_DFII_PI0_WRDATA2>`             | :ref:`0xf0005018 <SDRAM_DFII_PI0_WRDATA2>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_WRDATA1 <SDRAM_DFII_PI0_WRDATA1>`             | :ref:`0xf000501c <SDRAM_DFII_PI0_WRDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_WRDATA0 <SDRAM_DFII_PI0_WRDATA0>`             | :ref:`0xf0005020 <SDRAM_DFII_PI0_WRDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_RDDATA3 <SDRAM_DFII_PI0_RDDATA3>`             | :ref:`0xf0005024 <SDRAM_DFII_PI0_RDDATA3>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_RDDATA2 <SDRAM_DFII_PI0_RDDATA2>`             | :ref:`0xf0005028 <SDRAM_DFII_PI0_RDDATA2>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_RDDATA1 <SDRAM_DFII_PI0_RDDATA1>`             | :ref:`0xf000502c <SDRAM_DFII_PI0_RDDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI0_RDDATA0 <SDRAM_DFII_PI0_RDDATA0>`             | :ref:`0xf0005030 <SDRAM_DFII_PI0_RDDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_COMMAND <SDRAM_DFII_PI1_COMMAND>`             | :ref:`0xf0005034 <SDRAM_DFII_PI1_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_COMMAND_ISSUE <SDRAM_DFII_PI1_COMMAND_ISSUE>` | :ref:`0xf0005038 <SDRAM_DFII_PI1_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_ADDRESS <SDRAM_DFII_PI1_ADDRESS>`             | :ref:`0xf000503c <SDRAM_DFII_PI1_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_BADDRESS <SDRAM_DFII_PI1_BADDRESS>`           | :ref:`0xf0005040 <SDRAM_DFII_PI1_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_WRDATA3 <SDRAM_DFII_PI1_WRDATA3>`             | :ref:`0xf0005044 <SDRAM_DFII_PI1_WRDATA3>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_WRDATA2 <SDRAM_DFII_PI1_WRDATA2>`             | :ref:`0xf0005048 <SDRAM_DFII_PI1_WRDATA2>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_WRDATA1 <SDRAM_DFII_PI1_WRDATA1>`             | :ref:`0xf000504c <SDRAM_DFII_PI1_WRDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_WRDATA0 <SDRAM_DFII_PI1_WRDATA0>`             | :ref:`0xf0005050 <SDRAM_DFII_PI1_WRDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_RDDATA3 <SDRAM_DFII_PI1_RDDATA3>`             | :ref:`0xf0005054 <SDRAM_DFII_PI1_RDDATA3>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_RDDATA2 <SDRAM_DFII_PI1_RDDATA2>`             | :ref:`0xf0005058 <SDRAM_DFII_PI1_RDDATA2>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_RDDATA1 <SDRAM_DFII_PI1_RDDATA1>`             | :ref:`0xf000505c <SDRAM_DFII_PI1_RDDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI1_RDDATA0 <SDRAM_DFII_PI1_RDDATA0>`             | :ref:`0xf0005060 <SDRAM_DFII_PI1_RDDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_COMMAND <SDRAM_DFII_PI2_COMMAND>`             | :ref:`0xf0005064 <SDRAM_DFII_PI2_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_COMMAND_ISSUE <SDRAM_DFII_PI2_COMMAND_ISSUE>` | :ref:`0xf0005068 <SDRAM_DFII_PI2_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_ADDRESS <SDRAM_DFII_PI2_ADDRESS>`             | :ref:`0xf000506c <SDRAM_DFII_PI2_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_BADDRESS <SDRAM_DFII_PI2_BADDRESS>`           | :ref:`0xf0005070 <SDRAM_DFII_PI2_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_WRDATA3 <SDRAM_DFII_PI2_WRDATA3>`             | :ref:`0xf0005074 <SDRAM_DFII_PI2_WRDATA3>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_WRDATA2 <SDRAM_DFII_PI2_WRDATA2>`             | :ref:`0xf0005078 <SDRAM_DFII_PI2_WRDATA2>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_WRDATA1 <SDRAM_DFII_PI2_WRDATA1>`             | :ref:`0xf000507c <SDRAM_DFII_PI2_WRDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_WRDATA0 <SDRAM_DFII_PI2_WRDATA0>`             | :ref:`0xf0005080 <SDRAM_DFII_PI2_WRDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_RDDATA3 <SDRAM_DFII_PI2_RDDATA3>`             | :ref:`0xf0005084 <SDRAM_DFII_PI2_RDDATA3>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_RDDATA2 <SDRAM_DFII_PI2_RDDATA2>`             | :ref:`0xf0005088 <SDRAM_DFII_PI2_RDDATA2>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_RDDATA1 <SDRAM_DFII_PI2_RDDATA1>`             | :ref:`0xf000508c <SDRAM_DFII_PI2_RDDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI2_RDDATA0 <SDRAM_DFII_PI2_RDDATA0>`             | :ref:`0xf0005090 <SDRAM_DFII_PI2_RDDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_COMMAND <SDRAM_DFII_PI3_COMMAND>`             | :ref:`0xf0005094 <SDRAM_DFII_PI3_COMMAND>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_COMMAND_ISSUE <SDRAM_DFII_PI3_COMMAND_ISSUE>` | :ref:`0xf0005098 <SDRAM_DFII_PI3_COMMAND_ISSUE>` |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_ADDRESS <SDRAM_DFII_PI3_ADDRESS>`             | :ref:`0xf000509c <SDRAM_DFII_PI3_ADDRESS>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_BADDRESS <SDRAM_DFII_PI3_BADDRESS>`           | :ref:`0xf00050a0 <SDRAM_DFII_PI3_BADDRESS>`      |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_WRDATA3 <SDRAM_DFII_PI3_WRDATA3>`             | :ref:`0xf00050a4 <SDRAM_DFII_PI3_WRDATA3>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_WRDATA2 <SDRAM_DFII_PI3_WRDATA2>`             | :ref:`0xf00050a8 <SDRAM_DFII_PI3_WRDATA2>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_WRDATA1 <SDRAM_DFII_PI3_WRDATA1>`             | :ref:`0xf00050ac <SDRAM_DFII_PI3_WRDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_WRDATA0 <SDRAM_DFII_PI3_WRDATA0>`             | :ref:`0xf00050b0 <SDRAM_DFII_PI3_WRDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_RDDATA3 <SDRAM_DFII_PI3_RDDATA3>`             | :ref:`0xf00050b4 <SDRAM_DFII_PI3_RDDATA3>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_RDDATA2 <SDRAM_DFII_PI3_RDDATA2>`             | :ref:`0xf00050b8 <SDRAM_DFII_PI3_RDDATA2>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_RDDATA1 <SDRAM_DFII_PI3_RDDATA1>`             | :ref:`0xf00050bc <SDRAM_DFII_PI3_RDDATA1>`       |
+--------------------------------------------------------------------+--------------------------------------------------+
| :ref:`SDRAM_DFII_PI3_RDDATA0 <SDRAM_DFII_PI3_RDDATA0>`             | :ref:`0xf00050c0 <SDRAM_DFII_PI3_RDDATA0>`       |
+--------------------------------------------------------------------+--------------------------------------------------+

SDRAM_DFII_CONTROL
^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x0 = 0xf0005000`

    Control DFI signals common to all phases

    .. wavedrom::
        :caption: SDRAM_DFII_CONTROL

        {
            "reg": [
                {"name": "sel",  "attr": '1', "bits": 1},
                {"name": "cke",  "bits": 1},
                {"name": "odt",  "bits": 1},
                {"name": "reset_n",  "bits": 1},
                {"bits": 28}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------+-------------------------------------------+
| Field | Name    | Description                               |
+=======+=========+===========================================+
| [0]   | SEL     |                                           |
|       |         |                                           |
|       |         | +---------+-----------------------------+ |
|       |         | | Value   | Description                 | |
|       |         | +=========+=============================+ |
|       |         | | ``0b0`` | Software (CPU) control.     | |
|       |         | +---------+-----------------------------+ |
|       |         | | ``0b1`` | Hardware control (default). | |
|       |         | +---------+-----------------------------+ |
+-------+---------+-------------------------------------------+
| [1]   | CKE     | DFI clock enable bus                      |
+-------+---------+-------------------------------------------+
| [2]   | ODT     | DFI on-die termination bus                |
+-------+---------+-------------------------------------------+
| [3]   | RESET_N | DFI clock reset bus                       |
+-------+---------+-------------------------------------------+

SDRAM_DFII_PI0_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x4 = 0xf0005004`

    Control DFI signals on a single phase

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_COMMAND

        {
            "reg": [
                {"name": "cs",  "bits": 1},
                {"name": "we",  "bits": 1},
                {"name": "cas",  "bits": 1},
                {"name": "ras",  "bits": 1},
                {"name": "wren",  "bits": 1},
                {"name": "rden",  "bits": 1},
                {"bits": 26}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+-------------------------------+
| Field | Name | Description                   |
+=======+======+===============================+
| [0]   | CS   | DFI chip select bus           |
+-------+------+-------------------------------+
| [1]   | WE   | DFI write enable bus          |
+-------+------+-------------------------------+
| [2]   | CAS  | DFI column address strobe bus |
+-------+------+-------------------------------+
| [3]   | RAS  | DFI row address strobe bus    |
+-------+------+-------------------------------+
| [4]   | WREN | DFI write data enable bus     |
+-------+------+-------------------------------+
| [5]   | RDEN | DFI read data enable bus      |
+-------+------+-------------------------------+

SDRAM_DFII_PI0_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x8 = 0xf0005008`


    .. wavedrom::
        :caption: SDRAM_DFII_PI0_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi0_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI0_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xc = 0xf000500c`

    DFI address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi0_address[13:0]", "bits": 14},
                {"bits": 18},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x10 = 0xf0005010`

    DFI bank address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi0_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI0_WRDATA3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x14 = 0xf0005014`

    Bits 96-127 of `SDRAM_DFII_PI0_WRDATA`. DFI write data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_WRDATA3

        {
            "reg": [
                {"name": "dfii_pi0_wrdata[127:96]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_WRDATA2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x18 = 0xf0005018`

    Bits 64-95 of `SDRAM_DFII_PI0_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_WRDATA2

        {
            "reg": [
                {"name": "dfii_pi0_wrdata[95:64]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_WRDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x1c = 0xf000501c`

    Bits 32-63 of `SDRAM_DFII_PI0_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_WRDATA1

        {
            "reg": [
                {"name": "dfii_pi0_wrdata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_WRDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x20 = 0xf0005020`

    Bits 0-31 of `SDRAM_DFII_PI0_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_WRDATA0

        {
            "reg": [
                {"name": "dfii_pi0_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_RDDATA3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x24 = 0xf0005024`

    Bits 96-127 of `SDRAM_DFII_PI0_RDDATA`. DFI read data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_RDDATA3

        {
            "reg": [
                {"name": "dfii_pi0_rddata[127:96]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_RDDATA2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x28 = 0xf0005028`

    Bits 64-95 of `SDRAM_DFII_PI0_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_RDDATA2

        {
            "reg": [
                {"name": "dfii_pi0_rddata[95:64]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_RDDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x2c = 0xf000502c`

    Bits 32-63 of `SDRAM_DFII_PI0_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_RDDATA1

        {
            "reg": [
                {"name": "dfii_pi0_rddata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI0_RDDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x30 = 0xf0005030`

    Bits 0-31 of `SDRAM_DFII_PI0_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI0_RDDATA0

        {
            "reg": [
                {"name": "dfii_pi0_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x34 = 0xf0005034`

    Control DFI signals on a single phase

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_COMMAND

        {
            "reg": [
                {"name": "cs",  "bits": 1},
                {"name": "we",  "bits": 1},
                {"name": "cas",  "bits": 1},
                {"name": "ras",  "bits": 1},
                {"name": "wren",  "bits": 1},
                {"name": "rden",  "bits": 1},
                {"bits": 26}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+-------------------------------+
| Field | Name | Description                   |
+=======+======+===============================+
| [0]   | CS   | DFI chip select bus           |
+-------+------+-------------------------------+
| [1]   | WE   | DFI write enable bus          |
+-------+------+-------------------------------+
| [2]   | CAS  | DFI column address strobe bus |
+-------+------+-------------------------------+
| [3]   | RAS  | DFI row address strobe bus    |
+-------+------+-------------------------------+
| [4]   | WREN | DFI write data enable bus     |
+-------+------+-------------------------------+
| [5]   | RDEN | DFI read data enable bus      |
+-------+------+-------------------------------+

SDRAM_DFII_PI1_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x38 = 0xf0005038`


    .. wavedrom::
        :caption: SDRAM_DFII_PI1_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi1_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI1_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x3c = 0xf000503c`

    DFI address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi1_address[13:0]", "bits": 14},
                {"bits": 18},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x40 = 0xf0005040`

    DFI bank address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi1_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI1_WRDATA3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x44 = 0xf0005044`

    Bits 96-127 of `SDRAM_DFII_PI1_WRDATA`. DFI write data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_WRDATA3

        {
            "reg": [
                {"name": "dfii_pi1_wrdata[127:96]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_WRDATA2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x48 = 0xf0005048`

    Bits 64-95 of `SDRAM_DFII_PI1_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_WRDATA2

        {
            "reg": [
                {"name": "dfii_pi1_wrdata[95:64]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_WRDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x4c = 0xf000504c`

    Bits 32-63 of `SDRAM_DFII_PI1_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_WRDATA1

        {
            "reg": [
                {"name": "dfii_pi1_wrdata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_WRDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x50 = 0xf0005050`

    Bits 0-31 of `SDRAM_DFII_PI1_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_WRDATA0

        {
            "reg": [
                {"name": "dfii_pi1_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_RDDATA3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x54 = 0xf0005054`

    Bits 96-127 of `SDRAM_DFII_PI1_RDDATA`. DFI read data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_RDDATA3

        {
            "reg": [
                {"name": "dfii_pi1_rddata[127:96]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_RDDATA2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x58 = 0xf0005058`

    Bits 64-95 of `SDRAM_DFII_PI1_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_RDDATA2

        {
            "reg": [
                {"name": "dfii_pi1_rddata[95:64]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_RDDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x5c = 0xf000505c`

    Bits 32-63 of `SDRAM_DFII_PI1_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_RDDATA1

        {
            "reg": [
                {"name": "dfii_pi1_rddata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI1_RDDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x60 = 0xf0005060`

    Bits 0-31 of `SDRAM_DFII_PI1_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI1_RDDATA0

        {
            "reg": [
                {"name": "dfii_pi1_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x64 = 0xf0005064`

    Control DFI signals on a single phase

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_COMMAND

        {
            "reg": [
                {"name": "cs",  "bits": 1},
                {"name": "we",  "bits": 1},
                {"name": "cas",  "bits": 1},
                {"name": "ras",  "bits": 1},
                {"name": "wren",  "bits": 1},
                {"name": "rden",  "bits": 1},
                {"bits": 26}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+-------------------------------+
| Field | Name | Description                   |
+=======+======+===============================+
| [0]   | CS   | DFI chip select bus           |
+-------+------+-------------------------------+
| [1]   | WE   | DFI write enable bus          |
+-------+------+-------------------------------+
| [2]   | CAS  | DFI column address strobe bus |
+-------+------+-------------------------------+
| [3]   | RAS  | DFI row address strobe bus    |
+-------+------+-------------------------------+
| [4]   | WREN | DFI write data enable bus     |
+-------+------+-------------------------------+
| [5]   | RDEN | DFI read data enable bus      |
+-------+------+-------------------------------+

SDRAM_DFII_PI2_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x68 = 0xf0005068`


    .. wavedrom::
        :caption: SDRAM_DFII_PI2_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi2_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI2_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x6c = 0xf000506c`

    DFI address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi2_address[13:0]", "bits": 14},
                {"bits": 18},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x70 = 0xf0005070`

    DFI bank address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi2_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI2_WRDATA3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x74 = 0xf0005074`

    Bits 96-127 of `SDRAM_DFII_PI2_WRDATA`. DFI write data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_WRDATA3

        {
            "reg": [
                {"name": "dfii_pi2_wrdata[127:96]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_WRDATA2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x78 = 0xf0005078`

    Bits 64-95 of `SDRAM_DFII_PI2_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_WRDATA2

        {
            "reg": [
                {"name": "dfii_pi2_wrdata[95:64]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_WRDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x7c = 0xf000507c`

    Bits 32-63 of `SDRAM_DFII_PI2_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_WRDATA1

        {
            "reg": [
                {"name": "dfii_pi2_wrdata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_WRDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x80 = 0xf0005080`

    Bits 0-31 of `SDRAM_DFII_PI2_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_WRDATA0

        {
            "reg": [
                {"name": "dfii_pi2_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_RDDATA3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x84 = 0xf0005084`

    Bits 96-127 of `SDRAM_DFII_PI2_RDDATA`. DFI read data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_RDDATA3

        {
            "reg": [
                {"name": "dfii_pi2_rddata[127:96]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_RDDATA2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x88 = 0xf0005088`

    Bits 64-95 of `SDRAM_DFII_PI2_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_RDDATA2

        {
            "reg": [
                {"name": "dfii_pi2_rddata[95:64]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_RDDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x8c = 0xf000508c`

    Bits 32-63 of `SDRAM_DFII_PI2_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_RDDATA1

        {
            "reg": [
                {"name": "dfii_pi2_rddata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI2_RDDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x90 = 0xf0005090`

    Bits 0-31 of `SDRAM_DFII_PI2_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI2_RDDATA0

        {
            "reg": [
                {"name": "dfii_pi2_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_COMMAND
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x94 = 0xf0005094`

    Control DFI signals on a single phase

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_COMMAND

        {
            "reg": [
                {"name": "cs",  "bits": 1},
                {"name": "we",  "bits": 1},
                {"name": "cas",  "bits": 1},
                {"name": "ras",  "bits": 1},
                {"name": "wren",  "bits": 1},
                {"name": "rden",  "bits": 1},
                {"bits": 26}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+-------------------------------+
| Field | Name | Description                   |
+=======+======+===============================+
| [0]   | CS   | DFI chip select bus           |
+-------+------+-------------------------------+
| [1]   | WE   | DFI write enable bus          |
+-------+------+-------------------------------+
| [2]   | CAS  | DFI column address strobe bus |
+-------+------+-------------------------------+
| [3]   | RAS  | DFI row address strobe bus    |
+-------+------+-------------------------------+
| [4]   | WREN | DFI write data enable bus     |
+-------+------+-------------------------------+
| [5]   | RDEN | DFI read data enable bus      |
+-------+------+-------------------------------+

SDRAM_DFII_PI3_COMMAND_ISSUE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x98 = 0xf0005098`


    .. wavedrom::
        :caption: SDRAM_DFII_PI3_COMMAND_ISSUE

        {
            "reg": [
                {"name": "dfii_pi3_command_issue", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI3_ADDRESS
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0x9c = 0xf000509c`

    DFI address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_ADDRESS

        {
            "reg": [
                {"name": "dfii_pi3_address[13:0]", "bits": 14},
                {"bits": 18},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_BADDRESS
^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xa0 = 0xf00050a0`

    DFI bank address bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_BADDRESS

        {
            "reg": [
                {"name": "dfii_pi3_baddress[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


SDRAM_DFII_PI3_WRDATA3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xa4 = 0xf00050a4`

    Bits 96-127 of `SDRAM_DFII_PI3_WRDATA`. DFI write data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_WRDATA3

        {
            "reg": [
                {"name": "dfii_pi3_wrdata[127:96]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_WRDATA2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xa8 = 0xf00050a8`

    Bits 64-95 of `SDRAM_DFII_PI3_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_WRDATA2

        {
            "reg": [
                {"name": "dfii_pi3_wrdata[95:64]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_WRDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xac = 0xf00050ac`

    Bits 32-63 of `SDRAM_DFII_PI3_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_WRDATA1

        {
            "reg": [
                {"name": "dfii_pi3_wrdata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_WRDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xb0 = 0xf00050b0`

    Bits 0-31 of `SDRAM_DFII_PI3_WRDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_WRDATA0

        {
            "reg": [
                {"name": "dfii_pi3_wrdata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_RDDATA3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xb4 = 0xf00050b4`

    Bits 96-127 of `SDRAM_DFII_PI3_RDDATA`. DFI read data bus

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_RDDATA3

        {
            "reg": [
                {"name": "dfii_pi3_rddata[127:96]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_RDDATA2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xb8 = 0xf00050b8`

    Bits 64-95 of `SDRAM_DFII_PI3_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_RDDATA2

        {
            "reg": [
                {"name": "dfii_pi3_rddata[95:64]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_RDDATA1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xbc = 0xf00050bc`

    Bits 32-63 of `SDRAM_DFII_PI3_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_RDDATA1

        {
            "reg": [
                {"name": "dfii_pi3_rddata[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


SDRAM_DFII_PI3_RDDATA0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0005000 + 0xc0 = 0xf00050c0`

    Bits 0-31 of `SDRAM_DFII_PI3_RDDATA`.

    .. wavedrom::
        :caption: SDRAM_DFII_PI3_RDDATA0

        {
            "reg": [
                {"name": "dfii_pi3_rddata[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


