# UART

This project contains the verilog code for transmitter part of the UART module.
The testbench writen in System Verilog.

the netlist was generated using the Cadence incisive and xcelium tools 

the overall  Code coverage was 74.91 %

The timing report attached

The area report attached

The power report attached

Finally the Equivalence Checking was performed 
