compile_verilog_pass RWireOutput.bsv "" "-inline-rwire"
