ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Apr 07, 2015 at 16:14:39 PDT
ncverilog
	+access+r
	sqrt64.v
Recompiling... reason: file './sqrt64.v' is newer than expected.
	expected: Tue Apr  7 16:12:22 2015
	actual:   Tue Apr  7 16:13:39 2015
file: sqrt64.v
	module worklib.main:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.main:v <0x7fad94eb>
			streams:   6, words:  3946
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Registers:           6       6
		Scalar wires:        3       -
		Vectored wires:      6       -
		Always blocks:       3       3
		Initial blocks:      3       3
		Cont. assignments:   3       5
		Pseudo assignments:  1       1
	Writing initial simulation snapshot: worklib.main:v
Loading snapshot worklib.main:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
                   0 main.acc = 00000000000000000000000000000000
                 204 main.acc = 00000000000001000000000000000000
                 212 main.acc = 00000000000001100000000000000000
                 220 main.acc = 00000000000001110000000000000000
                 260 main.acc = 00000000000001110000100000000000
                 276 main.acc = 00000000000001110000101000000000
                 284 main.acc = 00000000000001110000101100000000
                 292 main.acc = 00000000000001110000101110000000
                 308 main.acc = 00000000000001110000101110100000
                 316 main.acc = 00000000000001110000101110110000
                 332 main.acc = 00000000000001110000101110110100
                 340 main.acc = 00000000000001110000101110110110
sqrt(        213213123244) -->     461750
Simulation complete via $finish(1) at time 348 NS + 3
./sqrt64.v:77       $finish;
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Apr 07, 2015 at 16:14:43 PDT  (total: 00:00:04)
