UART Verification in System Verilog Using UVM Methodology


![Alt text](./test/tb_arch.png?raw=true)

Different Test Case scenarios covered:
Operations:
Half duplex, Full duplex and Loop back
Error - Parity Error,Frame error,Time out error,Overrun error,Break Interrupt error,THR empty

![Alt text](./test/coverage.png?raw=true "Coverage")