{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 15:12:09 2015 " "Info: Processing started: Wed Dec 02 15:12:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "iCLK_50 " "Info: Assuming node \"iCLK_50\" is an undefined clock" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_CLKIN_N1 " "Info: Assuming node \"GPIO_CLKIN_N1\" is an undefined clock" {  } { { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 343 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKIN_N1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "I2C_CCD_Config:u10\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_CCD_Config:u10\|mI2C_CTRL_CLK\" as buffer" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_CCD_Config:u10\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register vga_controller:vga\|V_Cont\[2\] register vga_controller:vga\|outVGA_B\[0\] 5.251 ns " "Info: Slack time is 5.251 ns for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"vga_controller:vga\|V_Cont\[2\]\" and destination register \"vga_controller:vga\|outVGA_B\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "249.5 MHz 4.008 ns " "Info: Fmax is 249.5 MHz (period= 4.008 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.066 ns + Largest register register " "Info: + Largest register to register requirement is 9.066 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.631 ns " "Info: + Latch edge is 6.631 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.021 ns + Largest " "Info: + Largest clock skew is 0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.775 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 62 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 62; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 2.775 ns vga_controller:vga\|outVGA_B\[0\] 3 REG LCFF_X53_Y43_N21 1 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.775 ns; Loc. = LCFF_X53_Y43_N21; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_B\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.35 % ) " "Info: Total cell delay = 0.537 ns ( 19.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.238 ns ( 80.65 % ) " "Info: Total interconnect delay = 2.238 ns ( 80.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[0] {} } { 0.000ns 1.038ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.754 ns - Longest register " "Info: - Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 62 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 62; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.537 ns) 2.754 ns vga_controller:vga\|V_Cont\[2\] 3 REG LCFF_X53_Y35_N7 5 " "Info: 3: + IC(1.179 ns) + CELL(0.537 ns) = 2.754 ns; Loc. = LCFF_X53_Y35_N7; Fanout = 5; REG Node = 'vga_controller:vga\|V_Cont\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[2] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.50 % ) " "Info: Total cell delay = 0.537 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.217 ns ( 80.50 % ) " "Info: Total interconnect delay = 2.217 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|V_Cont[2] {} } { 0.000ns 1.038ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[0] {} } { 0.000ns 1.038ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|V_Cont[2] {} } { 0.000ns 1.038ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 147 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 85 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[0] {} } { 0.000ns 1.038ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|V_Cont[2] {} } { 0.000ns 1.038ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.815 ns - Longest register register " "Info: - Longest register to register delay is 3.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:vga\|V_Cont\[2\] 1 REG LCFF_X53_Y35_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y35_N7; Fanout = 5; REG Node = 'vga_controller:vga\|V_Cont\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:vga|V_Cont[2] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.376 ns) 0.892 ns vga_controller:vga\|LessThan4~0 2 COMB LCCOMB_X54_Y35_N28 1 " "Info: 2: + IC(0.516 ns) + CELL(0.376 ns) = 0.892 ns; Loc. = LCCOMB_X54_Y35_N28; Fanout = 1; COMB Node = 'vga_controller:vga\|LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { vga_controller:vga|V_Cont[2] vga_controller:vga|LessThan4~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 1.310 ns vga_controller:vga\|LessThan4~1 3 COMB LCCOMB_X54_Y35_N30 1 " "Info: 3: + IC(0.268 ns) + CELL(0.150 ns) = 1.310 ns; Loc. = LCCOMB_X54_Y35_N30; Fanout = 1; COMB Node = 'vga_controller:vga\|LessThan4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { vga_controller:vga|LessThan4~0 vga_controller:vga|LessThan4~1 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 2.003 ns vga_controller:vga\|mVGA_R~1 4 COMB LCCOMB_X54_Y35_N26 30 " "Info: 4: + IC(0.273 ns) + CELL(0.420 ns) = 2.003 ns; Loc. = LCCOMB_X54_Y35_N26; Fanout = 30; COMB Node = 'vga_controller:vga\|mVGA_R~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { vga_controller:vga|LessThan4~1 vga_controller:vga|mVGA_R~1 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.410 ns) 3.731 ns vga_controller:vga\|mVGA_B\[0\]~0 5 COMB LCCOMB_X53_Y43_N20 1 " "Info: 5: + IC(1.318 ns) + CELL(0.410 ns) = 3.731 ns; Loc. = LCCOMB_X53_Y43_N20; Fanout = 1; COMB Node = 'vga_controller:vga\|mVGA_B\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { vga_controller:vga|mVGA_R~1 vga_controller:vga|mVGA_B[0]~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.815 ns vga_controller:vga\|outVGA_B\[0\] 6 REG LCFF_X53_Y43_N21 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.815 ns; Loc. = LCFF_X53_Y43_N21; Fanout = 1; REG Node = 'vga_controller:vga\|outVGA_B\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:vga|mVGA_B[0]~0 vga_controller:vga|outVGA_B[0] } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 37.75 % ) " "Info: Total cell delay = 1.440 ns ( 37.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.375 ns ( 62.25 % ) " "Info: Total interconnect delay = 2.375 ns ( 62.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { vga_controller:vga|V_Cont[2] vga_controller:vga|LessThan4~0 vga_controller:vga|LessThan4~1 vga_controller:vga|mVGA_R~1 vga_controller:vga|mVGA_B[0]~0 vga_controller:vga|outVGA_B[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { vga_controller:vga|V_Cont[2] {} vga_controller:vga|LessThan4~0 {} vga_controller:vga|LessThan4~1 {} vga_controller:vga|mVGA_R~1 {} vga_controller:vga|mVGA_B[0]~0 {} vga_controller:vga|outVGA_B[0] {} } { 0.000ns 0.516ns 0.268ns 0.273ns 1.318ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.420ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.775 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|outVGA_B[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.775 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|outVGA_B[0] {} } { 0.000ns 1.038ns 1.200ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|V_Cont[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|V_Cont[2] {} } { 0.000ns 1.038ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.815 ns" { vga_controller:vga|V_Cont[2] vga_controller:vga|LessThan4~0 vga_controller:vga|LessThan4~1 vga_controller:vga|mVGA_R~1 vga_controller:vga|mVGA_B[0]~0 vga_controller:vga|outVGA_B[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.815 ns" { vga_controller:vga|V_Cont[2] {} vga_controller:vga|LessThan4~0 {} vga_controller:vga|LessThan4~1 {} vga_controller:vga|mVGA_R~1 {} vga_controller:vga|mVGA_B[0]~0 {} vga_controller:vga|outVGA_B[0] {} } { 0.000ns 0.516ns 0.268ns 0.273ns 1.318ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.420ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iTD1_CLK27 " "Info: No valid register-to-register data paths exist for clock \"iTD1_CLK27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "iCLK_50 register I2C_CCD_Config:u10\|LUT_INDEX\[2\] register I2C_CCD_Config:u10\|mI2C_DATA\[22\] 189.83 MHz 5.268 ns Internal " "Info: Clock \"iCLK_50\" has Internal fmax of 189.83 MHz between source register \"I2C_CCD_Config:u10\|LUT_INDEX\[2\]\" and destination register \"I2C_CCD_Config:u10\|mI2C_DATA\[22\]\" (period= 5.268 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.056 ns + Longest register register " "Info: + Longest register to register delay is 5.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u10\|LUT_INDEX\[2\] 1 REG LCFF_X45_Y28_N19 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y28_N19; Fanout = 29; REG Node = 'I2C_CCD_Config:u10\|LUT_INDEX\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u10|LUT_INDEX[2] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.371 ns) 1.733 ns I2C_CCD_Config:u10\|LessThan3~0 2 COMB LCCOMB_X47_Y26_N4 1 " "Info: 2: + IC(1.362 ns) + CELL(0.371 ns) = 1.733 ns; Loc. = LCCOMB_X47_Y26_N4; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10\|LessThan3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { I2C_CCD_Config:u10|LUT_INDEX[2] I2C_CCD_Config:u10|LessThan3~0 } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.275 ns) 2.258 ns I2C_CCD_Config:u10\|LessThan3~1 3 COMB LCCOMB_X47_Y26_N2 7 " "Info: 3: + IC(0.250 ns) + CELL(0.275 ns) = 2.258 ns; Loc. = LCCOMB_X47_Y26_N2; Fanout = 7; COMB Node = 'I2C_CCD_Config:u10\|LessThan3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { I2C_CCD_Config:u10|LessThan3~0 I2C_CCD_Config:u10|LessThan3~1 } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 2.681 ns I2C_CCD_Config:u10\|mI2C_DATA\[23\]~0 4 COMB LCCOMB_X47_Y26_N28 24 " "Info: 4: + IC(0.273 ns) + CELL(0.150 ns) = 2.681 ns; Loc. = LCCOMB_X47_Y26_N28; Fanout = 24; COMB Node = 'I2C_CCD_Config:u10\|mI2C_DATA\[23\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { I2C_CCD_Config:u10|LessThan3~1 I2C_CCD_Config:u10|mI2C_DATA[23]~0 } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.660 ns) 5.056 ns I2C_CCD_Config:u10\|mI2C_DATA\[22\] 5 REG LCFF_X45_Y27_N11 1 " "Info: 5: + IC(1.715 ns) + CELL(0.660 ns) = 5.056 ns; Loc. = LCFF_X45_Y27_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u10\|mI2C_DATA\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { I2C_CCD_Config:u10|mI2C_DATA[23]~0 I2C_CCD_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.456 ns ( 28.80 % ) " "Info: Total cell delay = 1.456 ns ( 28.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.600 ns ( 71.20 % ) " "Info: Total interconnect delay = 3.600 ns ( 71.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.056 ns" { I2C_CCD_Config:u10|LUT_INDEX[2] I2C_CCD_Config:u10|LessThan3~0 I2C_CCD_Config:u10|LessThan3~1 I2C_CCD_Config:u10|mI2C_DATA[23]~0 I2C_CCD_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.056 ns" { I2C_CCD_Config:u10|LUT_INDEX[2] {} I2C_CCD_Config:u10|LessThan3~0 {} I2C_CCD_Config:u10|LessThan3~1 {} I2C_CCD_Config:u10|mI2C_DATA[23]~0 {} I2C_CCD_Config:u10|mI2C_DATA[22] {} } { 0.000ns 1.362ns 0.250ns 0.273ns 1.715ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 7.208 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 7.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.787 ns) 3.256 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK 2 REG LCFF_X49_Y24_N3 3 " "Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 5.439 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G12 72 " "Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.537 ns) 7.208 ns I2C_CCD_Config:u10\|mI2C_DATA\[22\] 4 REG LCFF_X45_Y27_N11 1 " "Info: 4: + IC(1.232 ns) + CELL(0.537 ns) = 7.208 ns; Loc. = LCFF_X45_Y27_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u10\|mI2C_DATA\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.769 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 31.67 % ) " "Info: Total cell delay = 2.283 ns ( 31.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.925 ns ( 68.33 % ) " "Info: Total interconnect delay = 4.925 ns ( 68.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.232ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 7.206 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 7.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.787 ns) 3.256 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK 2 REG LCFF_X49_Y24_N3 3 " "Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 5.439 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G12 72 " "Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.537 ns) 7.206 ns I2C_CCD_Config:u10\|LUT_INDEX\[2\] 4 REG LCFF_X45_Y28_N19 29 " "Info: 4: + IC(1.230 ns) + CELL(0.537 ns) = 7.206 ns; Loc. = LCFF_X45_Y28_N19; Fanout = 29; REG Node = 'I2C_CCD_Config:u10\|LUT_INDEX\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|LUT_INDEX[2] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 31.68 % ) " "Info: Total cell delay = 2.283 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.923 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.923 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|LUT_INDEX[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|LUT_INDEX[2] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.230ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.232ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|LUT_INDEX[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|LUT_INDEX[2] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.230ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.056 ns" { I2C_CCD_Config:u10|LUT_INDEX[2] I2C_CCD_Config:u10|LessThan3~0 I2C_CCD_Config:u10|LessThan3~1 I2C_CCD_Config:u10|mI2C_DATA[23]~0 I2C_CCD_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.056 ns" { I2C_CCD_Config:u10|LUT_INDEX[2] {} I2C_CCD_Config:u10|LessThan3~0 {} I2C_CCD_Config:u10|LessThan3~1 {} I2C_CCD_Config:u10|mI2C_DATA[23]~0 {} I2C_CCD_Config:u10|mI2C_DATA[22] {} } { 0.000ns 1.362ns 0.250ns 0.273ns 1.715ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[22] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.232ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|LUT_INDEX[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|LUT_INDEX[2] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.230ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "GPIO_CLKIN_N1 memory memory RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|ram_block5a0~portb_address_reg0 RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[0\] 235.07 MHz Internal " "Info: Clock \"GPIO_CLKIN_N1\" Internal fmax is restricted to 235.07 MHz between source memory \"RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|ram_block5a0~portb_address_reg0\" and destination memory \"RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.127 ns 2.127 ns 4.254 ns " "Info: fmax restricted to Clock High delay (2.127 ns) plus Clock Low delay (2.127 ns) : restricted to 4.254 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.892 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|ram_block5a0~portb_address_reg0 1 MEM M4K_X55_Y40 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y40; Fanout = 20; MEM Node = 'RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|ram_block5a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_16d1.tdf" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/db/altsyncram_16d1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.892 ns) 2.892 ns RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[0\] 2 MEM M4K_X55_Y40 2 " "Info: 2: + IC(0.000 ns) + CELL(2.892 ns) = 2.892 ns; Loc. = M4K_X55_Y40; Fanout = 2; MEM Node = 'RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] } "NODE_NAME" } } { "db/altsyncram_16d1.tdf" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/db/altsyncram_16d1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.892 ns ( 100.00 % ) " "Info: Total cell delay = 2.892 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 {} RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.892ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.053 ns - Smallest " "Info: - Smallest clock skew is -0.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 destination 2.852 ns + Shortest memory " "Info: + Shortest clock path from clock \"GPIO_CLKIN_N1\" to destination memory is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 1; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G15 143 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G15; Fanout = 143; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.636 ns) 2.852 ns RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[0\] 3 MEM M4K_X55_Y40 2 " "Info: 3: + IC(1.113 ns) + CELL(0.636 ns) = 2.852 ns; Loc. = M4K_X55_Y40; Fanout = 2; MEM Node = 'RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|q_b\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { GPIO_CLKIN_N1~clkctrl RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] } "NODE_NAME" } } { "db/altsyncram_16d1.tdf" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/db/altsyncram_16d1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.625 ns ( 56.98 % ) " "Info: Total cell delay = 1.625 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.227 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns 0.114ns 1.113ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 source 2.905 ns - Longest memory " "Info: - Longest clock path from clock \"GPIO_CLKIN_N1\" to source memory is 2.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 1; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G15 143 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G15; Fanout = 143; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 343 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.689 ns) 2.905 ns RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|ram_block5a0~portb_address_reg0 3 MEM M4K_X55_Y40 20 " "Info: 3: + IC(1.113 ns) + CELL(0.689 ns) = 2.905 ns; Loc. = M4K_X55_Y40; Fanout = 20; MEM Node = 'RAWToRGB:u4\|line_buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_fms:auto_generated\|altsyncram_16d1:altsyncram2\|ram_block5a0~portb_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { GPIO_CLKIN_N1~clkctrl RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_16d1.tdf" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/db/altsyncram_16d1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 57.76 % ) " "Info: Total cell delay = 1.678 ns ( 57.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.24 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.113ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns 0.114ns 1.113ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.113ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_16d1.tdf" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/db/altsyncram_16d1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_16d1.tdf" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/db/altsyncram_16d1.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.892 ns" { RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 {} RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.892ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] {} } { 0.000ns 0.000ns 0.114ns 1.113ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.905 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.114ns 1.113ns } { 0.000ns 0.989ns 0.000ns 0.689ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0] {} } { 0.000ns } { 0.088ns } "" } } { "db/altsyncram_16d1.tdf" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/db/altsyncram_16d1.tdf" 35 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register vga_controller:vga\|mVGA_V_SYNC register vga_controller:vga\|mVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"vga_controller:vga\|mVGA_V_SYNC\" and destination register \"vga_controller:vga\|mVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_controller:vga\|mVGA_V_SYNC 1 REG LCFF_X52_Y35_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y35_N9; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_controller:vga\|mVGA_V_SYNC~0 2 COMB LCCOMB_X52_Y35_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X52_Y35_N8; Fanout = 1; COMB Node = 'vga_controller:vga\|mVGA_V_SYNC~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_controller:vga|mVGA_V_SYNC vga_controller:vga|mVGA_V_SYNC~0 } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_controller:vga\|mVGA_V_SYNC 3 REG LCFF_X52_Y35_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X52_Y35_N9; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_controller:vga|mVGA_V_SYNC~0 vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC vga_controller:vga|mVGA_V_SYNC~0 vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC {} vga_controller:vga|mVGA_V_SYNC~0 {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.628 ns " "Info: + Latch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.752 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 62 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 62; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.537 ns) 2.752 ns vga_controller:vga\|mVGA_V_SYNC 3 REG LCFF_X52_Y35_N9 3 " "Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.752 ns; Loc. = LCFF_X52_Y35_N9; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.51 % ) " "Info: Total cell delay = 0.537 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.215 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.215 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.752 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 62 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 62; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.537 ns) 2.752 ns vga_controller:vga\|mVGA_V_SYNC 3 REG LCFF_X52_Y35_N9 3 " "Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.752 ns; Loc. = LCFF_X52_Y35_N9; Fanout = 3; REG Node = 'vga_controller:vga\|mVGA_V_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.51 % ) " "Info: Total cell delay = 0.537 ns ( 19.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.215 ns ( 80.49 % ) " "Info: Total interconnect delay = 2.215 ns ( 80.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/vga_controller.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC vga_controller:vga|mVGA_V_SYNC~0 vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_controller:vga|mVGA_V_SYNC {} vga_controller:vga|mVGA_V_SYNC~0 {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl vga_controller:vga|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} vga_controller:vga|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.177ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "iCLK_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"iCLK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "I2C_CCD_Config:u10\|senosr_exposure\[12\] I2C_CCD_Config:u10\|mI2C_DATA\[12\] iCLK_50 3.508 ns " "Info: Found hold time violation between source  pin or register \"I2C_CCD_Config:u10\|senosr_exposure\[12\]\" and destination pin or register \"I2C_CCD_Config:u10\|mI2C_DATA\[12\]\" for clock \"iCLK_50\" (Hold time is 3.508 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.370 ns + Largest " "Info: + Largest clock skew is 4.370 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 7.207 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 7.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.787 ns) 3.256 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK 2 REG LCFF_X49_Y24_N3 3 " "Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 5.439 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G12 72 " "Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.537 ns) 7.207 ns I2C_CCD_Config:u10\|mI2C_DATA\[12\] 4 REG LCFF_X43_Y27_N11 1 " "Info: 4: + IC(1.231 ns) + CELL(0.537 ns) = 7.207 ns; Loc. = LCFF_X43_Y27_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u10\|mI2C_DATA\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[12] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 31.68 % ) " "Info: Total cell delay = 2.283 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.924 ns ( 68.32 % ) " "Info: Total interconnect delay = 4.924 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.207 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.207 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[12] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.231ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.837 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to source register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 94 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 94; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 2.837 ns I2C_CCD_Config:u10\|senosr_exposure\[12\] 3 REG LCFF_X42_Y27_N21 5 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.837 ns; Loc. = LCFF_X42_Y27_N21; Fanout = 5; REG Node = 'I2C_CCD_Config:u10\|senosr_exposure\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { iCLK_50~clkctrl I2C_CCD_Config:u10|senosr_exposure[12] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.73 % ) " "Info: Total cell delay = 1.496 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 47.27 % ) " "Info: Total interconnect delay = 1.341 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { iCLK_50 iCLK_50~clkctrl I2C_CCD_Config:u10|senosr_exposure[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} I2C_CCD_Config:u10|senosr_exposure[12] {} } { 0.000ns 0.000ns 0.112ns 1.229ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.207 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.207 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[12] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.231ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { iCLK_50 iCLK_50~clkctrl I2C_CCD_Config:u10|senosr_exposure[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} I2C_CCD_Config:u10|senosr_exposure[12] {} } { 0.000ns 0.000ns 0.112ns 1.229ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.878 ns - Shortest register register " "Info: - Shortest register to register delay is 0.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u10\|senosr_exposure\[12\] 1 REG LCFF_X42_Y27_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y27_N21; Fanout = 5; REG Node = 'I2C_CCD_Config:u10\|senosr_exposure\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u10|senosr_exposure[12] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.271 ns) 0.794 ns I2C_CCD_Config:u10\|Mux11~2 2 COMB LCCOMB_X43_Y27_N10 1 " "Info: 2: + IC(0.523 ns) + CELL(0.271 ns) = 0.794 ns; Loc. = LCCOMB_X43_Y27_N10; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10\|Mux11~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { I2C_CCD_Config:u10|senosr_exposure[12] I2C_CCD_Config:u10|Mux11~2 } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.878 ns I2C_CCD_Config:u10\|mI2C_DATA\[12\] 3 REG LCFF_X43_Y27_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.878 ns; Loc. = LCFF_X43_Y27_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u10\|mI2C_DATA\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u10|Mux11~2 I2C_CCD_Config:u10|mI2C_DATA[12] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 40.43 % ) " "Info: Total cell delay = 0.355 ns ( 40.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 59.57 % ) " "Info: Total interconnect delay = 0.523 ns ( 59.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { I2C_CCD_Config:u10|senosr_exposure[12] I2C_CCD_Config:u10|Mux11~2 I2C_CCD_Config:u10|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.878 ns" { I2C_CCD_Config:u10|senosr_exposure[12] {} I2C_CCD_Config:u10|Mux11~2 {} I2C_CCD_Config:u10|mI2C_DATA[12] {} } { 0.000ns 0.523ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.207 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.207 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[12] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.231ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { iCLK_50 iCLK_50~clkctrl I2C_CCD_Config:u10|senosr_exposure[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} I2C_CCD_Config:u10|senosr_exposure[12] {} } { 0.000ns 0.000ns 0.112ns 1.229ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { I2C_CCD_Config:u10|senosr_exposure[12] I2C_CCD_Config:u10|Mux11~2 I2C_CCD_Config:u10|mI2C_DATA[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.878 ns" { I2C_CCD_Config:u10|senosr_exposure[12] {} I2C_CCD_Config:u10|Mux11~2 {} I2C_CCD_Config:u10|mI2C_DATA[12] {} } { 0.000ns 0.523ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "I2C_CCD_Config:u10\|senosr_exposure\[7\] iSW\[0\] iCLK_50 7.709 ns register " "Info: tsu for register \"I2C_CCD_Config:u10\|senosr_exposure\[7\]\" (data pin = \"iSW\[0\]\", clock pin = \"iCLK_50\") is 7.709 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.582 ns + Longest pin register " "Info: + Longest pin to register delay is 10.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns iSW\[0\] 1 PIN PIN_AA23 33 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 33; PIN Node = 'iSW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[0] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.655 ns) + CELL(0.150 ns) 7.627 ns I2C_CCD_Config:u10\|senosr_exposure\[15\]~25 2 COMB LCCOMB_X43_Y27_N20 1 " "Info: 2: + IC(6.655 ns) + CELL(0.150 ns) = 7.627 ns; Loc. = LCCOMB_X43_Y27_N20; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10\|senosr_exposure\[15\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { iSW[0] I2C_CCD_Config:u10|senosr_exposure[15]~25 } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 8.335 ns I2C_CCD_Config:u10\|senosr_exposure\[15\]~27 3 COMB LCCOMB_X43_Y27_N0 1 " "Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 8.335 ns; Loc. = LCCOMB_X43_Y27_N0; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10\|senosr_exposure\[15\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { I2C_CCD_Config:u10|senosr_exposure[15]~25 I2C_CCD_Config:u10|senosr_exposure[15]~27 } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.438 ns) 9.228 ns I2C_CCD_Config:u10\|senosr_exposure\[15\]~31 4 COMB LCCOMB_X44_Y27_N6 14 " "Info: 4: + IC(0.455 ns) + CELL(0.438 ns) = 9.228 ns; Loc. = LCCOMB_X44_Y27_N6; Fanout = 14; COMB Node = 'I2C_CCD_Config:u10\|senosr_exposure\[15\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { I2C_CCD_Config:u10|senosr_exposure[15]~27 I2C_CCD_Config:u10|senosr_exposure[15]~31 } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.659 ns) 10.582 ns I2C_CCD_Config:u10\|senosr_exposure\[7\] 5 REG LCFF_X42_Y27_N11 5 " "Info: 5: + IC(0.695 ns) + CELL(0.659 ns) = 10.582 ns; Loc. = LCFF_X42_Y27_N11; Fanout = 5; REG Node = 'I2C_CCD_Config:u10\|senosr_exposure\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { I2C_CCD_Config:u10|senosr_exposure[15]~31 I2C_CCD_Config:u10|senosr_exposure[7] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 23.69 % ) " "Info: Total cell delay = 2.507 ns ( 23.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.075 ns ( 76.31 % ) " "Info: Total interconnect delay = 8.075 ns ( 76.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.582 ns" { iSW[0] I2C_CCD_Config:u10|senosr_exposure[15]~25 I2C_CCD_Config:u10|senosr_exposure[15]~27 I2C_CCD_Config:u10|senosr_exposure[15]~31 I2C_CCD_Config:u10|senosr_exposure[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.582 ns" { iSW[0] {} iSW[0]~combout {} I2C_CCD_Config:u10|senosr_exposure[15]~25 {} I2C_CCD_Config:u10|senosr_exposure[15]~27 {} I2C_CCD_Config:u10|senosr_exposure[15]~31 {} I2C_CCD_Config:u10|senosr_exposure[7] {} } { 0.000ns 0.000ns 6.655ns 0.270ns 0.455ns 0.695ns } { 0.000ns 0.822ns 0.150ns 0.438ns 0.438ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.837 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 94 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 94; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.537 ns) 2.837 ns I2C_CCD_Config:u10\|senosr_exposure\[7\] 3 REG LCFF_X42_Y27_N11 5 " "Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.837 ns; Loc. = LCFF_X42_Y27_N11; Fanout = 5; REG Node = 'I2C_CCD_Config:u10\|senosr_exposure\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { iCLK_50~clkctrl I2C_CCD_Config:u10|senosr_exposure[7] } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.73 % ) " "Info: Total cell delay = 1.496 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.341 ns ( 47.27 % ) " "Info: Total interconnect delay = 1.341 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { iCLK_50 iCLK_50~clkctrl I2C_CCD_Config:u10|senosr_exposure[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} I2C_CCD_Config:u10|senosr_exposure[7] {} } { 0.000ns 0.000ns 0.112ns 1.229ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.582 ns" { iSW[0] I2C_CCD_Config:u10|senosr_exposure[15]~25 I2C_CCD_Config:u10|senosr_exposure[15]~27 I2C_CCD_Config:u10|senosr_exposure[15]~31 I2C_CCD_Config:u10|senosr_exposure[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.582 ns" { iSW[0] {} iSW[0]~combout {} I2C_CCD_Config:u10|senosr_exposure[15]~25 {} I2C_CCD_Config:u10|senosr_exposure[15]~27 {} I2C_CCD_Config:u10|senosr_exposure[15]~31 {} I2C_CCD_Config:u10|senosr_exposure[7] {} } { 0.000ns 0.000ns 6.655ns 0.270ns 0.455ns 0.695ns } { 0.000ns 0.822ns 0.150ns 0.438ns 0.438ns 0.659ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { iCLK_50 iCLK_50~clkctrl I2C_CCD_Config:u10|senosr_exposure[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { iCLK_50 {} iCLK_50~combout {} iCLK_50~clkctrl {} I2C_CCD_Config:u10|senosr_exposure[7] {} } { 0.000ns 0.000ns 0.112ns 1.229ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 GPIO_1\[20\] I2C_CCD_Config:u10\|I2C_Controller:u0\|SD_COUNTER\[5\] 15.339 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"GPIO_1\[20\]\" through register \"I2C_CCD_Config:u10\|I2C_Controller:u0\|SD_COUNTER\[5\]\" is 15.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 7.211 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to source register is 7.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.787 ns) 3.256 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK 2 REG LCFF_X49_Y24_N3 3 " "Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 5.439 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G12 72 " "Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.537 ns) 7.211 ns I2C_CCD_Config:u10\|I2C_Controller:u0\|SD_COUNTER\[5\] 4 REG LCFF_X48_Y26_N13 13 " "Info: 4: + IC(1.235 ns) + CELL(0.537 ns) = 7.211 ns; Loc. = LCFF_X48_Y26_N13; Fanout = 13; REG Node = 'I2C_CCD_Config:u10\|I2C_Controller:u0\|SD_COUNTER\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] } "NODE_NAME" } } { "verilog/I2C_Controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 31.66 % ) " "Info: Total cell delay = 2.283 ns ( 31.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.928 ns ( 68.34 % ) " "Info: Total interconnect delay = 4.928 ns ( 68.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.235ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "verilog/I2C_Controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.878 ns + Longest register pin " "Info: + Longest register to pin delay is 7.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u10\|I2C_Controller:u0\|SD_COUNTER\[5\] 1 REG LCFF_X48_Y26_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y26_N13; Fanout = 13; REG Node = 'I2C_CCD_Config:u10\|I2C_Controller:u0\|SD_COUNTER\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] } "NODE_NAME" } } { "verilog/I2C_Controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_Controller.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.438 ns) 1.991 ns I2C_CCD_Config:u10\|I2C_Controller:u0\|I2C_SCLK~0 2 COMB LCCOMB_X49_Y24_N26 1 " "Info: 2: + IC(1.553 ns) + CELL(0.438 ns) = 1.991 ns; Loc. = LCCOMB_X49_Y24_N26; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10\|I2C_Controller:u0\|I2C_SCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~0 } "NODE_NAME" } } { "verilog/I2C_Controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_Controller.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.388 ns I2C_CCD_Config:u10\|I2C_Controller:u0\|I2C_SCLK~1 3 COMB LCCOMB_X49_Y24_N18 1 " "Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 2.388 ns; Loc. = LCCOMB_X49_Y24_N18; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10\|I2C_Controller:u0\|I2C_SCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~0 I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "verilog/I2C_Controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_Controller.v" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.848 ns) + CELL(2.642 ns) 7.878 ns GPIO_1\[20\] 4 PIN PIN_M29 0 " "Info: 4: + IC(2.848 ns) + CELL(2.642 ns) = 7.878 ns; Loc. = PIN_M29; Fanout = 0; PIN Node = 'GPIO_1\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.490 ns" { I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~1 GPIO_1[20] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 41.00 % ) " "Info: Total cell delay = 3.230 ns ( 41.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.648 ns ( 59.00 % ) " "Info: Total interconnect delay = 4.648 ns ( 59.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.878 ns" { I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~0 I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~1 GPIO_1[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.878 ns" { I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] {} I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~0 {} I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~1 {} GPIO_1[20] {} } { 0.000ns 1.553ns 0.247ns 2.848ns } { 0.000ns 0.438ns 0.150ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.235ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.878 ns" { I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~0 I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~1 GPIO_1[20] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.878 ns" { I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] {} I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~0 {} I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~1 {} GPIO_1[20] {} } { 0.000ns 1.553ns 0.247ns 2.848ns } { 0.000ns 0.438ns 0.150ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[16\] oLEDR\[16\] 10.767 ns Longest " "Info: Longest tpd from source pin \"iSW\[16\]\" to destination pin \"oLEDR\[16\]\" is 10.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns iSW\[16\] 1 PIN PIN_L7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 12; PIN Node = 'iSW\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[16] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.187 ns) + CELL(2.768 ns) 10.767 ns oLEDR\[16\] 2 PIN PIN_AD8 0 " "Info: 2: + IC(7.187 ns) + CELL(2.768 ns) = 10.767 ns; Loc. = PIN_AD8; Fanout = 0; PIN Node = 'oLEDR\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.955 ns" { iSW[16] oLEDR[16] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.580 ns ( 33.25 % ) " "Info: Total cell delay = 3.580 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.187 ns ( 66.75 % ) " "Info: Total interconnect delay = 7.187 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.767 ns" { iSW[16] oLEDR[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.767 ns" { iSW[16] {} iSW[16]~combout {} oLEDR[16] {} } { 0.000ns 0.000ns 7.187ns } { 0.000ns 0.812ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "I2C_CCD_Config:u10\|I2C_Controller:u0\|ACK4 GPIO_1\[19\] iCLK_50 0.480 ns register " "Info: th for register \"I2C_CCD_Config:u10\|I2C_Controller:u0\|ACK4\" (data pin = \"GPIO_1\[19\]\", clock pin = \"iCLK_50\") is 0.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 7.177 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 7.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.787 ns) 3.256 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK 2 REG LCFF_X49_Y24_N3 3 " "Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(0.000 ns) 5.439 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G12 72 " "Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.183 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "verilog/I2C_CCD_Config.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_CCD_Config.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.537 ns) 7.177 ns I2C_CCD_Config:u10\|I2C_Controller:u0\|ACK4 4 REG LCFF_X49_Y26_N21 2 " "Info: 4: + IC(1.201 ns) + CELL(0.537 ns) = 7.177 ns; Loc. = LCFF_X49_Y26_N21; Fanout = 2; REG Node = 'I2C_CCD_Config:u10\|I2C_Controller:u0\|ACK4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 } "NODE_NAME" } } { "verilog/I2C_Controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_Controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 31.81 % ) " "Info: Total cell delay = 2.283 ns ( 31.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.894 ns ( 68.19 % ) " "Info: Total interconnect delay = 4.894 ns ( 68.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.201ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "verilog/I2C_Controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_Controller.v" 73 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.963 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[19\] 1 PIN PIN_P27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P27; Fanout = 1; PIN Node = 'GPIO_1\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns GPIO_1\[19\]~30 2 COMB IOC_X95_Y30_N2 4 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X95_Y30_N2; Fanout = 4; COMB Node = 'GPIO_1\[19\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { GPIO_1[19] GPIO_1[19]~30 } "NODE_NAME" } } { "GreenScreen.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/GreenScreen.v" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.887 ns) + CELL(0.150 ns) 6.879 ns I2C_CCD_Config:u10\|I2C_Controller:u0\|ACK4~9 3 COMB LCCOMB_X49_Y26_N20 1 " "Info: 3: + IC(5.887 ns) + CELL(0.150 ns) = 6.879 ns; Loc. = LCCOMB_X49_Y26_N20; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10\|I2C_Controller:u0\|ACK4~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { GPIO_1[19]~30 I2C_CCD_Config:u10|I2C_Controller:u0|ACK4~9 } "NODE_NAME" } } { "verilog/I2C_Controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_Controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.963 ns I2C_CCD_Config:u10\|I2C_Controller:u0\|ACK4 4 REG LCFF_X49_Y26_N21 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.963 ns; Loc. = LCFF_X49_Y26_N21; Fanout = 2; REG Node = 'I2C_CCD_Config:u10\|I2C_Controller:u0\|ACK4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u10|I2C_Controller:u0|ACK4~9 I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 } "NODE_NAME" } } { "verilog/I2C_Controller.v" "" { Text "C:/Users/rafal_000/Desktop/TM/tm_projekt/verilog/I2C_Controller.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 15.45 % ) " "Info: Total cell delay = 1.076 ns ( 15.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.887 ns ( 84.55 % ) " "Info: Total interconnect delay = 5.887 ns ( 84.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { GPIO_1[19] GPIO_1[19]~30 I2C_CCD_Config:u10|I2C_Controller:u0|ACK4~9 I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.963 ns" { GPIO_1[19] {} GPIO_1[19]~30 {} I2C_CCD_Config:u10|I2C_Controller:u0|ACK4~9 {} I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 {} } { 0.000ns 0.000ns 5.887ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 {} } { 0.000ns 0.000ns 1.510ns 2.183ns 1.201ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { GPIO_1[19] GPIO_1[19]~30 I2C_CCD_Config:u10|I2C_Controller:u0|ACK4~9 I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.963 ns" { GPIO_1[19] {} GPIO_1[19]~30 {} I2C_CCD_Config:u10|I2C_Controller:u0|ACK4~9 {} I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 {} } { 0.000ns 0.000ns 5.887ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 15:12:11 2015 " "Info: Processing ended: Wed Dec 02 15:12:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
