<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/ALU8/emulation/GoWin/impl/gwsynthesis/ALU_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/ALU8/emulation/GoWin/src/ALU_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/ALU8/emulation/GoWin/src/ALU_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue May 28 20:05:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>160</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>90</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>1.000(MHz)</td>
<td>96.098(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>989.594</td>
<td>CI_DFFCE_D_1/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>10.348</td>
</tr>
<tr>
<td>2</td>
<td>989.604</td>
<td>CI_DFFCE_D_1/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>10.333</td>
</tr>
<tr>
<td>3</td>
<td>990.048</td>
<td>CI_DFFCE_D_1/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.023</td>
<td>9.929</td>
</tr>
<tr>
<td>4</td>
<td>990.240</td>
<td>CI_DFFCE_D_1/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.021</td>
<td>9.735</td>
</tr>
<tr>
<td>5</td>
<td>990.483</td>
<td>CI_DFFCE_D_1/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>9.478</td>
</tr>
<tr>
<td>6</td>
<td>990.585</td>
<td>CI_DFFCE_D_1/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.020</td>
<td>9.388</td>
</tr>
<tr>
<td>7</td>
<td>990.618</td>
<td>CI_DFFCE_D_1/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.020</td>
<td>9.350</td>
</tr>
<tr>
<td>8</td>
<td>991.077</td>
<td>CI_DFFCE_D_1/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.012</td>
<td>8.884</td>
</tr>
<tr>
<td>9</td>
<td>996.534</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>3.190</td>
</tr>
<tr>
<td>10</td>
<td>996.538</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.022</td>
<td>3.190</td>
</tr>
<tr>
<td>11</td>
<td>997.180</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.008</td>
<td>2.578</td>
</tr>
<tr>
<td>12</td>
<td>997.331</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>2.426</td>
</tr>
<tr>
<td>13</td>
<td>997.336</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>2.377</td>
</tr>
<tr>
<td>14</td>
<td>997.381</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>2.374</td>
</tr>
<tr>
<td>15</td>
<td>997.418</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>2.590</td>
</tr>
<tr>
<td>16</td>
<td>997.555</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>2.192</td>
</tr>
<tr>
<td>17</td>
<td>997.576</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>2.136</td>
</tr>
<tr>
<td>18</td>
<td>997.607</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.008</td>
<td>2.408</td>
</tr>
<tr>
<td>19</td>
<td>997.693</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>2.054</td>
</tr>
<tr>
<td>20</td>
<td>997.780</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.027</td>
<td>1.944</td>
</tr>
<tr>
<td>21</td>
<td>997.797</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.011</td>
<td>1.942</td>
</tr>
<tr>
<td>22</td>
<td>997.816</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.008</td>
<td>2.140</td>
</tr>
<tr>
<td>23</td>
<td>997.875</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>1.845</td>
</tr>
<tr>
<td>24</td>
<td>997.883</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>1.872</td>
</tr>
<tr>
<td>25</td>
<td>997.890</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>CI_DFFCE_D/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>1.847</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.574</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.499</td>
</tr>
<tr>
<td>2</td>
<td>0.630</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.655</td>
</tr>
<tr>
<td>3</td>
<td>0.646</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.661</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.586</td>
</tr>
<tr>
<td>5</td>
<td>0.703</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>6</td>
<td>0.756</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>CI_DFFCE_D_CE_DFFCE_CE/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.685</td>
</tr>
<tr>
<td>7</td>
<td>0.847</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.859</td>
</tr>
<tr>
<td>8</td>
<td>0.852</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6_Q_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.767</td>
</tr>
<tr>
<td>9</td>
<td>0.852</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4_Q_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.767</td>
</tr>
<tr>
<td>10</td>
<td>0.897</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_2/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>0.797</td>
</tr>
<tr>
<td>11</td>
<td>0.922</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_3/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.841</td>
</tr>
<tr>
<td>12</td>
<td>0.929</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>CI_DFFCE_D_1/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.015</td>
<td>0.845</td>
</tr>
<tr>
<td>13</td>
<td>0.946</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_3/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.865</td>
</tr>
<tr>
<td>14</td>
<td>0.947</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>CI_DFFCE_D/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.865</td>
</tr>
<tr>
<td>15</td>
<td>0.988</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.031</td>
<td>0.888</td>
</tr>
<tr>
<td>16</td>
<td>1.021</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.012</td>
<td>0.941</td>
</tr>
<tr>
<td>17</td>
<td>1.037</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>0.943</td>
</tr>
<tr>
<td>18</td>
<td>1.055</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>0.951</td>
</tr>
<tr>
<td>19</td>
<td>1.200</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.131</td>
</tr>
<tr>
<td>20</td>
<td>1.316</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.242</td>
</tr>
<tr>
<td>21</td>
<td>1.316</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.035</td>
<td>1.212</td>
</tr>
<tr>
<td>22</td>
<td>1.442</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.369</td>
</tr>
<tr>
<td>23</td>
<td>1.549</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.480</td>
</tr>
<tr>
<td>24</td>
<td>1.556</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>1.485</td>
</tr>
<tr>
<td>25</td>
<td>1.650</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.581</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>499.218</td>
<td>499.418</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1</td>
</tr>
<tr>
<td>2</td>
<td>499.218</td>
<td>499.418</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td>3</td>
<td>499.218</td>
<td>499.418</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2</td>
</tr>
<tr>
<td>4</td>
<td>499.218</td>
<td>499.418</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3</td>
</tr>
<tr>
<td>5</td>
<td>499.218</td>
<td>499.418</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>CI_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td>6</td>
<td>499.220</td>
<td>499.420</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5</td>
</tr>
<tr>
<td>7</td>
<td>499.220</td>
<td>499.420</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7</td>
</tr>
<tr>
<td>8</td>
<td>499.220</td>
<td>499.420</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_3</td>
</tr>
<tr>
<td>9</td>
<td>499.221</td>
<td>499.421</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td>10</td>
<td>499.222</td>
<td>499.422</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>CI_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.647</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.953</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>1.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I0</td>
</tr>
<tr>
<td>4.248</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.357</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.426</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.726</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.671</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.873</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.905</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>7.318</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.427</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.496</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.565</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>7.634</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[3][B]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>8.224</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C42[3][B]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>8.794</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_I0_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.996</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_I0_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.386</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.588</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C40[2][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.852</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_4/S0</td>
</tr>
<tr>
<td>10.054</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_4/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.640</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1001.589</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.639%; route: 1.060, 64.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.540, 24.546%; route: 7.502, 72.497%; tC2Q: 0.306, 2.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.791%; route: 1.053, 64.209%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>CI_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.647</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.953</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>1.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I0</td>
</tr>
<tr>
<td>4.248</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.357</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.426</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.726</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.671</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.873</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.905</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>7.318</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.427</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.496</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.565</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>7.634</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[3][B]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>8.224</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C42[3][B]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>8.794</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_I0_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.996</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_I0_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.386</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.588</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C40[2][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.852</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>10.054</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>11.980</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.635</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.584</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.639%; route: 1.060, 64.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.540, 24.581%; route: 7.487, 72.457%; tC2Q: 0.306, 2.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.895%; route: 1.048, 64.105%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.624</td>
</tr>
<tr>
<td class="label">From</td>
<td>CI_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.647</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.953</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>1.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I0</td>
</tr>
<tr>
<td>4.248</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.357</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.426</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.726</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.671</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.873</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.905</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>7.318</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.427</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.496</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.565</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>7.634</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[3][B]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>8.224</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C42[3][B]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>8.794</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_I0_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.996</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_I0_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.278</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.480</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_F_LUT4_I3_F_MUX2_LUT5_I1_O_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.866</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3/S0</td>
</tr>
<tr>
<td>10.068</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3/O</td>
</tr>
<tr>
<td>11.576</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.670</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1001.624</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.639%; route: 1.060, 64.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.540, 25.582%; route: 7.083, 71.336%; tC2Q: 0.306, 3.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.148%; route: 1.083, 64.852%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>CI_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.647</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.953</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>1.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I0</td>
</tr>
<tr>
<td>4.248</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.357</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.426</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.726</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.671</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.873</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.905</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>7.318</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.427</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.496</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.565</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>7.634</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[3][B]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>8.224</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C42[3][B]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>8.794</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_I0_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_I1/S0</td>
</tr>
<tr>
<td>8.996</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_I0_LUT4_F_I3_LUT4_I3_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>9.278</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.480</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.914</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_2/S0</td>
</tr>
<tr>
<td>10.116</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C35[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_2/O</td>
</tr>
<tr>
<td>11.382</td>
<td>1.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.668</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1001.622</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.639%; route: 1.060, 64.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.540, 26.091%; route: 6.889, 70.765%; tC2Q: 0.306, 3.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.190%; route: 1.081, 64.810%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>CI_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.647</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.953</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>1.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I0</td>
</tr>
<tr>
<td>4.248</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.357</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.426</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.726</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.671</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.873</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.905</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>7.318</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.427</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.496</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.565</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>7.634</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[3][B]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>8.224</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C42[3][B]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>8.640</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1/S0</td>
</tr>
<tr>
<td>8.842</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1/O</td>
</tr>
<tr>
<td>9.366</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>9.783</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>9.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.892</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C31[3][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.892</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT6_O_1/I0</td>
</tr>
<tr>
<td>9.961</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C31[2][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT6_O_1/O</td>
</tr>
<tr>
<td>11.125</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.659</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1001.608</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.639%; route: 1.060, 64.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.731, 28.814%; route: 6.441, 67.957%; tC2Q: 0.306, 3.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.381%; route: 1.072, 64.619%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>CI_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.647</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.953</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>1.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I0</td>
</tr>
<tr>
<td>4.248</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.357</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.426</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.726</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.671</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.873</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.905</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>7.318</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.427</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.496</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.565</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>7.634</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>8.022</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[3][B]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>8.224</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C42[3][B]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1_F_MUX2_LUT5_O_1_S0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>8.794</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[0][A]</td>
<td>CI_LUT3_I2_F_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.996</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C38[0][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT2_I0_F_LUT4_I2_F_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.448</td>
<td>0.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_1_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>9.754</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C35[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_1_I1_LUT4_F/F</td>
</tr>
<tr>
<td>9.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_1/I1</td>
</tr>
<tr>
<td>9.911</td>
<td>0.157</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C35[3][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_1/O</td>
</tr>
<tr>
<td>11.035</td>
<td>1.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.666</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1001.620</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.639%; route: 1.060, 64.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.599, 27.684%; route: 6.483, 69.056%; tC2Q: 0.306, 3.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.222%; route: 1.079, 64.778%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>CI_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.647</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.953</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>1.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I0</td>
</tr>
<tr>
<td>4.248</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.357</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.426</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.726</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.671</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.873</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.905</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>7.318</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.427</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.496</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.565</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>7.634</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>7.900</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[2][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_2_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.102</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C40[2][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_2_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.428</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_I1_LUT4_F_1/I3</td>
</tr>
<tr>
<td>8.797</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_I1_LUT4_F_1/F</td>
</tr>
<tr>
<td>8.923</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0/I2</td>
</tr>
<tr>
<td>9.292</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0/F</td>
</tr>
<tr>
<td>10.997</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.666</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1001.615</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.639%; route: 1.060, 64.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.672, 28.578%; route: 6.372, 68.150%; tC2Q: 0.306, 3.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.222%; route: 1.079, 64.778%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.608</td>
</tr>
<tr>
<td class="label">From</td>
<td>CI_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.647</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.953</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_1/Q</td>
</tr>
<tr>
<td>3.827</td>
<td>1.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I0</td>
</tr>
<tr>
<td>4.248</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>4.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.357</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.426</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.726</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/S0</td>
</tr>
<tr>
<td>4.928</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I0_F_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT4_F_I2_LUT2_F_I1_LUT3_F_I0_LUT3_I0_F_LUT4_I1_I3_LUT3_F_I0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.671</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>5.873</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_O_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.905</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>7.318</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.427</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.496</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.565</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C40[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/I1</td>
</tr>
<tr>
<td>7.634</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_3_I0_LUT4_F_I3_LUT4_F_I3_LUT4_I3_F_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>7.900</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[3][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.102</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C40[3][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_S0_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.228</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_S0_LUT3_F/I2</td>
</tr>
<tr>
<td>8.649</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O_S0_LUT3_F/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>9.133</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">CI_LUT3_I2_F_LUT3_I0_F_LUT2_F_I1_LUT3_I0_F_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>10.531</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.659</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1001.608</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.639%; route: 1.060, 64.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.557, 28.782%; route: 6.021, 67.774%; tC2Q: 0.306, 3.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.381%; route: 1.072, 64.619%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.852</td>
<td>2.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.635</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1001.386</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 12.947%; route: 2.471, 77.461%; tC2Q: 0.306, 9.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.895%; route: 1.048, 64.105%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.852</td>
<td>2.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.640</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1001.391</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 12.947%; route: 2.471, 77.461%; tC2Q: 0.306, 9.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.791%; route: 1.053, 64.209%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.240</td>
<td>1.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.670</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1001.421</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 16.020%; route: 1.859, 72.110%; tC2Q: 0.306, 11.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.148%; route: 1.083, 64.852%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.088</td>
<td>1.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.668</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1001.419</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 17.024%; route: 1.707, 70.363%; tC2Q: 0.306, 12.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.190%; route: 1.081, 64.810%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.274</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>4.039</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_5/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.624</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1001.375</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 17.711%; route: 1.650, 69.415%; tC2Q: 0.306, 12.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 36.143%; route: 1.037, 63.857%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.036</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.666</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1001.417</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 17.397%; route: 1.655, 69.714%; tC2Q: 0.306, 12.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.222%; route: 1.079, 64.778%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.670</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.274</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>3.003</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.401</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_I2/F</td>
</tr>
<tr>
<td>3.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>CI_DFFCE_D_CE_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>3.510</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.048</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_1/S0</td>
</tr>
<tr>
<td>4.250</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_1/O</td>
</tr>
<tr>
<td>4.252</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.670</td>
<td>0.008</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.130, 43.629%; route: 1.154, 44.556%; tC2Q: 0.306, 11.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>3.854</td>
<td>1.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.659</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1001.410</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 18.841%; route: 1.473, 67.199%; tC2Q: 0.306, 13.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.381%; route: 1.072, 64.619%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.274</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>3.798</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.624</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.375</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 19.710%; route: 1.409, 65.964%; tC2Q: 0.306, 14.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 36.143%; route: 1.037, 63.857%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.678</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>2.673</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>2.883</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R3C36[1][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>3.171</td>
<td>0.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1/I3</td>
</tr>
<tr>
<td>3.584</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1/F</td>
</tr>
<tr>
<td>3.866</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>4.068</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][A]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.070</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q_1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.670</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1/CLK</td>
</tr>
<tr>
<td>1001.678</td>
<td>0.008</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C37[3][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.238, 51.412%; route: 0.864, 35.880%; tC2Q: 0.306, 12.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.148%; route: 1.083, 64.852%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>3.716</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.659</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1001.410</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 20.107%; route: 1.335, 64.995%; tC2Q: 0.306, 14.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.381%; route: 1.072, 64.619%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.386</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.274</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>3.606</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.635</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1001.386</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 21.656%; route: 1.217, 62.603%; tC2Q: 0.306, 15.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.889%; route: 1.048, 64.111%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.797</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.274</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>3.604</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.651</td>
<td>1.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1001.402</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 21.679%; route: 1.215, 62.564%; tC2Q: 0.306, 15.757%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.552%; route: 1.064, 64.448%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.619</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>2.673</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_I1/I1</td>
</tr>
<tr>
<td>2.883</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R3C36[1][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_I1/F</td>
</tr>
<tr>
<td>3.061</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][B]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_LUT4_F_I1_LUT3_F/I2</td>
</tr>
<tr>
<td>3.271</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][B]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_LUT4_F_I1_LUT3_F/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>3.802</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.670</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1001.619</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.254, 58.598%; route: 0.580, 27.103%; tC2Q: 0.306, 14.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.148%; route: 1.083, 64.852%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.274</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>3.507</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.631</td>
<td>1.044</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1001.382</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 22.818%; route: 1.118, 60.596%; tC2Q: 0.306, 16.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.977%; route: 1.044, 64.023%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.082</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>2.495</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>3.534</td>
<td>1.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_5/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.666</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1001.417</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 22.062%; route: 1.153, 61.592%; tC2Q: 0.306, 16.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.222%; route: 1.079, 64.778%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>CI_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.662</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.274</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>3.509</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" font-weight:bold;">CI_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.649</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>CI_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.400</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>CI_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 35.306%; route: 1.075, 64.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.421, 22.794%; route: 1.120, 60.639%; tC2Q: 0.306, 16.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 35.595%; route: 1.062, 64.405%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>1.591</td>
<td>0.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_CE_DFFCE_CE_1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.086</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.017</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 29.259%; route: 0.209, 41.884%; tC2Q: 0.144, 28.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.484%; route: 0.505, 46.516%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.305</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_LUT4_F_I1_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>1.406</td>
<td>0.101</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C37[2][A]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_LUT4_F_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1.499</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_LUT4_F/I1</td>
</tr>
<tr>
<td>1.747</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.117</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.349, 53.282%; route: 0.165, 25.191%; tC2Q: 0.141, 21.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.663</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>1.663</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.086</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_1/CLK</td>
</tr>
<tr>
<td>1.017</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 25.569%; route: 0.281, 49.212%; tC2Q: 0.144, 25.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.484%; route: 0.505, 46.516%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.086</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.017</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 24.915%; route: 0.296, 50.512%; tC2Q: 0.144, 24.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.484%; route: 0.505, 46.516%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.088</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td>CI_DFFCE_D_CE_LUT3_F_1/I0</td>
</tr>
<tr>
<td>1.556</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R3C38[1][A]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F_1/F</td>
</tr>
<tr>
<td>1.562</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_1_I0_LUT4_F/I2</td>
</tr>
<tr>
<td>1.708</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_1_I0_LUT4_F/F</td>
</tr>
<tr>
<td>1.708</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_1/I0</td>
</tr>
<tr>
<td>1.800</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_1/O</td>
</tr>
<tr>
<td>1.803</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.088</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.100</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.398%; route: 0.507, 46.602%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.493, 68.951%; route: 0.081, 11.329%; tC2Q: 0.141, 19.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.398%; route: 0.507, 46.602%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>CI_DFFCE_D_CE_DFFCE_CE</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>1.777</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_CE_DFFCE_CE/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.090</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>CI_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
<tr>
<td>1.021</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>CI_DFFCE_D_CE_DFFCE_CE</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 21.314%; route: 0.395, 57.664%; tC2Q: 0.144, 21.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.288%; route: 0.509, 46.712%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>1.586</td>
<td>0.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][B]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>1.856</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][B]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>1.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>1.948</td>
<td>0.092</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][A]</td>
<td style=" background: #97FFFF;">LoadA_i_IBUF_I_O_DFFP_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>1.951</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFC_Q_1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[3][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1/CLK</td>
</tr>
<tr>
<td>1.104</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C37[3][A]</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.508, 59.139%; route: 0.207, 24.098%; tC2Q: 0.144, 16.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6_Q_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>1.859</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_6_Q_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.076</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6_Q_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.007</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6_Q_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 19.035%; route: 0.477, 62.190%; tC2Q: 0.144, 18.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.993%; route: 0.495, 46.007%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4_Q_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>1.859</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_4_Q_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.076</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4_Q_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.007</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4_Q_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 19.035%; route: 0.477, 62.190%; tC2Q: 0.144, 18.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.993%; route: 0.495, 46.007%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>1.889</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_CE_DFFCE_CE_2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.061</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>0.992</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[1][A]</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 18.319%; route: 0.507, 63.614%; tC2Q: 0.144, 18.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 54.757%; route: 0.480, 45.243%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>1.933</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.080</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.011</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 17.360%; route: 0.551, 65.517%; tC2Q: 0.144, 17.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.793%; route: 0.499, 46.207%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>CI_DFFCE_D_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>1.937</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.077</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1/CLK</td>
</tr>
<tr>
<td>1.008</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>CI_DFFCE_D_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 17.278%; route: 0.555, 65.680%; tC2Q: 0.144, 17.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.943%; route: 0.496, 46.057%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>1.957</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">CI_DFFCE_D_CE_DFFCE_CE_3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.080</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.011</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.879%; route: 0.575, 66.474%; tC2Q: 0.144, 16.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.768%; route: 0.499, 46.232%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>CI_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>1.957</td>
<td>0.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" font-weight:bold;">CI_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.079</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>CI_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.010</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>CI_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.879%; route: 0.575, 66.474%; tC2Q: 0.144, 16.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.856%; route: 0.498, 46.144%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>1.980</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.061</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>0.992</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C38[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 16.441%; route: 0.598, 67.342%; tC2Q: 0.144, 16.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 54.757%; route: 0.480, 45.243%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>2.033</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.080</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1.011</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 15.515%; route: 0.651, 69.182%; tC2Q: 0.144, 15.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.768%; route: 0.499, 46.232%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>2.035</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>0.998</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 15.483%; route: 0.653, 69.247%; tC2Q: 0.144, 15.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 54.449%; route: 0.486, 45.551%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>CI_DFFCE_D_CE_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][B]</td>
<td style=" background: #97FFFF;">CI_DFFCE_D_CE_LUT3_F/F</td>
</tr>
<tr>
<td>2.043</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.057</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>0.988</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 15.352%; route: 0.661, 69.506%; tC2Q: 0.144, 15.142%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 54.964%; route: 0.476, 45.036%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.345</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>1.549</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>2.223</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_5/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.091</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>1.022</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 18.037%; route: 0.783, 69.231%; tC2Q: 0.144, 12.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.226%; route: 0.511, 46.774%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.345</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>1.549</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>2.334</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.087</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 16.425%; route: 0.894, 71.981%; tC2Q: 0.144, 11.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.422%; route: 0.507, 46.578%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.337</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>LoadB_i_IBUF_I_O_LUT3_F/I2</td>
</tr>
<tr>
<td>1.483</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R3C36[0][A]</td>
<td style=" background: #97FFFF;">LoadB_i_IBUF_I_O_LUT3_F/F</td>
</tr>
<tr>
<td>2.304</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">LoadB_i_IBUF_I_O_DFFCE_CE_5/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.057</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5/CLK</td>
</tr>
<tr>
<td>0.988</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.046%; route: 0.922, 76.073%; tC2Q: 0.144, 11.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 54.964%; route: 0.476, 45.036%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.345</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>1.549</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>2.461</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.087</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6/CLK</td>
</tr>
<tr>
<td>1.018</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT63[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 14.901%; route: 1.021, 74.580%; tC2Q: 0.144, 10.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.422%; route: 0.507, 46.578%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.345</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>1.549</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>2.572</td>
<td>1.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.091</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7/CLK</td>
</tr>
<tr>
<td>1.022</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 13.784%; route: 1.132, 76.486%; tC2Q: 0.144, 9.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.226%; route: 0.511, 46.774%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.345</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>1.549</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>2.577</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.090</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3/CLK</td>
</tr>
<tr>
<td>1.021</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 13.737%; route: 1.137, 76.566%; tC2Q: 0.144, 9.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.288%; route: 0.509, 46.712%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
<tr>
<td>1.236</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C37[1][A]</td>
<td style=" font-weight:bold;">LoadA_i_IBUF_I_O_DFFP_Q/Q</td>
</tr>
<tr>
<td>1.345</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][A]</td>
<td>OutFlag_LUT2_F_I1_LUT2_F/I1</td>
</tr>
<tr>
<td>1.549</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R3C38[0][A]</td>
<td style=" background: #97FFFF;">OutFlag_LUT2_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>2.673</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">OutFlag_LUT2_F_I1_DFFCE_CE_2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT61[A]</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 12.903%; route: 1.233, 77.989%; tC2Q: 0.144, 9.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 53.202%; route: 0.511, 46.798%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.218</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.418</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.674</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q_1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.218</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.418</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.674</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>LoadA_i_IBUF_I_O_DFFP_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.218</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.418</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.674</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.092</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.218</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.418</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.672</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.090</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.218</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.418</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CI_DFFCE_D_CE_DFFCE_CE</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.672</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>CI_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.090</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>CI_DFFCE_D_CE_DFFCE_CE/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.420</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.671</td>
<td>1.080</td>
<td>tNET</td>
<td>FF</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.091</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_5/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.420</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.671</td>
<td>1.080</td>
<td>tNET</td>
<td>FF</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.091</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>OutFlag_LUT2_F_I1_DFFCE_CE_7/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.220</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.420</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.659</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.080</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.221</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.421</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.667</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.088</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>LoadA_i_IBUF_I_O_DFFC_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>499.222</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.422</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>500.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>501.664</td>
<td>1.073</td>
<td>tNET</td>
<td>FF</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_IBUF_I/I</td>
</tr>
<tr>
<td>1000.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clk_IBUF_I/O</td>
</tr>
<tr>
<td>1001.086</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>99</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_6_Q[3]</td>
<td>990.659</td>
<td>1.533</td>
</tr>
<tr>
<td>81</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q[3]</td>
<td>990.758</td>
<td>1.404</td>
</tr>
<tr>
<td>74</td>
<td>CI_DFFCE_D_Q[4]</td>
<td>990.413</td>
<td>1.942</td>
</tr>
<tr>
<td>58</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_Q[0]</td>
<td>990.635</td>
<td>1.388</td>
</tr>
<tr>
<td>55</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_5_Q[4]</td>
<td>990.285</td>
<td>1.459</td>
</tr>
<tr>
<td>54</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_3_Q[2]</td>
<td>990.506</td>
<td>1.994</td>
</tr>
<tr>
<td>47</td>
<td>CI_DFFCE_D_CE_DFFCE_CE_Q[2]</td>
<td>990.818</td>
<td>1.575</td>
</tr>
<tr>
<td>42</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2_Q[1]</td>
<td>990.572</td>
<td>1.716</td>
</tr>
<tr>
<td>40</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_2_Q[0]</td>
<td>990.454</td>
<td>1.297</td>
</tr>
<tr>
<td>37</td>
<td>LoadB_i_IBUF_I_O_DFFCE_CE_3_Q[3]</td>
<td>990.417</td>
<td>1.266</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C39</td>
<td>44.44%</td>
</tr>
<tr>
<td>R6C32</td>
<td>36.11%</td>
</tr>
<tr>
<td>R7C38</td>
<td>36.11%</td>
</tr>
<tr>
<td>R7C39</td>
<td>36.11%</td>
</tr>
<tr>
<td>R7C40</td>
<td>34.72%</td>
</tr>
<tr>
<td>R6C38</td>
<td>33.33%</td>
</tr>
<tr>
<td>R8C37</td>
<td>33.33%</td>
</tr>
<tr>
<td>R7C41</td>
<td>30.56%</td>
</tr>
<tr>
<td>R3C37</td>
<td>29.17%</td>
</tr>
<tr>
<td>R9C32</td>
<td>29.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 1000 -waveform {0 500} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
