$date
	Sat Oct 22 21:51:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#694387
b1110 !
1"
#694390
b1110 &
b1110 %
1$
#694391
0"
#694394
b111 &
b111 %
#694398
b10110 &
b10110 %
#694402
b1011 &
b1011 %
#694406
b100010 &
b100010 %
#694410
b10001 &
b10001 %
#694414
b110100 &
b110100 %
#694418
b11010 &
b11010 %
#694422
b1101 &
b1101 %
#694426
b101000 &
b101000 %
#694430
b10100 &
b10100 %
#694434
b1010 &
b1010 %
#694438
b101 &
b101 %
#694442
b10000 &
b10000 %
#694446
b1000 &
b1000 %
#694450
b100 &
b100 %
#694454
b10 &
b10 %
#694458
b1 &
b1 %
1#
#694462
b0 &
0#
b0 %
0$
#1624067
b10 !
1"
#1624070
b10 &
b10 %
1$
#1624071
0"
#1624074
b1 &
b1 %
1#
#1624078
b0 &
0#
b0 %
0$
#2691599
b111 !
1"
#2691602
b111 &
b111 %
1$
#2691603
0"
#2691606
b10110 &
b10110 %
#2691610
b1011 &
b1011 %
#2691614
b100010 &
b100010 %
#2691618
b10001 &
b10001 %
#2691622
b110100 &
b110100 %
#2691626
b11010 &
b11010 %
#2691630
b1101 &
b1101 %
#2691634
b101000 &
b101000 %
#2691638
b10100 &
b10100 %
#2691642
b1010 &
b1010 %
#2691646
b101 &
b101 %
#2691650
b10000 &
b10000 %
#2691654
b1000 &
b1000 %
#2691658
b100 &
b100 %
#2691662
b10 &
b10 %
#2691666
b1 &
b1 %
1#
#2691670
b0 &
0#
b0 %
0$
#4500012
