{"Source Block": ["hdl/library/ad463x_data_capture/ad463x_data_capture.v@63:73@HdlStmAssign", "always @(posedge clk) begin\n  csn_d <= csn;\nend\n\n// negative edge resets the shift registers\nassign reset = ~csn & csn_d;\n\n// CSN positive edge validates the output data\n// WARNING: there isn't any buffering for data, if the sink module is not\n// ready, the data will be discarded\nassign m_axis_valid = csn & ~csn_d & m_axis_ready;\n"], "Clone Blocks": [["hdl/library/ad463x_data_capture/ad463x_data_capture.v@68:78", "assign reset = ~csn & csn_d;\n\n// CSN positive edge validates the output data\n// WARNING: there isn't any buffering for data, if the sink module is not\n// ready, the data will be discarded\nassign m_axis_valid = csn & ~csn_d & m_axis_ready;\n\ngenvar i, j;\ngenerate\nif (DDR_EN) // Double Data Rate mode\nbegin\n"], ["hdl/library/ad463x_data_capture/ad463x_data_capture.v@54:64", "  output                                    m_axis_valid, // data validation\n  input                                     m_axis_ready  // NOTE: back pressure is ignored\n\n);\n\nreg csn_d;\n\nwire reset;\n\nalways @(posedge clk) begin\n  csn_d <= csn;\n"]], "Diff Content": {"Delete": [[68, "assign reset = ~csn & csn_d;\n"]], "Add": [[68, "  assign reset = ~csn & csn_d;\n"]]}}