Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 15 16:04:21 2025
| Host         : TEMP-MATI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.950        0.000                      0                  129        0.116        0.000                      0                  129        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.950        0.000                      0                  129        0.116        0.000                      0                  129        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 debouncer_inst/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.204ns (29.599%)  route 2.864ns (70.401%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.118    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  debouncer_inst/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  debouncer_inst/delay_reg[10]/Q
                         net (fo=3, routed)           0.866     6.440    debouncer_inst/delay_reg[10]
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.592 f  debouncer_inst/next_state[1]_i_17/O
                         net (fo=1, routed)           0.945     7.537    debouncer_inst/next_state[1]_i_17_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.348     7.885 f  debouncer_inst/next_state[1]_i_7/O
                         net (fo=1, routed)           0.449     8.334    debouncer_inst/next_state[1]_i_7_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.458 f  debouncer_inst/next_state[1]_i_2/O
                         net (fo=2, routed)           0.604     9.062    debouncer_inst/next_state[1]_i_2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.186 r  debouncer_inst/next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.186    debouncer_inst/next_state[1]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.820    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X34Y47         FDRE (Setup_fdre_C_D)        0.077    15.135    debouncer_inst/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 debouncer_inst/delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.204ns (31.871%)  route 2.574ns (68.129%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.566     5.118    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  debouncer_inst/delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  debouncer_inst/delay_reg[10]/Q
                         net (fo=3, routed)           0.866     6.440    debouncer_inst/delay_reg[10]
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.152     6.592 f  debouncer_inst/next_state[1]_i_17/O
                         net (fo=1, routed)           0.945     7.537    debouncer_inst/next_state[1]_i_17_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.348     7.885 f  debouncer_inst/next_state[1]_i_7/O
                         net (fo=1, routed)           0.449     8.334    debouncer_inst/next_state[1]_i_7_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.458 f  debouncer_inst/next_state[1]_i_2/O
                         net (fo=2, routed)           0.314     8.772    debouncer_inst/next_state[1]_i_2_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.896 r  debouncer_inst/next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.896    debouncer_inst/next_state[0]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.820    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X34Y47         FDRE (Setup_fdre_C_D)        0.081    15.139    debouncer_inst/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 debouncer_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.642ns (20.538%)  route 2.484ns (79.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.119    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  debouncer_inst/next_state_reg[1]/Q
                         net (fo=4, routed)           0.863     6.499    debouncer_inst/next_state[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  debouncer_inst/delay[0]_i_1/O
                         net (fo=33, routed)          1.621     8.245    debouncer_inst/clear
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.432    14.803    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[28]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.519    debouncer_inst/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 debouncer_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.642ns (20.538%)  route 2.484ns (79.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.119    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  debouncer_inst/next_state_reg[1]/Q
                         net (fo=4, routed)           0.863     6.499    debouncer_inst/next_state[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  debouncer_inst/delay[0]_i_1/O
                         net (fo=33, routed)          1.621     8.245    debouncer_inst/clear
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.432    14.803    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[29]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.519    debouncer_inst/delay_reg[29]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 debouncer_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.642ns (20.538%)  route 2.484ns (79.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.119    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  debouncer_inst/next_state_reg[1]/Q
                         net (fo=4, routed)           0.863     6.499    debouncer_inst/next_state[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  debouncer_inst/delay[0]_i_1/O
                         net (fo=33, routed)          1.621     8.245    debouncer_inst/clear
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.432    14.803    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[30]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.519    debouncer_inst/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 debouncer_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.642ns (20.538%)  route 2.484ns (79.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.119    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  debouncer_inst/next_state_reg[1]/Q
                         net (fo=4, routed)           0.863     6.499    debouncer_inst/next_state[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  debouncer_inst/delay[0]_i_1/O
                         net (fo=33, routed)          1.621     8.245    debouncer_inst/clear
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.432    14.803    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[31]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X35Y50         FDRE (Setup_fdre_C_R)       -0.429    14.519    debouncer_inst/delay_reg[31]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 debouncer_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.642ns (21.514%)  route 2.342ns (78.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.119    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  debouncer_inst/next_state_reg[1]/Q
                         net (fo=4, routed)           0.863     6.499    debouncer_inst/next_state[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  debouncer_inst/delay[0]_i_1/O
                         net (fo=33, routed)          1.480     8.103    debouncer_inst/clear
    SLICE_X35Y51         FDRE                                         r  debouncer_inst/delay_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.432    14.803    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  debouncer_inst/delay_reg[32]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X35Y51         FDRE (Setup_fdre_C_R)       -0.429    14.519    debouncer_inst/delay_reg[32]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 debouncer_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.642ns (21.135%)  route 2.396ns (78.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.119    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  debouncer_inst/next_state_reg[1]/Q
                         net (fo=4, routed)           0.863     6.499    debouncer_inst/next_state[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  debouncer_inst/delay[0]_i_1/O
                         net (fo=33, routed)          1.533     8.156    debouncer_inst/clear
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.820    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[24]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.629    debouncer_inst/delay_reg[24]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 debouncer_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.642ns (21.135%)  route 2.396ns (78.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.119    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  debouncer_inst/next_state_reg[1]/Q
                         net (fo=4, routed)           0.863     6.499    debouncer_inst/next_state[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  debouncer_inst/delay[0]_i_1/O
                         net (fo=33, routed)          1.533     8.156    debouncer_inst/clear
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.820    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[25]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.629    debouncer_inst/delay_reg[25]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  6.473    

Slack (MET) :             6.473ns  (required time - arrival time)
  Source:                 debouncer_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.642ns (21.135%)  route 2.396ns (78.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.567     5.119    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     5.637 r  debouncer_inst/next_state_reg[1]/Q
                         net (fo=4, routed)           0.863     6.499    debouncer_inst/next_state[1]
    SLICE_X34Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.623 r  debouncer_inst/delay[0]_i_1/O
                         net (fo=33, routed)          1.533     8.156    debouncer_inst/clear
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448    14.820    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[26]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.629    debouncer_inst/delay_reg[26]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  6.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.355ns (73.346%)  route 0.129ns (26.654%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.478    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debouncer_inst/delay_reg[27]/Q
                         net (fo=4, routed)           0.128     1.748    debouncer_inst/delay_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  debouncer_inst/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    debouncer_inst/delay_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  debouncer_inst/delay_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    debouncer_inst/delay_reg[28]_i_1_n_7
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.986    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[28]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    debouncer_inst/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.366ns (73.938%)  route 0.129ns (26.062%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.478    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debouncer_inst/delay_reg[27]/Q
                         net (fo=4, routed)           0.128     1.748    debouncer_inst/delay_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  debouncer_inst/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    debouncer_inst/delay_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  debouncer_inst/delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    debouncer_inst/delay_reg[28]_i_1_n_5
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.986    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[30]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    debouncer_inst/delay_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.391ns (75.191%)  route 0.129ns (24.809%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.478    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debouncer_inst/delay_reg[27]/Q
                         net (fo=4, routed)           0.128     1.748    debouncer_inst/delay_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  debouncer_inst/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    debouncer_inst/delay_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.998 r  debouncer_inst/delay_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.998    debouncer_inst/delay_reg[28]_i_1_n_6
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.986    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[29]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    debouncer_inst/delay_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.391ns (75.191%)  route 0.129ns (24.809%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.478    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debouncer_inst/delay_reg[27]/Q
                         net (fo=4, routed)           0.128     1.748    debouncer_inst/delay_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  debouncer_inst/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    debouncer_inst/delay_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  debouncer_inst/delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.998    debouncer_inst/delay_reg[28]_i_1_n_4
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.986    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  debouncer_inst/delay_reg[31]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    debouncer_inst/delay_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.394ns (75.334%)  route 0.129ns (24.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.478    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  debouncer_inst/delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  debouncer_inst/delay_reg[27]/Q
                         net (fo=4, routed)           0.128     1.748    debouncer_inst/delay_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.908 r  debouncer_inst/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.908    debouncer_inst/delay_reg[24]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.947 r  debouncer_inst/delay_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.947    debouncer_inst/delay_reg[28]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  debouncer_inst/delay_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    debouncer_inst/delay_reg[32]_i_1_n_7
    SLICE_X35Y51         FDRE                                         r  debouncer_inst/delay_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.827     1.986    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X35Y51         FDRE                                         r  debouncer_inst/delay_reg[32]/C
                         clock pessimism             -0.245     1.741    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.105     1.846    debouncer_inst/delay_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.568     1.481    Clock100MHz_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  current_state_reg[0]/Q
                         net (fo=7, routed)           0.121     1.744    debouncer_inst/Q[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  debouncer_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    debouncer_inst_n_0
    SLICE_X14Y43         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.838     1.996    Clock100MHz_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.120     1.614    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.568     1.481    Clock100MHz_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  current_state_reg[0]/Q
                         net (fo=7, routed)           0.125     1.748    debouncer_inst/Q[0]
    SLICE_X14Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.793 r  debouncer_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    debouncer_inst_n_1
    SLICE_X14Y43         FDRE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.838     1.996    Clock100MHz_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  next_state_reg[0]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.121     1.615    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 debouncer_inst/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.565     1.478    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  debouncer_inst/next_state_reg[0]/Q
                         net (fo=4, routed)           0.067     1.709    debouncer_inst/next_state[0]
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.992    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/state_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.053     1.531    debouncer_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.567     1.480    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  spi_master_inst/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.116     1.738    spi_master_inst/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X15Y40         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.837     1.995    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.066     1.546    spi_master_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_start_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.190ns (51.693%)  route 0.178ns (48.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.568     1.481    Clock100MHz_IBUF_BUFG
    SLICE_X15Y43         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  current_state_reg[1]/Q
                         net (fo=7, routed)           0.178     1.800    spi_master_inst/Q[1]
    SLICE_X14Y43         LUT3 (Prop_lut3_I2_O)        0.049     1.849 r  spi_master_inst/spi_start_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.849    spi_master_inst_n_7
    SLICE_X14Y43         FDRE                                         r  spi_start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.838     1.996    Clock100MHz_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  spi_start_pulse_reg/C
                         clock pessimism             -0.502     1.494    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.131     1.625    spi_start_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y43    LDAC_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y43    current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y43    current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y50    led_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y43    next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y43    next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y43    spi_data_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y43    spi_data_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y43    spi_data_out_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    LDAC_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    LDAC_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43    current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43    current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43    current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43    current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y50    led_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y50    led_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43    next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43    next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    LDAC_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y43    LDAC_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43    current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43    current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43    current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43    current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y50    led_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y50    led_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43    next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y43    next_state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LDAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.406ns  (logic 4.062ns (63.414%)  route 2.344ns (36.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.571     5.123    Clock100MHz_IBUF_BUFG
    SLICE_X12Y43         FDRE                                         r  LDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  LDAC_reg/Q
                         net (fo=1, routed)           2.344     7.985    LDAC_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.544    11.529 r  LDAC_OBUF_inst/O
                         net (fo=0)                   0.000    11.529    LDAC
    R18                                                               r  LDAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.371ns  (logic 3.989ns (62.613%)  route 2.382ns (37.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.568     5.120    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           2.382     7.958    SPI_SS_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.533    11.491 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.491    SPI_SS
    P17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_mosi_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.319ns  (logic 3.981ns (63.009%)  route 2.337ns (36.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.569     5.121    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  spi_master_inst/spi_mosi_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  spi_master_inst/spi_mosi_int_reg/Q
                         net (fo=1, routed)           2.337     7.914    SPI_MOSI_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.525    11.439 r  SPI_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    11.439    SPI_MOSI
    N17                                                               r  SPI_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.196ns  (logic 3.987ns (64.361%)  route 2.208ns (35.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.569     5.121    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=4, routed)           2.208     7.785    SPI_SCK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.531    11.316 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.316    SPI_SCK
    P18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.071ns  (logic 3.981ns (65.577%)  route 2.090ns (34.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.558     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  led_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  led_state_reg/Q
                         net (fo=2, routed)           2.090     7.655    LED_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.181 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.181    LED[0]
    H5                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.367ns (71.391%)  route 0.548ns (28.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.563     1.476    Clock100MHz_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  led_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  led_state_reg/Q
                         net (fo=2, routed)           0.548     2.165    LED_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.392 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.392    LED[0]
    H5                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.373ns (68.688%)  route 0.626ns (31.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.479    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=4, routed)           0.626     2.246    SPI_SCK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.479 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.479    SPI_SCK
    P18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_mosi_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.367ns (67.799%)  route 0.649ns (32.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.479    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  spi_master_inst/spi_mosi_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  spi_master_inst/spi_mosi_int_reg/Q
                         net (fo=1, routed)           0.649     2.270    SPI_MOSI_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.226     3.496 r  SPI_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     3.496    SPI_MOSI
    N17                                                               r  SPI_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LDAC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.409ns (68.243%)  route 0.656ns (31.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.568     1.481    Clock100MHz_IBUF_BUFG
    SLICE_X12Y43         FDRE                                         r  LDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  LDAC_reg/Q
                         net (fo=1, routed)           0.656     2.301    LDAC_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.546 r  LDAC_OBUF_inst/O
                         net (fo=0)                   0.000     3.546    LDAC
    R18                                                               r  LDAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.375ns (66.107%)  route 0.705ns (33.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.566     1.479    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           0.705     2.325    SPI_SS_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.234     3.559 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000     3.559    SPI_SS
    P17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.543ns  (logic 2.075ns (24.288%)  route 6.468ns (75.712%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=3, routed)           5.288     6.755    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X34Y47         LUT3 (Prop_lut3_I1_O)        0.153     6.908 r  debouncer_inst/next_state[1]_i_11/O
                         net (fo=1, routed)           0.764     7.673    debouncer_inst/next_state[1]_i_11_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.331     8.004 r  debouncer_inst/next_state[1]_i_4/O
                         net (fo=1, routed)           0.415     8.419    debouncer_inst/next_state[1]_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.543 r  debouncer_inst/next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.543    debouncer_inst/next_state[1]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448     4.820    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.759ns  (logic 1.967ns (25.348%)  route 5.792ns (74.652%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=3, routed)           4.977     6.444    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.152     6.596 r  debouncer_inst/next_state[0]_i_4/O
                         net (fo=1, routed)           0.815     7.411    debouncer_inst/next_state[0]_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.348     7.759 r  debouncer_inst/next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.759    debouncer_inst/next_state[0]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.448     4.820    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.793ns  (logic 0.325ns (11.631%)  route 2.468ns (88.369%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BUTTON_IBUF[0]_inst/O
                         net (fo=3, routed)           2.137     2.372    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.417 r  debouncer_inst/next_state[1]_i_6/O
                         net (fo=1, routed)           0.331     2.748    debouncer_inst/next_state[1]_i_6_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.793 r  debouncer_inst/next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.793    debouncer_inst/next_state[1]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.992    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.821ns  (logic 0.397ns (14.065%)  route 2.424ns (85.935%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BUTTON_IBUF[0]_inst/O
                         net (fo=3, routed)           2.137     2.372    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.044     2.416 r  debouncer_inst/next_state[0]_i_4/O
                         net (fo=1, routed)           0.287     2.703    debouncer_inst/next_state[0]_i_4_n_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.118     2.821 r  debouncer_inst/next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.821    debouncer_inst/next_state[0]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.834     1.992    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  debouncer_inst/next_state_reg[0]/C





