Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/VIVadoFiles/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5ae7e4f23ec74feaaf10b1c246db64ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_addr
Compiling module xil_defaultlib.CCT
Compiling module xil_defaultlib.instruc_mem
Compiling module xil_defaultlib.instruction_splitter
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.imm_data
Compiling module xil_defaultlib.ALU_control
Compiling module xil_defaultlib.ovrflw
Compiling module xil_defaultlib.flagreg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
