C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1   -part LFXP2_5E  -package TN144C  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\synlog\report\Counter_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  Counter  -implementation  impl1  -flow mapping  -multisrs  -oedif  C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.edi   -freq 200.000   -tcl  C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\Counter.fdc  C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\synwork\Counter_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\syntmp\Counter_impl1.plg  -osyn  C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\Counter_impl1.srm  -prjdir  C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\  -prjname  proj_1  -log  C:\Users\reeve\git\UCT-FPGA-Course-2022\Projects\Counter\impl1\synlog\Counter_impl1_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LFXP2_5E -package TN144C -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\Counter_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module Counter -implementation impl1 -flow mapping -multisrs -oedif ..\Counter_impl1.edi -freq 200.000 -tcl ..\..\Counter.fdc ..\synwork\Counter_impl1_prem.srd -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam Counter_impl1.plg -osyn ..\Counter_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\Counter_impl1_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:7
file:..\Counter_impl1.edi|io:o|time:1658148629|size:426667|exec:0|csum:
file:..\..\Counter.fdc|io:i|time:1657723536|size:351|exec:0|csum:00BB1CAB367B6B30DC8ECF2DC0EE810C
file:..\synwork\Counter_impl1_prem.srd|io:i|time:1658148622|size:46730|exec:0|csum:F1B543811C3E95B74EB2268DB7F2EB24
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v|io:i|time:1603959654|size:89401|exec:0|csum:DEA28C1C674D46F9EEC2444777ADDD91
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603959654|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:Counter_impl1.plg|io:o|time:1658148630|size:620|exec:0|csum:
file:..\Counter_impl1.srm|io:o|time:1658148628|size:15130|exec:0|csum:
file:..\synlog\Counter_impl1_fpga_mapper.srr|io:o|time:1658148630|size:23147|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604325208|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
