library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity seven_segment_decoder is
	port(C : in std_logic_vector(2 downto 0);
		O : out std_logic_vector(6 downto 0));
end seven_segment_decoder;

architecture rtl of seven_segment_decoder is
begin

end rtl;