<module name="PER_LA" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L4_LA_COMPONENT_L" acronym="L4_LA_COMPONENT_L" offset="0x0" width="32" description="Contain a component code and revision, which are used to identify the hardware of the component.">
    <bitfield id="CODE" width="16" begin="31" end="16" resetval="See." description="Interconnect code." range="" rwaccess="R"/>
    <bitfield id="REV" width="16" begin="15" end="0" resetval="See." description="Component revision code." range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_COMPONENT_H" acronym="L4_LA_COMPONENT_H" offset="0x4" width="32" description="Contain a component code and revision, which are used to identify the hardware of the component.">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_NETWORK_L" acronym="L4_LA_NETWORK_L" offset="0x10" width="32" description="Identify the interconnect">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Read returns 0" range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_NETWORK_H" acronym="L4_LA_NETWORK_H" offset="0x14" width="32" description="Identify the interconnect">
    <bitfield id="ID" width="32" begin="31" end="0" resetval="0x00000000" description="The ID field uniquely identifies this interconnect." range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_INITIATOR_INFO_L" acronym="L4_LA_INITIATOR_INFO_L" offset="0x18" width="32" description="Contain initiator subsystem information.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PROT_GROUPS" width="4" begin="27" end="24" resetval="see" description="Number of protection group of in the current L4 0x0: No protection group 0x1: 1 protection group 0x2: 2 protection groups .... 0x8: 8 protection groups 0x9 to 0xF: Reserved" range="" rwaccess="R"/>
    <bitfield id="NUMBER_REGIONS" width="8" begin="23" end="16" resetval="see" description="Number of regions in the current L4 0x0: Reserved 0x1: 1 region 0x2: 2 regions .... Max regions +1 to 0xFF: Reserved, maximum regions is listed in" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SEGMENTS" width="4" begin="3" end="0" resetval="see" description="Number of segments in the current L4 0x0: Reserved 0x1: 1 segment 0x2: 2 segments .... 0x8: 8 segments" range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_INITIATOR_INFO_H" acronym="L4_LA_INITIATOR_INFO_H" offset="0x1C" width="32" description="Contain initiator subsystem information.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="THREADS" width="3" begin="18" end="16" resetval="see" description="The THREADS field specifies the number of initiator threads connected to the interconnect. The field contains read-only configuration information for the initiator subsystem." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CONNID_WIDTH" width="3" begin="14" end="12" resetval="see" description="The initiator subsystem ConnID width. The CONNID_WIDTH field contains read-only configuration information for the initiator subsystem." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_DATA_WIDTH_EXP" width="3" begin="10" end="8" resetval="see" description="This field specifies the initiator subsystem data width.The BYTE_DATA_WIDTH_EXP field contains read-only configuration information for the initiator subsystem. 0x1: 16-bit data width is specified 0x2: 32-bit data width is specified" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ADDR_WIDTH" width="6" begin="5" end="0" resetval="see" description="This field specifies the initiator subsystem address width. The ADDR_WIDTH field contains read-only configuration information for the initiator subsystem." range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_NETWORK_CONTROL_L" acronym="L4_LA_NETWORK_CONTROL_L" offset="0x20" width="32" description="Control interconnect minimum timeout values.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="TIMEOUT_BASE" width="3" begin="10" end="8" resetval="0x4" description="The TIMEOUT_BASE field indicates the time-out period (that is, base cycles) for the highest frequency time-base signal sent from the L4 initiator subsystem to all target agents that have time-out enabled. Values for the field are: 0 - Time-out disabled 1 - L4 interconnect clock cycles divided by 64 2 - L4 interconnect clock cycles divided by 256 3 - L4 interconnect clock cycles divided by 1024 4 - L4 interconnect clock cycles divided by 4096" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_NETWORK_CONTROL_H" acronym="L4_LA_NETWORK_CONTROL_H" offset="0x24" width="32" description="Control interconnect global power control">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLOCK_GATE_DISABLE" width="1" begin="24" end="24" resetval="0" description="When set to 1 this field disables all clock gating." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="THREAD0_PRI" width="1" begin="20" end="20" resetval="1" description="Sets thread priority. If the field is set to 0, the default, all initiator threads are treated the same. Setting the THREAD0_PRI field to 1 assigns a higher arbitration priority to thread 0 of the first initiator OCP interface. To avoid starvation, arbitration is imposed by the initiator subsystem. When multiple requests from different initiator threads are dispatched to targets simultaneously, the oldest request is dispatched first. If thread 0 is assigned a higher priority, a request on thread 0 always wins arbitration. Assigning thread 0 of the first initiator OCP the highest priority on a request or response can result in the starvation of other threads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="19" end="9" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EXT_CLOCK" width="1" begin="8" end="8" resetval="1" description="When set to 1, the ext_clk_off_i signal on the initiator subsystem instructs the entire L4 to shut off." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_FLAG_MASK_j_L_0" acronym="L4_LA_FLAG_MASK_j_L_0" offset="0x100" width="32" description="Mask of composite sideband flag(0)">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000 0000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MASK" width="4" begin="3" end="0" resetval="0xF" description="Number of input sideband signals" range="" rwaccess="RW"/>
  </register>
  <register id="L4_LA_FLAG_MASK_j_L_1" acronym="L4_LA_FLAG_MASK_j_L_1" offset="0x120" width="32" description="Mask of composite sideband flag(0)">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000 0000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="MASK" width="4" begin="3" end="0" resetval="0xF" description="Number of input sideband signals" range="" rwaccess="RW"/>
  </register>
  <register id="L4_LA_FLAG_MASK_j_H_0" acronym="L4_LA_FLAG_MASK_j_H_0" offset="0x104" width="32" description="Status of composite sideband flag(0)">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Read returns 0" range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_FLAG_MASK_j_H_1" acronym="L4_LA_FLAG_MASK_j_H_1" offset="0x124" width="32" description="Status of composite sideband flag(0)">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Read returns 0" range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_FLAG_STATUS_j_L_0" acronym="L4_LA_FLAG_STATUS_j_L_0" offset="0x110" width="32" description="Mask of composite sideband flag(1)">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000 0000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="STATUS" width="4" begin="3" end="0" resetval="0x0" description="Status of input sideband signals" range="" rwaccess="RW"/>
  </register>
  <register id="L4_LA_FLAG_STATUS_j_L_1" acronym="L4_LA_FLAG_STATUS_j_L_1" offset="0x130" width="32" description="Mask of composite sideband flag(1)">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000 0000" description="Read returns 0" range="" rwaccess="R"/>
    <bitfield id="STATUS" width="4" begin="3" end="0" resetval="0x0" description="Status of input sideband signals" range="" rwaccess="RW"/>
  </register>
  <register id="L4_LA_FLAG_STATUS_j_H_0" acronym="L4_LA_FLAG_STATUS_j_H_0" offset="0x114" width="32" description="Status of composite sideband flag(1)">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x000 0000 0000 0000" description="Read returns 0" range="" rwaccess="R"/>
  </register>
  <register id="L4_LA_FLAG_STATUS_j_H_1" acronym="L4_LA_FLAG_STATUS_j_H_1" offset="0x134" width="32" description="Status of composite sideband flag(1)">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x000 0000 0000 0000" description="Read returns 0" range="" rwaccess="R"/>
  </register>
</module>
