Analysis & Synthesis report for adc_mic_lcd
Sun Aug 20 15:41:16 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Aug 20 15:41:16 2017           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; adc_mic_lcd                                 ;
; Top-level Entity Name              ; adc_mic_lcd                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; adc_mic_lcd        ; adc_mic_lcd        ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Safe State Machine                                                         ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Aug 20 15:41:04 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/newfilter.v
    Info (12023): Found entity 1: newfilter File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/newfilter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/lfsr.v
    Info (12023): Found entity 1: lfsr File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_rom.v
    Info (12023): Found entity 1: SPI_ROM File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_ram.v
    Info (12023): Found entity 1: SPI_RAM File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v
    Info (12023): Found entity 1: SOUND_TO_MTL2 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_vga.v
    Info (12023): Found entity 1: PLL_VGA File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/pipo.v
    Info (12023): Found entity 1: PIPO File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/peak_delay.v
    Info (12023): Found entity 1: PEAK_DELAY File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/max10_adc.v
    Info (12023): Found entity 1: MAX10_ADC File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2s_assess.v
    Info (12023): Found entity 1: I2S_ASSESS File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/dac16.v
    Info (12023): Found entity 1: DAC16 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_srce.v
    Info (12023): Found entity 1: AUDIO_SRCE File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v
    Info (12023): Found entity 1: AUDIO_SPI_CTL_RD File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_mic_lcd.v
    Info (12023): Found entity 1: adc_mic_lcd File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ram_4096_32bit.v
    Info (12023): Found entity 1: ram_4096_32bit File: C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/adc_seg_led.v
    Info (12023): Found entity 1: ADC_SEG_LED File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/ADC_SEG_LED.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/kp_main.v
    Info (12023): Found entity 1: KP_main File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/KP_main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altclk.v
    Info (12023): Found entity 1: altclk File: C:/Users/ben/Documents/GitHub/KPCDASS2017/altclk.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/multi_clk_div.v
    Info (12023): Found entity 1: multi_clk_div File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/multi_clk_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_buff/synthesis/clock_buff.v
    Info (12023): Found entity 1: clock_buff File: C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/clock_buff.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v
    Info (12023): Found entity 1: clock_buff_altclkctrl_0_sub File: C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: clock_buff_altclkctrl_0 File: C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/synthesis/submodules/clock_buff_altclkctrl_0.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file v/midi_input.v
    Info (12023): Found entity 1: midi_input File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(240): created implicit net for "a_clk" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 240
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(241): created implicit net for "clock_C" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 241
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(245): created implicit net for "KEYMIX0" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 245
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(253): created implicit net for "clock_Db" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 253
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(258): created implicit net for "KEYMIX1" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 258
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(266): created implicit net for "clock_D" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 266
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(271): created implicit net for "KEYMIX2" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 271
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(278): created implicit net for "clock_Eb" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 278
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(291): created implicit net for "clock_E" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 291
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(304): created implicit net for "clock_F" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 304
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(317): created implicit net for "clock_Gb" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 317
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(329): created implicit net for "clock_G" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 329
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(341): created implicit net for "clock_Ab" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 341
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(354): created implicit net for "clock_A" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 354
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(366): created implicit net for "clock_Bb" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 366
Warning (10236): Verilog HDL Implicit Net warning at adc_mic_lcd.v(378): created implicit net for "clock_B" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v Line: 378
Warning (10236): Verilog HDL Implicit Net warning at midi_input.v(86): created implicit net for "MAX10_CLK1_50" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at midi_input.v(88): created implicit net for "RESET_DELAY_n" File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 88
Error (10773): Verilog HDL error at midi_input.v(10): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 10
Error (10161): Verilog HDL error at midi_input.v(96): object "delay_out_0" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 96
Error (10161): Verilog HDL error at midi_input.v(109): object "delay_out_0" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 109
Error (10161): Verilog HDL error at midi_input.v(112): object "delay_out_0" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 112
Error (10161): Verilog HDL error at midi_input.v(125): object "delay_out_1" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 125
Error (10161): Verilog HDL error at midi_input.v(128): object "delay_out_1" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 128
Error (10161): Verilog HDL error at midi_input.v(141): object "delay_out_2" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 141
Error (10161): Verilog HDL error at midi_input.v(144): object "delay_out_2" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 144
Error (10161): Verilog HDL error at midi_input.v(156): object "delay_out_3" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 156
Error (10161): Verilog HDL error at midi_input.v(159): object "delay_out_3" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 159
Error (10161): Verilog HDL error at midi_input.v(172): object "delay_out_4" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 172
Error (10161): Verilog HDL error at midi_input.v(175): object "delay_out_4" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 175
Error (10161): Verilog HDL error at midi_input.v(187): object "delay_out_5" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 187
Error (10161): Verilog HDL error at midi_input.v(190): object "delay_out_5" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 190
Error (10161): Verilog HDL error at midi_input.v(202): object "delay_out_6" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 202
Error (10161): Verilog HDL error at midi_input.v(205): object "delay_out_6" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 205
Error (10161): Verilog HDL error at midi_input.v(218): object "delay_out_7" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 218
Error (10161): Verilog HDL error at midi_input.v(221): object "delay_out_7" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 221
Error (10161): Verilog HDL error at midi_input.v(231): object "delay_out_8" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/midi_input.v Line: 231
Info (144001): Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 18 warnings
    Error: Peak virtual memory: 601 megabytes
    Error: Processing ended: Sun Aug 20 15:41:16 2017
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg.


