0.7
2020.2
May 22 2024
19:03:11
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/big_bram/sim/big_bram.v,1740173751,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_16/sim/blk_mem_gen_16.v,,big_bram,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1740370574,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_16/sim/blk_mem_gen_16.v,,blk_mem_gen_0,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1739836319,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,blk_mem_gen_1,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_10/sim/blk_mem_gen_10.v,1739841735,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_9/sim/blk_mem_gen_9.v,,blk_mem_gen_10,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_11/sim/blk_mem_gen_11.v,1739840062,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_10/sim/blk_mem_gen_10.v,,blk_mem_gen_11,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_12/sim/blk_mem_gen_12.v,1739840122,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_11/sim/blk_mem_gen_11.v,,blk_mem_gen_12,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_13/sim/blk_mem_gen_13.v,1739840154,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_12/sim/blk_mem_gen_12.v,,blk_mem_gen_13,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_14/sim/blk_mem_gen_14.v,1739840263,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_13/sim/blk_mem_gen_13.v,,blk_mem_gen_14,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_15/sim/blk_mem_gen_15.v,1739840302,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_14/sim/blk_mem_gen_14.v,,blk_mem_gen_15,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_16/sim/blk_mem_gen_16.v,1739840366,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_15/sim/blk_mem_gen_15.v,,blk_mem_gen_16,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,1739839433,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,blk_mem_gen_2,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v,1739839498,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v,,blk_mem_gen_3,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v,1739839564,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_3/sim/blk_mem_gen_3.v,,blk_mem_gen_4,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v,1739839596,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_4/sim/blk_mem_gen_4.v,,blk_mem_gen_5,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_6/sim/blk_mem_gen_6.v,1739839636,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_5/sim/blk_mem_gen_5.v,,blk_mem_gen_6,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v,1739839742,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_6/sim/blk_mem_gen_6.v,,blk_mem_gen_7,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_8/sim/blk_mem_gen_8.v,1739839854,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v,,blk_mem_gen_8,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_9/sim/blk_mem_gen_9.v,1739839920,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_8/sim/blk_mem_gen_8.v,,blk_mem_gen_9,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1740368492,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/adder5bit16way.v,,clk_wiz_0,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1740368492,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1739772355,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,fifo_generator_0,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/serial_testbench.v,1740263287,verilog,,,,serial_testbench,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v,1740284266,verilog,,,,testbench_top_level,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/adder32b16way.v,1740214792,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/avger.v,,adder32b16way,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/adder5bit16way.v,1740372148,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/cic.v,,adder5bit16way,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/avger.v,1740282357,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/big_ram.v,,avger,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/big_ram.v,1740284392,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/cic_32b.v,,big_ram,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/cic.v,1740372889,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/cic_array.v,,cic,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/cic_32b.v,1740274909,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ddr_to_sdr.v,,cic_32b,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/cic_array.v,1740382082,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/core.v,,cic_array,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/core.v,1740382192,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ddr_to_sdr.v,,core,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ddr_to_sdr.v,1737344099,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/differentiator.v,,ddr_to_sdr,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/differentiator.v,1739847298,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/i2s_bus.v,,differentiator,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/exponential_avg.v,1740249803,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/i2s_bus.v,,exponential_avg,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/frame_buffer.v,1740295675,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/i2s_bus.v,,frame_buffer,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/i2s_bus.v,1739904659,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/integrator.v,,i2s_bus,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/integrator.v,1737519703,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/multi_ddr_to_sdr.v,,integrator,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/integrator32b.v,1740186761,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/managed_stream_ram.v,,integrator32b,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/managed_stream_ram.v,1740212687,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/multi_ddr_to_sdr.v,,managed_stream_ram,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/multi_ddr_to_sdr.v,1737518991,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/mux_shift.v,,multi_ddr_to_sdr,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/mux_shift.v,1737519957,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ram.v,,mux_shift,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/ram.v,1740381261,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/rom.v,,ram,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/rom.v,1739841545,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v,,rom,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v,1740380679,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/state_machine.v,,simple_io,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/state_machine.v,1740383625,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v,,state_machine,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/top.v,1740263530,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/uart_tx.v,,top,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/uart_tx.v,1740269625,verilog,,C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/testbench_top_level.v,,uart_tx,,,../../../../First_Project.ip_user_files/ipstatic,,,,,
