
## October, 14th 2020
  - Added lab manual [Session1_1_DP_loopback_design_v1.pdf](https://github.com/perezfra/VIP_webinars_Intel_FPGA/blob/main/Session1_20201014/Session1_1_DP_loopback_design_v1.pdf) to /Session1_20201014/ folder 
  - Added lab manual [Session1_2_Adding_VIP_Cores_v1.pdf](https://github.com/perezfra/VIP_webinars_Intel_FPGA/blob/main/Session1_20201014/Session1_2_Adding_VIP_Cores_v1.pdf) to /Session1_20201014/ folder 
  - Added project files [1_2_Adding_VIP_cores.tar.gz](https://github.com/perezfra/VIP_webinars_Intel_FPGA/blob/main/Session1_20201014/1_2_Adding_VIP_cores.tar.gz) to /Session1_20201014/ folder 

## October, 21st 2020
  - Added lab manual [Session1_3_Complete_VIP_pipeline_v1.pdf](https://github.com/perezfra/VIP_webinars_Intel_FPGA/blob/main/Session1_20201014/Session1_2_Adding_VIP_Cores_v1.pdf) to /Session1_20201014/ folder 
  - Added project files [1_2_Adding_VIP_cores.tar.gz](https://github.com/perezfra/VIP_webinars_Intel_FPGA/blob/main/Session1_20201014/1_2_Adding_VIP_cores.tar.gz) to /Session1_20201014/ folder 
