# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6723 \
    name current_indices_63_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_63_out \
    op interface \
    ports { current_indices_63_out { O 32 vector } current_indices_63_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6724 \
    name current_indices_62_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_62_out \
    op interface \
    ports { current_indices_62_out { O 32 vector } current_indices_62_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6725 \
    name current_indices_61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_61_out \
    op interface \
    ports { current_indices_61_out { O 32 vector } current_indices_61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6726 \
    name current_indices_60_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_60_out \
    op interface \
    ports { current_indices_60_out { O 32 vector } current_indices_60_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6727 \
    name current_indices_59_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_59_out \
    op interface \
    ports { current_indices_59_out { O 32 vector } current_indices_59_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6728 \
    name current_indices_58_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_58_out \
    op interface \
    ports { current_indices_58_out { O 32 vector } current_indices_58_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6729 \
    name current_indices_57_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_57_out \
    op interface \
    ports { current_indices_57_out { O 32 vector } current_indices_57_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6730 \
    name current_indices_56_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_56_out \
    op interface \
    ports { current_indices_56_out { O 32 vector } current_indices_56_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6731 \
    name current_indices_55_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_55_out \
    op interface \
    ports { current_indices_55_out { O 32 vector } current_indices_55_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6732 \
    name current_indices_54_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_54_out \
    op interface \
    ports { current_indices_54_out { O 32 vector } current_indices_54_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6733 \
    name current_indices_53_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_53_out \
    op interface \
    ports { current_indices_53_out { O 32 vector } current_indices_53_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6734 \
    name current_indices_52_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_52_out \
    op interface \
    ports { current_indices_52_out { O 32 vector } current_indices_52_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6735 \
    name current_indices_51_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_51_out \
    op interface \
    ports { current_indices_51_out { O 32 vector } current_indices_51_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6736 \
    name current_indices_50_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_50_out \
    op interface \
    ports { current_indices_50_out { O 32 vector } current_indices_50_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6737 \
    name current_indices_49_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_49_out \
    op interface \
    ports { current_indices_49_out { O 32 vector } current_indices_49_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6738 \
    name current_indices_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_48_out \
    op interface \
    ports { current_indices_48_out { O 32 vector } current_indices_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6739 \
    name current_indices_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_47_out \
    op interface \
    ports { current_indices_47_out { O 32 vector } current_indices_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6740 \
    name current_indices_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_46_out \
    op interface \
    ports { current_indices_46_out { O 32 vector } current_indices_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6741 \
    name current_indices_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_45_out \
    op interface \
    ports { current_indices_45_out { O 32 vector } current_indices_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6742 \
    name current_indices_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_44_out \
    op interface \
    ports { current_indices_44_out { O 32 vector } current_indices_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6743 \
    name current_indices_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_43_out \
    op interface \
    ports { current_indices_43_out { O 32 vector } current_indices_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6744 \
    name current_indices_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_42_out \
    op interface \
    ports { current_indices_42_out { O 32 vector } current_indices_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6745 \
    name current_indices_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_41_out \
    op interface \
    ports { current_indices_41_out { O 32 vector } current_indices_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6746 \
    name current_indices_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_40_out \
    op interface \
    ports { current_indices_40_out { O 32 vector } current_indices_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6747 \
    name current_indices_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_39_out \
    op interface \
    ports { current_indices_39_out { O 32 vector } current_indices_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6748 \
    name current_indices_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_38_out \
    op interface \
    ports { current_indices_38_out { O 32 vector } current_indices_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6749 \
    name current_indices_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_37_out \
    op interface \
    ports { current_indices_37_out { O 32 vector } current_indices_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6750 \
    name current_indices_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_36_out \
    op interface \
    ports { current_indices_36_out { O 32 vector } current_indices_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6751 \
    name current_indices_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_35_out \
    op interface \
    ports { current_indices_35_out { O 32 vector } current_indices_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6752 \
    name current_indices_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_34_out \
    op interface \
    ports { current_indices_34_out { O 32 vector } current_indices_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6753 \
    name current_indices_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_33_out \
    op interface \
    ports { current_indices_33_out { O 32 vector } current_indices_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6754 \
    name current_indices_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_32_out \
    op interface \
    ports { current_indices_32_out { O 32 vector } current_indices_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6755 \
    name current_indices_31_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_31_out \
    op interface \
    ports { current_indices_31_out { O 32 vector } current_indices_31_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6756 \
    name current_indices_30_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_30_out \
    op interface \
    ports { current_indices_30_out { O 32 vector } current_indices_30_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6757 \
    name current_indices_29_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_29_out \
    op interface \
    ports { current_indices_29_out { O 32 vector } current_indices_29_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6758 \
    name current_indices_28_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_28_out \
    op interface \
    ports { current_indices_28_out { O 32 vector } current_indices_28_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6759 \
    name current_indices_27_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_27_out \
    op interface \
    ports { current_indices_27_out { O 32 vector } current_indices_27_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6760 \
    name current_indices_26_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_26_out \
    op interface \
    ports { current_indices_26_out { O 32 vector } current_indices_26_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6761 \
    name current_indices_25_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_25_out \
    op interface \
    ports { current_indices_25_out { O 32 vector } current_indices_25_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6762 \
    name current_indices_24_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_24_out \
    op interface \
    ports { current_indices_24_out { O 32 vector } current_indices_24_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6763 \
    name current_indices_23_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_23_out \
    op interface \
    ports { current_indices_23_out { O 32 vector } current_indices_23_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6764 \
    name current_indices_22_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_22_out \
    op interface \
    ports { current_indices_22_out { O 32 vector } current_indices_22_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6765 \
    name current_indices_21_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_21_out \
    op interface \
    ports { current_indices_21_out { O 32 vector } current_indices_21_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6766 \
    name current_indices_20_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_20_out \
    op interface \
    ports { current_indices_20_out { O 32 vector } current_indices_20_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6767 \
    name current_indices_19_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_19_out \
    op interface \
    ports { current_indices_19_out { O 32 vector } current_indices_19_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6768 \
    name current_indices_18_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_18_out \
    op interface \
    ports { current_indices_18_out { O 32 vector } current_indices_18_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6769 \
    name current_indices_17_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_17_out \
    op interface \
    ports { current_indices_17_out { O 32 vector } current_indices_17_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6770 \
    name current_indices_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_16_out \
    op interface \
    ports { current_indices_16_out { O 32 vector } current_indices_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6771 \
    name current_indices_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_15_out \
    op interface \
    ports { current_indices_15_out { O 32 vector } current_indices_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6772 \
    name current_indices_14_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_14_out \
    op interface \
    ports { current_indices_14_out { O 32 vector } current_indices_14_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6773 \
    name current_indices_13_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_13_out \
    op interface \
    ports { current_indices_13_out { O 32 vector } current_indices_13_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6774 \
    name current_indices_12_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_12_out \
    op interface \
    ports { current_indices_12_out { O 32 vector } current_indices_12_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6775 \
    name current_indices_11_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_11_out \
    op interface \
    ports { current_indices_11_out { O 32 vector } current_indices_11_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6776 \
    name current_indices_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_10_out \
    op interface \
    ports { current_indices_10_out { O 32 vector } current_indices_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6777 \
    name current_indices_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_9_out \
    op interface \
    ports { current_indices_9_out { O 32 vector } current_indices_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6778 \
    name current_indices_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_8_out \
    op interface \
    ports { current_indices_8_out { O 32 vector } current_indices_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6779 \
    name current_indices_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_7_out \
    op interface \
    ports { current_indices_7_out { O 32 vector } current_indices_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6780 \
    name current_indices_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_6_out \
    op interface \
    ports { current_indices_6_out { O 32 vector } current_indices_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6781 \
    name current_indices_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_5_out \
    op interface \
    ports { current_indices_5_out { O 32 vector } current_indices_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6782 \
    name current_indices_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_4_out \
    op interface \
    ports { current_indices_4_out { O 32 vector } current_indices_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6783 \
    name current_indices_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_3_out \
    op interface \
    ports { current_indices_3_out { O 32 vector } current_indices_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6784 \
    name current_indices_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_2_out \
    op interface \
    ports { current_indices_2_out { O 32 vector } current_indices_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6785 \
    name current_indices_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_1_out \
    op interface \
    ports { current_indices_1_out { O 32 vector } current_indices_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6786 \
    name current_indices_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_current_indices_out \
    op interface \
    ports { current_indices_out { O 32 vector } current_indices_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName multi_radix_oct_loser_64_flow_control_loop_pipe_sequential_init_U
set CompName multi_radix_oct_loser_64_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix multi_radix_oct_loser_64_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


