From a54bd1c8b0f2f1ec036e2ece8cb1fd7f0aad70f0 Mon Sep 17 00:00:00 2001
From: Chandrakala Chavva <cchavva@caviumnetworks.com>
Date: Thu, 24 Jul 2014 18:05:50 -0700
Subject: [PATCH 916/974] MIPS: OCTEON: Sync-up SE files

Synced up SE files from sdk.ddr4_rdimm branch (r122250).

Signed-off-by: Chandrakala Chavva <cchavva@caviumnetworks.com>
[Original patch taken from Cavium SDK 3.1.2-568]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 arch/mips/cavium-octeon/executive/cvmx-bootmem.c   |  2 +-
 .../mips/cavium-octeon/executive/cvmx-helper-bgx.c |  5 ++---
 .../mips/cavium-octeon/executive/cvmx-helper-cfg.c | 22 ++++++++++++----------
 .../mips/cavium-octeon/executive/cvmx-helper-ilk.c |  2 +-
 .../cavium-octeon/executive/cvmx-helper-loop.c     |  2 +-
 .../mips/cavium-octeon/executive/cvmx-helper-npi.c |  2 +-
 .../mips/cavium-octeon/executive/cvmx-helper-pko.c |  2 +-
 .../cavium-octeon/executive/cvmx-helper-sgmii.c    |  5 ++---
 arch/mips/cavium-octeon/executive/cvmx-l2c.c       |  2 +-
 arch/mips/cavium-octeon/executive/cvmx-pcie.c      |  2 +-
 arch/mips/cavium-octeon/executive/cvmx-qlm.c       |  2 +-
 arch/mips/cavium-octeon/executive/octeon-model.c   |  2 +-
 arch/mips/include/asm/octeon/cvmx-app-init.h       |  4 +---
 arch/mips/include/asm/octeon/cvmx-cmd-queue.h      |  2 +-
 arch/mips/include/asm/octeon/cvmx-coremask.h       |  2 +-
 arch/mips/include/asm/octeon/cvmx-dma-engine.h     |  2 +-
 arch/mips/include/asm/octeon/cvmx-fpa.h            |  2 +-
 arch/mips/include/asm/octeon/cvmx-fpa1.h           |  2 +-
 arch/mips/include/asm/octeon/cvmx-fpa3.h           |  2 +-
 arch/mips/include/asm/octeon/cvmx-helper-board.h   |  2 +-
 arch/mips/include/asm/octeon/cvmx-helper-loop.h    |  2 +-
 arch/mips/include/asm/octeon/cvmx-helper.h         |  2 +-
 arch/mips/include/asm/octeon/cvmx-ipd.h            |  2 +-
 arch/mips/include/asm/octeon/cvmx-l2c.h            |  2 +-
 arch/mips/include/asm/octeon/cvmx-pcie.h           |  2 +-
 arch/mips/include/asm/octeon/cvmx-pip.h            |  2 +-
 arch/mips/include/asm/octeon/cvmx-qlm.h            |  2 +-
 arch/mips/include/asm/octeon/cvmx-spinlock.h       |  2 +-
 arch/mips/include/asm/octeon/octeon-model.h        |  2 +-
 29 files changed, 42 insertions(+), 44 deletions(-)

diff --git a/arch/mips/cavium-octeon/executive/cvmx-bootmem.c b/arch/mips/cavium-octeon/executive/cvmx-bootmem.c
index 7ad99a0..6a83f2d 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-bootmem.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-bootmem.c
@@ -43,7 +43,7 @@
  * Simple allocate only memory allocator.  Used to allocate memory at
  * application start time.
  *
- * <hr>$Revision: 112705 $<hr>
+ * <hr>$Revision: 112708 $<hr>
  *
  */
 
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-bgx.c b/arch/mips/cavium-octeon/executive/cvmx-helper-bgx.c
index 6546f2b..5d7d6ca 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-bgx.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-helper-bgx.c
@@ -874,8 +874,7 @@ cvmx_helper_link_info_t __cvmx_helper_bgx_sgmii_link_get(int xipd_port)
 	}
 
 	gmp_misc_ctl.u64 = cvmx_read_csr_node(node, CVMX_BGXX_GMP_PCS_MISCX_CTL(index, xi.interface));
-	if (gmp_misc_ctl.s.mac_phy ||
-	    cvmx_helper_get_port_force_link_up(xiface, index)) {
+	if (gmp_misc_ctl.s.mac_phy) {
 		int qlm = cvmx_qlm_lmac(xiface, index);
 		int speed;
 		if (OCTEON_IS_MODEL(OCTEON_CN78XX))
@@ -1483,7 +1482,7 @@ static int __cvmx_helper_bgx_xaui_link_init(int index, int xiface)
 				lane = -1;
 				__cvmx_qlm_rx_equalization(node, qlm, lane);
 				/* If BGX2 uses both dlms, then configure other dlm also. */
-				if (mux == 0 && qlm == 6)
+				if (mux == 0 && qlm == 5)
 					__cvmx_qlm_rx_equalization(node, 6, lane);
 			} else if (cmr_config.s.lmac_type == 2) { // RXAUI
 				lane = index * 2;
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-cfg.c b/arch/mips/cavium-octeon/executive/cvmx-helper-cfg.c
index 3e13adb..6b5cd10 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-cfg.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-helper-cfg.c
@@ -918,16 +918,18 @@ int __cvmx_helper_init_port_valid(void)
 			rc = __cvmx_helper_parse_bgx_rgmii_dt(fdt_addr);
 
 		/* Some ports are not in sequence, the device tree does not clear them */
-		for (i = 0; i < CVMX_HELPER_MAX_GMX; i++) {
-			int j;
-			for (j = 0; j < cvmx_helper_interface_enumerate(i); j++) {
-				cvmx_bgxx_cmrx_config_t cmr_config;
-				cmr_config.u64 = cvmx_read_csr(CVMX_BGXX_CMRX_CONFIG(j, i));
-				if (cmr_config.s.lane_to_sds == 0xe4
-				    && cmr_config.s.lmac_type != 4
-				    && cmr_config.s.lmac_type != 1
-				    && cmr_config.s.lmac_type != 5)
-					cvmx_helper_set_port_valid(i, j, false);
+		if (OCTEON_IS_MODEL(OCTEON_CN73XX)) {
+			for (i = 0; i < CVMX_HELPER_MAX_GMX; i++) {
+				int j;
+				for (j = 0; j < cvmx_helper_interface_enumerate(i); j++) {
+					cvmx_bgxx_cmrx_config_t cmr_config;
+					cmr_config.u64 = cvmx_read_csr(CVMX_BGXX_CMRX_CONFIG(j, i));
+					if (cmr_config.s.lane_to_sds == 0xe4
+				    	&& cmr_config.s.lmac_type != 4
+				    	&& cmr_config.s.lmac_type != 1
+				    	&& cmr_config.s.lmac_type != 5)
+						cvmx_helper_set_port_valid(i, j, false);
+				}
 			}
 		}
 		return rc;
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-ilk.c b/arch/mips/cavium-octeon/executive/cvmx-helper-ilk.c
index 63e1af0..fcba07d 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-ilk.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-helper-ilk.c
@@ -821,7 +821,7 @@ retry:
 	result.s.link_up = 1;
 	result.s.full_duplex = 1;
  	if (OCTEON_IS_MODEL(OCTEON_CN78XX)) {
-		int qlm = cvmx_qlm_interface(xiface);
+		int qlm = cvmx_qlm_lmac(xiface, 0);
 		result.s.speed = cvmx_qlm_get_gbaud_mhz(qlm) * 64 / 67;
 	} else
 		result.s.speed = cvmx_qlm_get_gbaud_mhz(1 + interface) * 64 / 67;
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-loop.c b/arch/mips/cavium-octeon/executive/cvmx-helper-loop.c
index c5eb1de..664432d 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-loop.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-helper-loop.c
@@ -43,7 +43,7 @@
  * Functions for LOOP initialization, configuration,
  * and monitoring.
  *
- * <hr>$Revision: 115656 $<hr>
+ * <hr>$Revision: 115885 $<hr>
  */
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
 #include <asm/octeon/cvmx.h>
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-npi.c b/arch/mips/cavium-octeon/executive/cvmx-helper-npi.c
index 4559307..afc9c0f 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-npi.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-helper-npi.c
@@ -43,7 +43,7 @@
  * Functions for NPI initialization, configuration,
  * and monitoring.
  *
- * <hr>$Revision: 120569 $<hr>
+ * <hr>$Revision: 121089 $<hr>
  */
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
 #include <asm/octeon/cvmx.h>
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-pko.c b/arch/mips/cavium-octeon/executive/cvmx-helper-pko.c
index e398cf7..a206296 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-pko.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-helper-pko.c
@@ -42,7 +42,7 @@
  *
  * Helper Functions for the PKO
  *
- * $Id: cvmx-helper-pko.c 115744 2015-04-04 04:36:36Z awilliams $
+ * $Id: cvmx-helper-pko.c 115885 2015-04-07 17:42:09Z fhooker $
  */
 
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-sgmii.c b/arch/mips/cavium-octeon/executive/cvmx-helper-sgmii.c
index 0880e32..030c14c 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-sgmii.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-helper-sgmii.c
@@ -43,7 +43,7 @@
  * Functions for SGMII initialization, configuration,
  * and monitoring.
  *
- * <hr>$Revision: 122069 $<hr>
+ * <hr>$Revision: 107438 $<hr>
  */
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
 #include <asm/octeon/cvmx.h>
@@ -682,8 +682,7 @@ cvmx_helper_link_info_t __cvmx_helper_sgmii_link_get(int ipd_port)
 
 	pcsx_miscx_ctl_reg.u64 =
 		cvmx_read_csr(CVMX_PCSX_MISCX_CTL_REG(index, interface));
-	if (pcsx_miscx_ctl_reg.s.mac_phy ||
-	    cvmx_helper_get_port_force_link_up(interface, index)) {
+	if (pcsx_miscx_ctl_reg.s.mac_phy) {
 		/* PHY Mode */
 		/* Note that this also works for 1000base-X mode */
 
diff --git a/arch/mips/cavium-octeon/executive/cvmx-l2c.c b/arch/mips/cavium-octeon/executive/cvmx-l2c.c
index 006e63b..8486cf4 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-l2c.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-l2c.c
@@ -43,7 +43,7 @@
  * Implementation of the Level 2 Cache (L2C) control,
  * measurement, and debugging facilities.
  *
- * <hr>$Revision: 115982 $<hr>
+ * <hr>$Revision: 118038 $<hr>
  *
  */
 
diff --git a/arch/mips/cavium-octeon/executive/cvmx-pcie.c b/arch/mips/cavium-octeon/executive/cvmx-pcie.c
index afe10e5..dc6f44d 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-pcie.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-pcie.c
@@ -42,7 +42,7 @@
  *
  * Interface to PCIe as a host(RC) or target(EP)
  *
- * <hr>$Revision: 122155 $<hr>
+ * <hr>$Revision: 122165 $<hr>
  */
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
 #include <asm/octeon/cvmx.h>
diff --git a/arch/mips/cavium-octeon/executive/cvmx-qlm.c b/arch/mips/cavium-octeon/executive/cvmx-qlm.c
index 5baa497..009ff33 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-qlm.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-qlm.c
@@ -42,7 +42,7 @@
  *
  * Helper utilities for qlm.
  *
- * <hr>$Revision: 122130 $<hr>
+ * <hr>$Revision: 122165 $<hr>
  */
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
 #include <asm/octeon/cvmx.h>
diff --git a/arch/mips/cavium-octeon/executive/octeon-model.c b/arch/mips/cavium-octeon/executive/octeon-model.c
index 74de6c5..95c0757 100644
--- a/arch/mips/cavium-octeon/executive/octeon-model.c
+++ b/arch/mips/cavium-octeon/executive/octeon-model.c
@@ -43,7 +43,7 @@
  * File defining functions for working with different Octeon
  * models.
  *
- * <hr>$Revision: 122055 $<hr>
+ * <hr>$Revision: 122165 $<hr>
  */
 #ifdef CVMX_BUILD_FOR_LINUX_KERNEL
 #include <asm/octeon/octeon.h>
diff --git a/arch/mips/include/asm/octeon/cvmx-app-init.h b/arch/mips/include/asm/octeon/cvmx-app-init.h
index a0afda2..b16d2f9 100644
--- a/arch/mips/include/asm/octeon/cvmx-app-init.h
+++ b/arch/mips/include/asm/octeon/cvmx-app-init.h
@@ -41,7 +41,7 @@
  * @file
  * Header file for simple executive application initialization.  This defines
  * part of the ABI between the bootloader and the application.
- * <hr>$Revision: 122068 $<hr>
+ * <hr>$Revision: 121150 $<hr>
  *
  */
 
@@ -293,7 +293,6 @@ enum cvmx_board_types_enum {
 	CVMX_BOARD_TYPE_NIAGARA830 = 75,
 	CVMX_BOARD_TYPE_EBB7304 = 76,
 	CVMX_BOARD_TYPE_NIC73 = 77,	/* Liquid I/O */
-	CVMX_BOARD_TYPE_NIAGARA830_IM13166 = 78,
 	CVMX_BOARD_TYPE_MAX,
 	/* NOTE:  256-257 are being used by a customer. */
 
@@ -439,7 +438,6 @@ static inline const char *cvmx_board_type_to_string(enum cvmx_board_types_enum t
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_NIAGARA830)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_EBB7304)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_NIC73)
-		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_NIAGARA830_IM13166)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_MAX)
 
 		/* Customer boards listed here */
diff --git a/arch/mips/include/asm/octeon/cvmx-cmd-queue.h b/arch/mips/include/asm/octeon/cvmx-cmd-queue.h
index 8809e2e..2d9cb4d 100644
--- a/arch/mips/include/asm/octeon/cvmx-cmd-queue.h
+++ b/arch/mips/include/asm/octeon/cvmx-cmd-queue.h
@@ -82,7 +82,7 @@
  * internal cycle counter to completely eliminate any causes of
  * bus traffic.
  *
- * <hr> $Revision: 114431 $ <hr>
+ * <hr> $Revision: 115642 $ <hr>
  */
 
 #ifndef __CVMX_CMD_QUEUE_H__
diff --git a/arch/mips/include/asm/octeon/cvmx-coremask.h b/arch/mips/include/asm/octeon/cvmx-coremask.h
index fa47ee4..574d9fc 100644
--- a/arch/mips/include/asm/octeon/cvmx-coremask.h
+++ b/arch/mips/include/asm/octeon/cvmx-coremask.h
@@ -60,7 +60,7 @@
  * provide future compatibility if more cores are added to future processors
  * or more nodes are supported.
  *
- * <hr>$Revision: 114431 $<hr>
+ * <hr>$Revision: 115642 $<hr>
  *
  */
 
diff --git a/arch/mips/include/asm/octeon/cvmx-dma-engine.h b/arch/mips/include/asm/octeon/cvmx-dma-engine.h
index 794e6d2..10fe7cc 100644
--- a/arch/mips/include/asm/octeon/cvmx-dma-engine.h
+++ b/arch/mips/include/asm/octeon/cvmx-dma-engine.h
@@ -43,7 +43,7 @@
  * Interface to the PCI / PCIe DMA engines. These are only avialable
  * on chips with PCI / PCIe.
  *
- * <hr>$Revision: 121436 $<hr>
+ * <hr>$Revision: 121532 $<hr>
  */
 
 #ifndef __CVMX_DMA_ENGINES_H__
diff --git a/arch/mips/include/asm/octeon/cvmx-fpa.h b/arch/mips/include/asm/octeon/cvmx-fpa.h
index e892dcc..773df6b 100644
--- a/arch/mips/include/asm/octeon/cvmx-fpa.h
+++ b/arch/mips/include/asm/octeon/cvmx-fpa.h
@@ -42,7 +42,7 @@
  *
  * Interface to the hardware Free Pool Allocator.
  *
- * <hr>$Revision: 120123 $<hr>
+ * <hr>$Revision: 120141 $<hr>
  *
  */
 
diff --git a/arch/mips/include/asm/octeon/cvmx-fpa1.h b/arch/mips/include/asm/octeon/cvmx-fpa1.h
index b8c6b6e..93268d0 100644
--- a/arch/mips/include/asm/octeon/cvmx-fpa1.h
+++ b/arch/mips/include/asm/octeon/cvmx-fpa1.h
@@ -43,7 +43,7 @@
  * Interface to the hardware Free Pool Allocator on Octeon chips.
  * These are the legacy models, i.e. prior to CN78XX/CN76XX.
  *
- * <hr>$Revision: 120123 $<hr>
+ * <hr>$Revision: 120141 $<hr>
  *
  */
 
diff --git a/arch/mips/include/asm/octeon/cvmx-fpa3.h b/arch/mips/include/asm/octeon/cvmx-fpa3.h
index adcd43e..fbc25f6 100644
--- a/arch/mips/include/asm/octeon/cvmx-fpa3.h
+++ b/arch/mips/include/asm/octeon/cvmx-fpa3.h
@@ -42,7 +42,7 @@
  *
  * Interface to the CN78XX Free Pool Allocator, a.k.a. FPA3
  *
- * <hr>$Revision: 121389 $<hr>
+ * <hr>$Revision: 121532 $<hr>
  *
  */
 
diff --git a/arch/mips/include/asm/octeon/cvmx-helper-board.h b/arch/mips/include/asm/octeon/cvmx-helper-board.h
index 9aa4b92..c9c71f6 100644
--- a/arch/mips/include/asm/octeon/cvmx-helper-board.h
+++ b/arch/mips/include/asm/octeon/cvmx-helper-board.h
@@ -43,7 +43,7 @@
  * Helper functions to abstract board specific data about
  * network ports from the rest of the cvmx-helper files.
  *
- * <hr>$Revision: 121712 $<hr>
+ * <hr>$Revision: 121857 $<hr>
  */
 #ifndef __CVMX_HELPER_BOARD_H__
 #define __CVMX_HELPER_BOARD_H__
diff --git a/arch/mips/include/asm/octeon/cvmx-helper-loop.h b/arch/mips/include/asm/octeon/cvmx-helper-loop.h
index 577ad33..9d26585 100644
--- a/arch/mips/include/asm/octeon/cvmx-helper-loop.h
+++ b/arch/mips/include/asm/octeon/cvmx-helper-loop.h
@@ -43,7 +43,7 @@
  * Functions for LOOP initialization, configuration,
  * and monitoring.
  *
- * <hr>$Revision: 115656 $<hr>
+ * <hr>$Revision: 115885 $<hr>
  */
 #ifndef __CVMX_HELPER_LOOP_H__
 #define __CVMX_HELPER_LOOP_H__
diff --git a/arch/mips/include/asm/octeon/cvmx-helper.h b/arch/mips/include/asm/octeon/cvmx-helper.h
index 2b2cfd5..6d537b0 100644
--- a/arch/mips/include/asm/octeon/cvmx-helper.h
+++ b/arch/mips/include/asm/octeon/cvmx-helper.h
@@ -42,7 +42,7 @@
  *
  * Helper functions for common, but complicated tasks.
  *
- * <hr>$Revision: 117608 $<hr>
+ * <hr>$Revision: 118038 $<hr>
  */
 
 #ifndef __CVMX_HELPER_H__
diff --git a/arch/mips/include/asm/octeon/cvmx-ipd.h b/arch/mips/include/asm/octeon/cvmx-ipd.h
index a07f8cb..d16d173 100644
--- a/arch/mips/include/asm/octeon/cvmx-ipd.h
+++ b/arch/mips/include/asm/octeon/cvmx-ipd.h
@@ -42,7 +42,7 @@
  *
  * Interface to the hardware Input Packet Data unit.
  *
- * <hr>$Revision: 116854 $<hr>
+ * <hr>$Revision: 118038 $<hr>
  */
 
 #ifndef __CVMX_IPD_H__
diff --git a/arch/mips/include/asm/octeon/cvmx-l2c.h b/arch/mips/include/asm/octeon/cvmx-l2c.h
index 633031c..f713166 100644
--- a/arch/mips/include/asm/octeon/cvmx-l2c.h
+++ b/arch/mips/include/asm/octeon/cvmx-l2c.h
@@ -43,7 +43,7 @@
  * Interface to the Level 2 Cache (L2C) control, measurement, and debugging
  * facilities.
  *
- * <hr>$Revision: 115982 $<hr>
+ * <hr>$Revision: 118038 $<hr>
  *
  */
 
diff --git a/arch/mips/include/asm/octeon/cvmx-pcie.h b/arch/mips/include/asm/octeon/cvmx-pcie.h
index 1a67c60..7c13847 100644
--- a/arch/mips/include/asm/octeon/cvmx-pcie.h
+++ b/arch/mips/include/asm/octeon/cvmx-pcie.h
@@ -42,7 +42,7 @@
  *
  * Interface to PCIe as a host(RC) or target(EP)
  *
- * <hr>$Revision: 115657 $<hr>
+ * <hr>$Revision: 115885 $<hr>
  */
 
 #ifndef __CVMX_PCIE_H__
diff --git a/arch/mips/include/asm/octeon/cvmx-pip.h b/arch/mips/include/asm/octeon/cvmx-pip.h
index ad33e11..3f1a8f1 100644
--- a/arch/mips/include/asm/octeon/cvmx-pip.h
+++ b/arch/mips/include/asm/octeon/cvmx-pip.h
@@ -42,7 +42,7 @@
  *
  * Interface to the hardware Packet Input Processing unit.
  *
- * <hr>$Revision: 115965 $<hr>
+ * <hr>$Revision: 118038 $<hr>
  */
 
 #ifndef __CVMX_PIP_H__
diff --git a/arch/mips/include/asm/octeon/cvmx-qlm.h b/arch/mips/include/asm/octeon/cvmx-qlm.h
index 24e8bc7..d14cf93 100644
--- a/arch/mips/include/asm/octeon/cvmx-qlm.h
+++ b/arch/mips/include/asm/octeon/cvmx-qlm.h
@@ -42,7 +42,7 @@
  *
  * Helper utilities for qlm.
  *
- * <hr>$Revision: 122066 $<hr>
+ * <hr>$Revision: 122165 $<hr>
  */
 
 #ifndef __CVMX_QLM_H__
diff --git a/arch/mips/include/asm/octeon/cvmx-spinlock.h b/arch/mips/include/asm/octeon/cvmx-spinlock.h
index 2783c80..45e8e90 100644
--- a/arch/mips/include/asm/octeon/cvmx-spinlock.h
+++ b/arch/mips/include/asm/octeon/cvmx-spinlock.h
@@ -42,7 +42,7 @@
  *
  * Implementation of spinlocks.
  *
- * <hr>$Revision: 115744 $<hr>
+ * <hr>$Revision: 115885 $<hr>
  */
 
 #ifndef __CVMX_SPINLOCK_H__
diff --git a/arch/mips/include/asm/octeon/octeon-model.h b/arch/mips/include/asm/octeon/octeon-model.h
index 29b24b0..99d9c39 100644
--- a/arch/mips/include/asm/octeon/octeon-model.h
+++ b/arch/mips/include/asm/octeon/octeon-model.h
@@ -43,7 +43,7 @@
  * File defining different Octeon model IDs and macros to
  * compare them.
  *
- * <hr>$Revision: 114196 $<hr>
+ * <hr>$Revision: 115642 $<hr>
  */
 
 #ifndef __OCTEON_MODEL_H__
-- 
2.6.2

