

================================================================
== Vivado HLS Report for 'forward'
================================================================
* Date:           Mon Nov 11 13:37:59 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        prj.hlsObj
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     44|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     33|
|Register         |        -|      -|      18|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      18|     77|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |it_1_fu_48_p2    |     +    |      0|  0|  23|          16|           1|
    |ap_block_state2  |    and   |      0|  0|   8|           1|           1|
    |tmp_fu_43_p2     |   icmp   |      0|  0|  13|          16|          16|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  44|          33|          18|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  15|          3|    1|          3|
    |it_reg_32    |   9|          2|   16|         32|
    |src_V_blk_n  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  33|          7|   18|         37|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   2|   0|    2|          0|
    |it_reg_32  |  16|   0|   16|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  18|   0|   18|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    forward   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    forward   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    forward   | return value |
|ap_done        | out |    1| ap_ctrl_hs |    forward   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    forward   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    forward   | return value |
|src_V_dout     |  in |   32|   ap_fifo  |     src_V    |    pointer   |
|src_V_empty_n  |  in |    1|   ap_fifo  |     src_V    |    pointer   |
|src_V_read     | out |    1|   ap_fifo  |     src_V    |    pointer   |
|size           |  in |   16|   ap_none  |     size     |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%size_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %size)"
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [./wrapperAdmin.cc:9]

 <State 2> : 3.63ns
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%it = phi i16 [ 0, %0 ], [ %it_1, %2 ]"
ST_2 : Operation 7 [1/1] (2.42ns)   --->   "%tmp = icmp eq i16 %it, %size_read" [./wrapperAdmin.cc:9]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (2.07ns)   --->   "%it_1 = add i16 %it, 1" [./wrapperAdmin.cc:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [./wrapperAdmin.cc:9]
ST_2 : Operation 10 [1/1] (3.63ns)   --->   "%tmp_1_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %src_V)" [./wrapperAdmin.cc:10]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br label %1" [./wrapperAdmin.cc:12]
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [./wrapperAdmin.cc:13]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3  (specinterface) [ 000]
size_read   (read         ) [ 001]
StgValue_5  (br           ) [ 011]
it          (phi          ) [ 001]
tmp         (icmp         ) [ 001]
it_1        (add          ) [ 011]
StgValue_9  (br           ) [ 000]
tmp_1_0     (read         ) [ 000]
StgValue_11 (br           ) [ 011]
StgValue_12 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="size_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="16" slack="0"/>
<pin id="22" dir="0" index="1" bw="16" slack="0"/>
<pin id="23" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="tmp_1_0_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1_0/2 "/>
</bind>
</comp>

<comp id="32" class="1005" name="it_reg_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="1"/>
<pin id="34" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="it (phireg) "/>
</bind>
</comp>

<comp id="36" class="1004" name="it_phi_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="1"/>
<pin id="38" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="39" dir="0" index="2" bw="16" slack="0"/>
<pin id="40" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="it/2 "/>
</bind>
</comp>

<comp id="43" class="1004" name="tmp_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="16" slack="0"/>
<pin id="45" dir="0" index="1" bw="16" slack="1"/>
<pin id="46" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="it_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="it_1/2 "/>
</bind>
</comp>

<comp id="54" class="1005" name="size_read_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="1"/>
<pin id="56" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="62" class="1005" name="it_1_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="it_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="24"><net_src comp="12" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="18" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="35"><net_src comp="14" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="42"><net_src comp="32" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="47"><net_src comp="36" pin="4"/><net_sink comp="43" pin=0"/></net>

<net id="52"><net_src comp="36" pin="4"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="20" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="65"><net_src comp="48" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_V | {}
 - Input state : 
	Port: forward : src_V | {2 }
	Port: forward : size | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		it_1 : 1
		StgValue_9 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |      it_1_fu_48      |    0    |    23   |
|----------|----------------------|---------|---------|
|   icmp   |       tmp_fu_43      |    0    |    13   |
|----------|----------------------|---------|---------|
|   read   | size_read_read_fu_20 |    0    |    0    |
|          |  tmp_1_0_read_fu_26  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    36   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   it_1_reg_62  |   16   |
|    it_reg_32   |   16   |
|size_read_reg_54|   16   |
+----------------+--------+
|      Total     |   48   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   48   |    -   |
+-----------+--------+--------+
|   Total   |   48   |   36   |
+-----------+--------+--------+
