{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744226223039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744226223039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 16:17:02 2025 " "Processing started: Wed Apr  9 16:17:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744226223039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226223039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9 " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226223039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744226223406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744226223407 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_M.v(10) " "Verilog HDL information at add_M.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/add_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/add_M.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744226227102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/add_M.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/add_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_M " "Found entity 1: add_M" {  } { { "src/modules/add_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/add_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_M.v(10) " "Verilog HDL information at sub_M.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/sub_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/sub_M.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744226227103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/sub_M.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/sub_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_M " "Found entity 1: sub_M" {  } { { "src/modules/sub_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/sub_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "src/modules/multiplier.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/intProd_M.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/intProd_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 intProd_M " "Found entity 1: intProd_M" {  } { { "src/modules/intProd_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/intProd_M.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/mult_M.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/mult_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_M " "Found entity 1: mult_M" {  } { { "src/modules/mult_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/mult_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/mult_MI.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/mult_MI.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_MI " "Found entity 1: mult_MI" {  } { { "src/modules/mult_MI.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/mult_MI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det2.v" { { "Info" "ISGN_ENTITY_NAME" "1 det2 " "Found entity 1: det2" {  } { { "src/modules/det2.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det3.v" { { "Info" "ISGN_ENTITY_NAME" "1 det3 " "Found entity 1: det3" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det4.v" { { "Info" "ISGN_ENTITY_NAME" "1 det4 " "Found entity 1: det4" {  } { { "src/modules/det4.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/det5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/det5.v" { { "Info" "ISGN_ENTITY_NAME" "1 det5 " "Found entity 1: det5" {  } { { "src/modules/det5.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/trans_M.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/trans_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 trans_M " "Found entity 1: trans_M" {  } { { "src/modules/trans_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/trans_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/opp_M.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/opp_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 opp_M " "Found entity 1: opp_M" {  } { { "src/modules/opp_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/opp_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(220) " "Verilog HDL information at control_unit.v(220): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 220 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744226227107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227107 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(2) " "Verilog HDL Declaration warning at interface.v(2): \"interface\" is SystemVerilog-2005 keyword" {  } { { "src/modules/interface.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/interface.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1744226227108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/interface.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "src/modules/interface.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovf5 det5.v(59) " "Verilog HDL Implicit Net warning at det5.v(59): created implicit net for \"ovf5\"" {  } { { "src/modules/det5.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det5.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multMA_result6 control_unit.v(139) " "Verilog HDL Implicit Net warning at control_unit.v(139): created implicit net for \"multMA_result6\"" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multMA_result7 control_unit.v(140) " "Verilog HDL Implicit Net warning at control_unit.v(140): created implicit net for \"multMA_result7\"" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multMA_result8 control_unit.v(141) " "Verilog HDL Implicit Net warning at control_unit.v(141): created implicit net for \"multMA_result8\"" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multMA_result9 control_unit.v(142) " "Verilog HDL Implicit Net warning at control_unit.v(142): created implicit net for \"multMA_result9\"" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface " "Elaborating entity \"interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744226227130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "src/modules/interface.v" "control" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/interface.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 8 control_unit.v(194) " "Verilog HDL assignment warning at control_unit.v(194): truncated value with size 18 to match size of target (8)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744226227136 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control_unit.v(257) " "Verilog HDL assignment warning at control_unit.v(257): truncated value with size 8 to match size of target (2)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744226227137 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 control_unit.v(258) " "Verilog HDL assignment warning at control_unit.v(258): truncated value with size 8 to match size of target (3)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744226227137 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(368) " "Verilog HDL assignment warning at control_unit.v(368): truncated value with size 32 to match size of target (2)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744226227138 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(375) " "Verilog HDL assignment warning at control_unit.v(375): truncated value with size 32 to match size of target (2)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744226227138 "|interface|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory control_unit:control\|memory:Memory " "Elaborating entity \"memory\" for hierarchy \"control_unit:control\|memory:Memory\"" {  } { { "src/modules/control_unit.v" "Memory" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control_unit:control\|memory:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 200 " "Parameter \"width_a\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227237 ""}  } { { "memory.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744226227237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ln1 " "Found entity 1: altsyncram_7ln1" {  } { { "db/altsyncram_7ln1.tdf" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/altsyncram_7ln1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ln1 control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated " "Elaborating entity \"altsyncram_7ln1\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qd2 " "Found entity 1: altsyncram_0qd2" {  } { { "db/altsyncram_0qd2.tdf" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/altsyncram_0qd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226227304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226227304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qd2 control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1 " "Elaborating entity \"altsyncram_0qd2\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\"" {  } { { "db/altsyncram_7ln1.tdf" "altsyncram1" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/altsyncram_7ln1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ln1.tdf" "mgl_prim2" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/altsyncram_7ln1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ln1.tdf" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/altsyncram_7ln1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4 " "Parameter \"NUMWORDS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 200 " "Parameter \"WIDTH_WORD\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 2 " "Parameter \"WIDTHAD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744226227678 ""}  } { { "db/altsyncram_7ln1.tdf" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/altsyncram_7ln1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744226227678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226227911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_M control_unit:control\|add_M:adderL1 " "Elaborating entity \"add_M\" for hierarchy \"control_unit:control\|add_M:adderL1\"" {  } { { "src/modules/control_unit.v" "adderL1" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_M control_unit:control\|sub_M:subtractorL1 " "Elaborating entity \"sub_M\" for hierarchy \"control_unit:control\|sub_M:subtractorL1\"" {  } { { "src/modules/control_unit.v" "subtractorL1" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_M control_unit:control\|mult_M:multi_MAL1 " "Elaborating entity \"mult_M\" for hierarchy \"control_unit:control\|mult_M:multi_MAL1\"" {  } { { "src/modules/control_unit.v" "multi_MAL1" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intProd_M control_unit:control\|mult_M:multi_MAL1\|intProd_M:intprod1 " "Elaborating entity \"intProd_M\" for hierarchy \"control_unit:control\|mult_M:multi_MAL1\|intProd_M:intprod1\"" {  } { { "src/modules/mult_M.v" "intprod1" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/mult_M.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier control_unit:control\|mult_M:multi_MAL1\|intProd_M:intprod1\|multiplier:multM5 " "Elaborating entity \"multiplier\" for hierarchy \"control_unit:control\|mult_M:multi_MAL1\|intProd_M:intprod1\|multiplier:multM5\"" {  } { { "src/modules/intProd_M.v" "multM5" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/intProd_M.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_MI control_unit:control\|mult_MI:multi_MIL1 " "Elaborating entity \"mult_MI\" for hierarchy \"control_unit:control\|mult_MI:multi_MIL1\"" {  } { { "src/modules/control_unit.v" "multi_MIL1" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det2 control_unit:control\|det2:determinant2x2 " "Elaborating entity \"det2\" for hierarchy \"control_unit:control\|det2:determinant2x2\"" {  } { { "src/modules/control_unit.v" "determinant2x2" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det3 control_unit:control\|det3:determinant3x3 " "Elaborating entity \"det3\" for hierarchy \"control_unit:control\|det3:determinant3x3\"" {  } { { "src/modules/control_unit.v" "determinant3x3" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228142 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diag_1 det3.v(57) " "Verilog HDL Always Construct warning at det3.v(57): inferring latch(es) for variable \"diag_1\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diag_2 det3.v(57) " "Verilog HDL Always Construct warning at det3.v(57): inferring latch(es) for variable \"diag_2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_det det3.v(57) " "Verilog HDL Always Construct warning at det3.v(57): inferring latch(es) for variable \"temp_det\", which holds its previous value in one or more paths through the always construct" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_det\[0\] det3.v(63) " "Inferred latch for \"temp_det\[0\]\" at det3.v(63)" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_det\[1\] det3.v(63) " "Inferred latch for \"temp_det\[1\]\" at det3.v(63)" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_det\[2\] det3.v(63) " "Inferred latch for \"temp_det\[2\]\" at det3.v(63)" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_det\[3\] det3.v(63) " "Inferred latch for \"temp_det\[3\]\" at det3.v(63)" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_det\[4\] det3.v(63) " "Inferred latch for \"temp_det\[4\]\" at det3.v(63)" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_det\[5\] det3.v(63) " "Inferred latch for \"temp_det\[5\]\" at det3.v(63)" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_det\[6\] det3.v(63) " "Inferred latch for \"temp_det\[6\]\" at det3.v(63)" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_det\[7\] det3.v(63) " "Inferred latch for \"temp_det\[7\]\" at det3.v(63)" {  } { { "src/modules/det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/det3.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226228143 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det4 control_unit:control\|det4:determinant4x4 " "Elaborating entity \"det4\" for hierarchy \"control_unit:control\|det4:determinant4x4\"" {  } { { "src/modules/control_unit.v" "determinant4x4" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det5 control_unit:control\|det5:determinant5x5 " "Elaborating entity \"det5\" for hierarchy \"control_unit:control\|det5:determinant5x5\"" {  } { { "src/modules/control_unit.v" "determinant5x5" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opp_M control_unit:control\|opp_M:oppL1 " "Elaborating entity \"opp_M\" for hierarchy \"control_unit:control\|opp_M:oppL1\"" {  } { { "src/modules/control_unit.v" "oppL1" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/src/modules/control_unit.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226228256 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744226228843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.09.16:17:10 Progress: Loading sld7e54d323/alt_sld_fab_wrapper_hw.tcl " "2025.04.09.16:17:10 Progress: Loading sld7e54d323/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226230162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226230982 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226231021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226231594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226231702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226231806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226231924 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226231927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226231927 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744226232568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7e54d323/alt_sld_fab.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/ip/sld7e54d323/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226232768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226232768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226232848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226232848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226232848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226232848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226232919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226232919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226233001 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226233001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226233001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/db/ip/sld7e54d323/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744226233072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226233072 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744226246896 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226268889 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744226276880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/output_files/matrix-coprocessor-arm-cortex-a9.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/output_files/matrix-coprocessor-arm-cortex-a9.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226277733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744226280734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744226280734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56534 " "Implemented 56534 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744226282602 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744226282602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56316 " "Implemented 56316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744226282602 ""} { "Info" "ICUT_CUT_TM_RAMS" "200 " "Implemented 200 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744226282602 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744226282602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744226282602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744226282675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 16:18:02 2025 " "Processing ended: Wed Apr  9 16:18:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744226282675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744226282675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744226282675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744226282675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1744226283775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744226283775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 16:18:03 2025 " "Processing started: Wed Apr  9 16:18:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744226283775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1744226283775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1744226283775 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1744226283792 ""}
{ "Info" "0" "" "Project  = matrix-coprocessor-arm-cortex-a9" {  } {  } 0 0 "Project  = matrix-coprocessor-arm-cortex-a9" 0 0 "Fitter" 0 0 1744226283792 ""}
{ "Info" "0" "" "Revision = matrix-coprocessor-arm-cortex-a9" {  } {  } 0 0 "Revision = matrix-coprocessor-arm-cortex-a9" 0 0 "Fitter" 0 0 1744226283792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744226284291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744226284291 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "matrix-coprocessor-arm-cortex-a9 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"matrix-coprocessor-arm-cortex-a9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744226284423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744226284456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744226284456 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744226285232 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1744226285246 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744226286111 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1744226286989 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1744226293479 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_button~inputCLKENA0 622 global CLKCTRL_G5 " "clk_button~inputCLKENA0 with 622 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1744226293896 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1744226293896 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 200 global CLKCTRL_G4 " "clk~inputCLKENA0 with 200 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1744226293896 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 622 global CLKCTRL_G7 " "rst~inputCLKENA0 with 622 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1744226293896 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1744226293896 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1744226293896 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AA15 " "Refclk input I/O pad rst is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1744226293896 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1744226293896 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk_button~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk_button~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk_button PIN_AA14 " "Refclk input I/O pad clk_button is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1744226293896 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1744226293896 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1744226293896 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744226293897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744226294236 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744226294242 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744226294249 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744226294259 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "200 " "The Timing Analyzer is analyzing 200 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1744226296606 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744226296637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744226296637 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744226296637 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1744226296637 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1744226296637 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "matrix-coprocessor-arm-cortex-a9.sdc " "Synopsys Design Constraints File file not found: 'matrix-coprocessor-arm-cortex-a9.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1744226296763 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|q_a\[199\] clk " "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|q_a\[199\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226296827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744226296827 "|interface|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_button " "Node: clk_button was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|adrss\[1\] clk_button " "Register control_unit:control\|adrss\[1\] is being clocked by clk_button" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226296827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744226296827 "|interface|clk_button"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst " "Node: rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:control\|det4:determinant4x4\|det3:matriz3\|temp_det\[0\] rst " "Latch control_unit:control\|det4:determinant4x4\|det3:matriz3\|temp_det\[0\] is being clocked by rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226296827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744226296827 "|interface|rst"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1744226296963 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1744226296964 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1744226296969 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744226296969 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744226296969 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744226296969 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1744226296969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744226297490 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744226297495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744226298135 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 DSP block " "Packed 32 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1744226298143 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1744226298143 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744226298143 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744226299102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744226302442 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1744226305281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:56 " "Fitter placement preparation operations ending: elapsed time is 00:00:56" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744226358450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744226376560 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744226396273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744226396273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744226400239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744226415957 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744226415957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744226428714 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744226428714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744226428723 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.03 " "Total time spent on timing analysis during the Fitter is 12.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744226460191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744226460485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744226466768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744226466787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744226472704 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:47 " "Fitter post-fit operations ending: elapsed time is 00:00:47" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744226507195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/output_files/matrix-coprocessor-arm-cortex-a9.fit.smsg " "Generated suppressed messages file /home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/output_files/matrix-coprocessor-arm-cortex-a9.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744226510232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3668 " "Peak virtual memory: 3668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744226517139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 16:21:57 2025 " "Processing ended: Wed Apr  9 16:21:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744226517139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:54 " "Elapsed time: 00:03:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744226517139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:24:44 " "Total CPU time (on all processors): 00:24:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744226517139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744226517139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1744226518378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744226518378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 16:21:58 2025 " "Processing started: Wed Apr  9 16:21:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744226518378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744226518378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744226518378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1744226519881 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744226528517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744226528934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 16:22:08 2025 " "Processing ended: Wed Apr  9 16:22:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744226528934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744226528934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744226528934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744226528934 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1744226529771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1744226530124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744226530124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 16:22:10 2025 " "Processing started: Wed Apr  9 16:22:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744226530124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744226530124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9 " "Command: quartus_sta matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744226530124 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744226530145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744226531601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744226531601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226531635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226531635 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "200 " "The Timing Analyzer is analyzing 200 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1744226533814 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744226534563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744226534563 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1744226534563 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1744226534563 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1744226534563 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "matrix-coprocessor-arm-cortex-a9.sdc " "Synopsys Design Constraints File file not found: 'matrix-coprocessor-arm-cortex-a9.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1744226534690 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|ram_block3a0~porta_datain_reg13 clk " "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|ram_block3a0~porta_datain_reg13 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226534752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226534752 "|interface|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_button " "Node: clk_button was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|wren clk_button " "Register control_unit:control\|wren is being clocked by clk_button" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226534752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226534752 "|interface|clk_button"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst " "Node: rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:control\|det3:determinant3x3\|temp_det\[6\] rst " "Latch control_unit:control\|det3:determinant3x3\|temp_det\[6\] is being clocked by rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226534752 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226534752 "|interface|rst"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1744226534814 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744226534927 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744226534932 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744226534942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.675 " "Worst-case setup slack is 12.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.675               0.000 altera_reserved_tck  " "   12.675               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226534965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.540 " "Worst-case hold slack is 0.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 altera_reserved_tck  " "    0.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226534969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.283 " "Worst-case recovery slack is 30.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.283               0.000 altera_reserved_tck  " "   30.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226534971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.899 " "Worst-case removal slack is 0.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 altera_reserved_tck  " "    0.899               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226534974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.310 " "Worst-case minimum pulse width slack is 15.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.310               0.000 altera_reserved_tck  " "   15.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226534974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226534974 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744226535018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744226535095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744226541668 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|ram_block3a0~porta_datain_reg13 clk " "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|ram_block3a0~porta_datain_reg13 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226543760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226543760 "|interface|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_button " "Node: clk_button was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|wren clk_button " "Register control_unit:control\|wren is being clocked by clk_button" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226543760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226543760 "|interface|clk_button"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst " "Node: rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:control\|det3:determinant3x3\|temp_det\[6\] rst " "Latch control_unit:control\|det3:determinant3x3\|temp_det\[6\] is being clocked by rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226543760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226543760 "|interface|rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744226543876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.774 " "Worst-case setup slack is 12.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.774               0.000 altera_reserved_tck  " "   12.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226543895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.517 " "Worst-case hold slack is 0.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 altera_reserved_tck  " "    0.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226543899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.393 " "Worst-case recovery slack is 30.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.393               0.000 altera_reserved_tck  " "   30.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226543902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.839 " "Worst-case removal slack is 0.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 altera_reserved_tck  " "    0.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226543904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.335 " "Worst-case minimum pulse width slack is 15.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.335               0.000 altera_reserved_tck  " "   15.335               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226543905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226543905 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744226543947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744226544118 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744226550864 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|ram_block3a0~porta_datain_reg13 clk " "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|ram_block3a0~porta_datain_reg13 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226552944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226552944 "|interface|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_button " "Node: clk_button was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|wren clk_button " "Register control_unit:control\|wren is being clocked by clk_button" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226552944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226552944 "|interface|clk_button"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst " "Node: rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:control\|det3:determinant3x3\|temp_det\[6\] rst " "Latch control_unit:control\|det3:determinant3x3\|temp_det\[6\] is being clocked by rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226552944 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226552944 "|interface|rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744226553058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.347 " "Worst-case setup slack is 14.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.347               0.000 altera_reserved_tck  " "   14.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226553072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.231 " "Worst-case hold slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 altera_reserved_tck  " "    0.231               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226553076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.402 " "Worst-case recovery slack is 31.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.402               0.000 altera_reserved_tck  " "   31.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226553079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.447 " "Worst-case removal slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 altera_reserved_tck  " "    0.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226553082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.081 " "Worst-case minimum pulse width slack is 15.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.081               0.000 altera_reserved_tck  " "   15.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226553082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226553082 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744226553125 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|ram_block3a0~porta_datain_reg13 clk " "Register control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_7ln1:auto_generated\|altsyncram_0qd2:altsyncram1\|ram_block3a0~porta_datain_reg13 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226554813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226554813 "|interface|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_button " "Node: clk_button was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_unit:control\|wren clk_button " "Register control_unit:control\|wren is being clocked by clk_button" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226554813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226554813 "|interface|clk_button"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rst " "Node: rst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:control\|det3:determinant3x3\|temp_det\[6\] rst " "Latch control_unit:control\|det3:determinant3x3\|temp_det\[6\] is being clocked by rst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744226554813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744226554813 "|interface|rst"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744226554938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.618 " "Worst-case setup slack is 14.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.618               0.000 altera_reserved_tck  " "   14.618               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226554952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 altera_reserved_tck  " "    0.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226554957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.563 " "Worst-case recovery slack is 31.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.563               0.000 altera_reserved_tck  " "   31.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226554959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.391 " "Worst-case removal slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 altera_reserved_tck  " "    0.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226554962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.114 " "Worst-case minimum pulse width slack is 15.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.114               0.000 altera_reserved_tck  " "   15.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744226554963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744226554963 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744226555866 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744226555915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1599 " "Peak virtual memory: 1599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744226556146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 16:22:36 2025 " "Processing ended: Wed Apr  9 16:22:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744226556146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744226556146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744226556146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744226556146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1744226557336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744226557337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  9 16:22:37 2025 " "Processing started: Wed Apr  9 16:22:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744226557337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744226557337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c matrix-coprocessor-arm-cortex-a9" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744226557337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1744226558979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "matrix-coprocessor-arm-cortex-a9.vo /home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/simulation/questa/ simulation " "Generated file matrix-coprocessor-arm-cortex-a9.vo in folder \"/home/aluno/Documentos/TEC499/G02 - rian/matrix-coprocessor-arm-cortex-a9-main(final_FE)))/matrix-coprocessor-arm-cortex-a9-main(terca))/matrix-coprocessor-arm-cortex-a9-main(1)/matrix-coprocessor-arm-cortex-a9-main/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1744226564226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1078 " "Peak virtual memory: 1078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744226565352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  9 16:22:45 2025 " "Processing ended: Wed Apr  9 16:22:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744226565352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744226565352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744226565352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744226565352 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744226566166 ""}
