# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dis_alpha_gen.srcs/sources_1/ip/mult_gen_dis_alpha/sim/mult_gen_dis_alpha.vhd" \

# Do not sort compile order
nosort
