# Program 1: 
### Statement: <Week 9 - SystemVerilog Assignment
- Upload the SystemVerilog programs written last lab class, in `.sv` format. The problem statements are as follows:
	1. Write a SV program for Control units>

### Name of file:
<alu_control.sv>
<Main_control.sv>
<singlecycle.sv>

### RTL Snapshot
<alu_control.png>
<Main_control.png>
<singlecycle.png>
