{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656890146454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656890146458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 03 16:15:46 2022 " "Processing started: Sun Jul 03 16:15:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656890146458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890146458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890146459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656890146675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656890146675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(31) " "Verilog HDL warning at alu.sv(31): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1656890152238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656890152239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890152239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file multi_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mubi_adder " "Found entity 1: Mubi_adder" {  } { { "Multi_bit_adder.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/Multi_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656890152240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890152240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656890152240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890152240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_ovf.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_ovf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubOvf " "Found entity 1: AddSubOvf" {  } { { "Add_Sub_Ovf.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/Add_Sub_Ovf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656890152241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890152241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656890152258 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu.sv(26) " "Verilog HDL Case Statement information at alu.sv(26): all case item expressions in this case statement are onehot" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 26 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1656890152259 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSubOvf AddSubOvf:add_sub_ovf " "Elaborating entity \"AddSubOvf\" for hierarchy \"AddSubOvf:add_sub_ovf\"" {  } { { "alu.sv" "add_sub_ovf" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656890152276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mubi_adder AddSubOvf:add_sub_ovf\|Mubi_adder:as " "Elaborating entity \"Mubi_adder\" for hierarchy \"AddSubOvf:add_sub_ovf\|Mubi_adder:as\"" {  } { { "Add_Sub_Ovf.sv" "as" { Text "D:/UBC-CPEN-211/Lab-6/Add_Sub_Ovf.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656890152282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mubi_adder AddSubOvf:add_sub_ovf\|Mubi_adder:ai " "Elaborating entity \"Mubi_adder\" for hierarchy \"AddSubOvf:add_sub_ovf\|Mubi_adder:ai\"" {  } { { "Add_Sub_Ovf.sv" "ai" { Text "D:/UBC-CPEN-211/Lab-6/Add_Sub_Ovf.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656890152285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"decoder:dec\"" {  } { { "alu.sv" "dec" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656890152291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder.sv(8) " "Verilog HDL assignment warning at decoder.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "decoder.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/decoder.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656890152291 "|alu|decoder:dec"}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[0\] out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[0\]\" to the node \"out\[0\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[1\] out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[1\]\" to the node \"out\[1\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[2\] out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[2\]\" to the node \"out\[2\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[3\] out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[3\]\" to the node \"out\[3\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[4\] out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[4\]\" to the node \"out\[4\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[5\] out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[5\]\" to the node \"out\[5\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[6\] out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[6\]\" to the node \"out\[6\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[7\] out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[7\]\" to the node \"out\[7\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[8\] out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[8\]\" to the node \"out\[8\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[9\] out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[9\]\" to the node \"out\[9\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[10\] out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[10\]\" to the node \"out\[10\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[11\] out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[11\]\" to the node \"out\[11\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[12\] out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[12\]\" to the node \"out\[12\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[13\] out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[13\]\" to the node \"out\[13\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[14\] out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[14\]\" to the node \"out\[14\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[15\] out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"out\[15\]\" to the node \"out\[15\]\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[15\] N " "Converted the fanout from the always-enabled tri-state buffer \"out\[15\]\" to the node \"N\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[0\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[0\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[1\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[1\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[2\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[2\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[3\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[3\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[4\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[4\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[5\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[5\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[6\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[6\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[7\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[7\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[8\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[8\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[9\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[9\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[10\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[10\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[11\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[11\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[12\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[12\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[13\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[13\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[14\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[14\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "out\[15\] Equal0 " "Converted the fanout from the always-enabled tri-state buffer \"out\[15\]\" to the node \"Equal0\" into a wire" {  } { { "alu.sv" "" { Text "D:/UBC-CPEN-211/Lab-6/alu.sv" 4 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1656890152539 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1656890152539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656890152599 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UBC-CPEN-211/Lab-6/output_files/alu.map.smsg " "Generated suppressed messages file D:/UBC-CPEN-211/Lab-6/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890152738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656890152795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656890152795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656890152816 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656890152816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656890152816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656890152816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656890152825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 03 16:15:52 2022 " "Processing ended: Sun Jul 03 16:15:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656890152825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656890152825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656890152825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656890152825 ""}
