#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May 18 11:56:43 2018
# Process ID: 8592
# Current directory: C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.runs/impl_1/top.vdi
# Journal file: C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_system/posture_rec_system.srcs/sources_1/ip/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SDx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 729.945 ; gain = 422.387
Command: link_design -top top -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5731 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_2/system_zynq_ultra_ps_e_0_2.xdc] for cell 'system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_zynq_ultra_ps_e_0_2/system_zynq_ultra_ps_e_0_2.xdc] for cell 'system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_rst_ps8_0_49M_0/system_rst_ps8_0_49M_0_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_49M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_rst_ps8_0_49M_0/system_rst_ps8_0_49M_0_board.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_49M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_rst_ps8_0_49M_0/system_rst_ps8_0_49M_0.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_49M/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_rst_ps8_0_49M_0/system_rst_ps8_0_49M_0.xdc] for cell 'system_wrapper_m1/system_i/rst_ps8_0_49M/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_wrapper_m1/system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_wrapper_m1/system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_wrapper_m1/system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_wrapper_m1/system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_wrapper_m1/system_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[0].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[1].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[2].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[3].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[4].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[5].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[6].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/combine2data_fifo/combine2data_fifo.xdc] for cell 'pl_top_m1/deal_PostImage_m1/max_pooling_loop[7].max_pooling_m/combine2data_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/head_fifo/head_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/head_fifo/head_fifo.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'pl_top_m1/PLL_m1/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/PLL/PLL_board.xdc] for cell 'pl_top_m1/PLL_m1/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'pl_top_m1/PLL_m1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/PLL/PLL.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/PLL/PLL.xdc:57]
get_clocks: Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 2701.375 ; gain = 748.160
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/PLL/PLL.xdc] for cell 'pl_top_m1/PLL_m1/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/constrs_1/new/pin.xdc]
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/fifo_shift_window/fifo_shift_window_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/stayInstep_fifo/stayInstep_fifo_clocks.xdc] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/image_prerd_toaxi_fifo/image_prerd_toaxi_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/kernel_fifo/kernel_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/head_fifo/head_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.srcs/sources_1/ip/head_fifo/head_fifo_clocks.xdc] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[6].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[5].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[4].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[3].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[2].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[1].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[0].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pl_top_m1/cal_image_m1/stayInstep_m/fifo_gen[7].stayInstep_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[0].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[1].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[2].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[4].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[5].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[6].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/cal_image_m1/shift_window_loop[7].shift_window_m/fifo_shift_window_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/image_write_buffer_control_m1/image_prerd_toaxi_fifo_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[7].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[6].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[5].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[4].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[3].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[2].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[1].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/kernel_buffer_control_m1/kernel_fifo_loop[0].kernel_fifo1_m/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/SDx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pl_top_m1/buffer_control_m1/head_bufer_control_m1/head_fifo_m1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 355 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 127 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 178 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 10 instances

59 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:10 . Memory (MB): peak = 2703.434 ; gain = 1973.488
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2703.434 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 92 inverter(s) to 3809 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 678cdeb9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2703.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d00912f9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2703.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 87 cells and removed 297 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 146ce4985

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2703.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1296 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_wrapper_m1/system_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst to drive 985 load(s) on clock net system_wrapper_m1/system_i/zynq_ultra_ps_e_0/pl_clk1
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 12cc07afe

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2703.434 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12cc07afe

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2703.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12cc07afe

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2703.434 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 2703.434 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12cc07afe

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2703.434 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.984 | TNS=-6.872 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 18 BRAM(s) out of a total of 186 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 136 newly gated: 88 Total Ports: 372
Ending PowerOpt Patch Enables Task | Checksum: 125051ce4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5720.363 ; gain = 0.000
Ending Power Optimization Task | Checksum: 125051ce4

Time (s): cpu = 00:03:28 ; elapsed = 00:01:56 . Memory (MB): peak = 5720.363 ; gain = 3016.930

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 9cc76282

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 16 cells and removed 48 cells

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 7e6dbb89

Time (s): cpu = 00:00:52 ; elapsed = 00:00:16 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 16 cells
Ending Logic Optimization Task | Checksum: 7e6dbb89

Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:46 ; elapsed = 00:03:00 . Memory (MB): peak = 5720.363 ; gain = 3016.930
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 5720.363 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.327 . Memory (MB): peak = 5720.363 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3b3afebd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: de474235

Time (s): cpu = 00:01:30 ; elapsed = 00:00:35 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1204fa46d

Time (s): cpu = 00:02:30 ; elapsed = 00:00:58 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1204fa46d

Time (s): cpu = 00:02:30 ; elapsed = 00:00:59 . Memory (MB): peak = 5720.363 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1204fa46d

Time (s): cpu = 00:02:31 ; elapsed = 00:00:59 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16158485f

Time (s): cpu = 00:07:13 ; elapsed = 00:02:52 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16158485f

Time (s): cpu = 00:07:14 ; elapsed = 00:02:52 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12c2d4a87

Time (s): cpu = 00:07:27 ; elapsed = 00:03:01 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 146810486

Time (s): cpu = 00:07:29 ; elapsed = 00:03:02 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17a1c1159

Time (s): cpu = 00:07:30 ; elapsed = 00:03:02 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1104c85a2

Time (s): cpu = 00:07:31 ; elapsed = 00:03:03 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1104c85a2

Time (s): cpu = 00:07:31 ; elapsed = 00:03:03 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: f3aaec41

Time (s): cpu = 00:07:37 ; elapsed = 00:03:09 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 2202442e1

Time (s): cpu = 00:07:55 ; elapsed = 00:03:21 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 13eb2e1ad

Time (s): cpu = 00:08:38 ; elapsed = 00:03:35 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 1837f7162

Time (s): cpu = 00:08:42 ; elapsed = 00:03:37 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 12e2164dd

Time (s): cpu = 00:08:53 ; elapsed = 00:03:47 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 1e3e0ff43

Time (s): cpu = 00:09:24 ; elapsed = 00:03:56 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: 163920f55

Time (s): cpu = 00:09:30 ; elapsed = 00:04:04 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 162c670fc

Time (s): cpu = 00:09:32 ; elapsed = 00:04:06 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3.15 Fast Optimization
Phase 3.15 Fast Optimization | Checksum: 1ad3268e4

Time (s): cpu = 00:10:02 ; elapsed = 00:04:21 . Memory (MB): peak = 5720.363 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ad3268e4

Time (s): cpu = 00:10:03 ; elapsed = 00:04:22 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1290a97ef

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-34] Processed net pl_top_m1/reset_m1/soft_rstArray_n[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pl_top_m1/load_data_m1/load_kernel_m1/buffer_kernel_rd_r, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pl_top_m1/load_data_m1/load_head_m1/kernel_bias_div_loop[6].div_q_reg[192], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pl_top_m1/load_data_m1/load_head_m1/kernel_bias_div_loop[7].kernel_q_reg[2048], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-31] BUFG insertion identified 4 candidate nets, 0 success, 0 skipped for placement/routing, 4 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1290a97ef

Time (s): cpu = 00:11:59 ; elapsed = 00:04:55 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.352. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 55f1f7c4

Time (s): cpu = 00:14:19 ; elapsed = 00:07:05 . Memory (MB): peak = 5720.363 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 55f1f7c4

Time (s): cpu = 00:14:20 ; elapsed = 00:07:06 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 55f1f7c4

Time (s): cpu = 00:14:40 ; elapsed = 00:07:13 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10ead1299

Time (s): cpu = 00:14:50 ; elapsed = 00:07:23 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d1593583

Time (s): cpu = 00:14:51 ; elapsed = 00:07:24 . Memory (MB): peak = 5720.363 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d1593583

Time (s): cpu = 00:14:52 ; elapsed = 00:07:25 . Memory (MB): peak = 5720.363 ; gain = 0.000
Ending Placer Task | Checksum: 1c9a26295

Time (s): cpu = 00:14:52 ; elapsed = 00:07:25 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:15:05 ; elapsed = 00:07:34 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 5720.363 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 48088852 ConstDB: 0 ShapeSum: c8debf6e RouteDB: b8bb1ad5

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 121f37c66

Time (s): cpu = 00:01:31 ; elapsed = 00:00:54 . Memory (MB): peak = 5720.363 ; gain = 0.000
Post Restoration Checksum: NetGraph: 51b4247a NumContArr: ef367858 Constraints: 8105a23d Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c1f03f0f

Time (s): cpu = 00:01:37 ; elapsed = 00:01:00 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c1f03f0f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c1f03f0f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: b99d516b

Time (s): cpu = 00:01:43 ; elapsed = 00:01:05 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 17ebedcce

Time (s): cpu = 00:03:19 ; elapsed = 00:01:24 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.141 | TNS=-0.415 | WHS=-0.339 | THS=-13.163|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 12768372f

Time (s): cpu = 00:06:10 ; elapsed = 00:02:01 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.141 | TNS=-0.461 | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: e95f6512

Time (s): cpu = 00:06:11 ; elapsed = 00:02:02 . Memory (MB): peak = 5720.363 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 176ebefd2

Time (s): cpu = 00:06:11 ; elapsed = 00:02:02 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2691f0af1

Time (s): cpu = 00:07:34 ; elapsed = 00:02:25 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19461
 Number of Nodes with overlaps = 2247
 Number of Nodes with overlaps = 346
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.418 | TNS=-174.810| WHS=-0.023 | THS=-0.077 |

Phase 4.1 Global Iteration 0 | Checksum: 14e209528

Time (s): cpu = 00:19:03 ; elapsed = 00:05:46 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.413 | TNS=-158.363| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1617f6ea7

Time (s): cpu = 00:20:23 ; elapsed = 00:06:29 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.301 | TNS=-138.924| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 97ce2592

Time (s): cpu = 00:21:29 ; elapsed = 00:07:05 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.355 | TNS=-132.941| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1521f836f

Time (s): cpu = 00:22:29 ; elapsed = 00:07:33 . Memory (MB): peak = 5720.363 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1521f836f

Time (s): cpu = 00:22:29 ; elapsed = 00:07:34 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cc99e738

Time (s): cpu = 00:23:20 ; elapsed = 00:07:45 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.301 | TNS=-138.924| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e64f3d57

Time (s): cpu = 00:23:25 ; elapsed = 00:07:46 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e64f3d57

Time (s): cpu = 00:23:25 ; elapsed = 00:07:47 . Memory (MB): peak = 5720.363 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1e64f3d57

Time (s): cpu = 00:23:26 ; elapsed = 00:07:47 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1305df804

Time (s): cpu = 00:24:08 ; elapsed = 00:07:57 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.275 | TNS=-136.852| WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16bf7a308

Time (s): cpu = 00:24:08 ; elapsed = 00:07:58 . Memory (MB): peak = 5720.363 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 16bf7a308

Time (s): cpu = 00:24:08 ; elapsed = 00:07:58 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.02538 %
  Global Horizontal Routing Utilization  = 5.50181 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 73.2394%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 79.1469%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 62.5%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X26Y185 -> INT_X26Y185

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 11a11e162

Time (s): cpu = 00:24:11 ; elapsed = 00:07:59 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11a11e162

Time (s): cpu = 00:24:12 ; elapsed = 00:07:59 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11a11e162

Time (s): cpu = 00:24:19 ; elapsed = 00:08:08 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.275 | TNS=-136.852| WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11a11e162

Time (s): cpu = 00:24:21 ; elapsed = 00:08:09 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.270 | TNS=-123.021 | WHS=0.011 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 11a11e162

Time (s): cpu = 00:26:14 ; elapsed = 00:08:32 . Memory (MB): peak = 5720.363 ; gain = 0.000

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.270 | TNS=-123.021 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA.B_ALU<0>. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.228 | TNS=-122.728 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA.B_ALU<0>. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.166 | TNS=-122.307 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA.B_ALU<0>. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.115 | TNS=-121.950 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.104 | TNS=-119.940 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[1].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.104 | TNS=-118.246 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.098 | TNS=-116.519 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.098 | TNS=-113.953 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.097 | TNS=-113.822 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-702] Processed net pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[3].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.086 | TNS=-113.741 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[1].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.086 | TNS=-111.114 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[4].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.086 | TNS=-109.271 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[0].conv_m/result_adder/float_add_ip_loop1[1].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.082 | TNS=-107.401 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/float_add_IP_mC/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-105.478 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-702] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/multiplier_3x_m1/operand_result_reg/DSP_A_B_DATA.B_ALU<0>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pl_top_m1/axi_interface_control_m1/information_read_write_m1/inf_write_read_control[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/Q[188]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-105.443 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[3].shift_window_m/data_from_window_m1/Q[92]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-105.338 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[2].conv_m/result_adder/float_add_ip_loop1[3].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-103.578 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/summation_m1/update_ram_summation_loop[0].float_add_IP_update_ram/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-99.370 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/norm_and_activation[5].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-98.609 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/norm_and_activation[1].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-96.805 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/norm_and_activation[4].batch_norm_m/biasadder/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-94.584 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[7].conv_m/result_adder/float_add_ip_loop1[0].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-92.180 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-735] Processed net pl_top_m1/deal_PostImage_m1/summation_m1/sumChannels_m1/addTree_m/add_loop1[1].float_add_IP_mA/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-89.297 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-702] Processed net pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/XOROUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net pl_top_m1/cal_image_m1/shift_window_loop[6].conv_m/result_adder/float_add_ip_loop1[2].float_add_IP_m1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-88.515 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.081 | TNS=-88.515 | WHS=0.011 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 213f694ef

Time (s): cpu = 00:28:20 ; elapsed = 00:09:00 . Memory (MB): peak = 5720.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.081 | TNS=-88.515 | WHS=0.011 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 213f694ef

Time (s): cpu = 00:28:22 ; elapsed = 00:09:02 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:28:22 ; elapsed = 00:09:02 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
193 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:28:43 ; elapsed = 00:09:15 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Administrator/Desktop/posture_rec_zcu_20180518/posture_rec_zcu/posture_rec_zcu.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:39 ; elapsed = 00:00:35 . Memory (MB): peak = 5720.363 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
206 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:14 ; elapsed = 00:01:06 . Memory (MB): peak = 5739.922 ; gain = 19.559
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:49 ; elapsed = 00:00:09 . Memory (MB): peak = 5759.969 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 5759.969 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 18 12:23:07 2018...
