# ------------------------------------------------------------------- #
# Directories location
# ------------------------------------------------------------------- #

set rtl_dir ./../rtl
set tb_dir  ./../tb

# ------------------------------------------------------------------- #
# Mapping destination directory for models
# ------------------------------------------------------------------- #

vlib work
vmap ram_lib work

# ------------------------------------------------------------------- #
# Compiling components of core
# ------------------------------------------------------------------- #

vlog -work ram_lib +incdir+$rtl_dir $rtl_dir/pattern_ram.v

# ------------------------------------------------------------------- #
# Compiling core
# ------------------------------------------------------------------- #

# ------------------------------------------------------------------- #
# Compiling components of Test Bench
# ------------------------------------------------------------------- #

vlog -work ram_lib +incdir+$tb_dir $tb_dir/altera_mf.v
vlog -work ram_lib +incdir+$tb_dir $tb_dir/ram_tb.v

# ------------------------------------------------------------------- #
# Loading the Test Bench
# ------------------------------------------------------------------- #

vsim -lib ram_lib ram_tb

add wave -HEXADECIMAL sim:/ram_tb/*

run 150ns
wave zoom range 0ms 150ns
#q
