TimeQuest Timing Analyzer report for MIPS_System
Thu Mar 21 10:26:36 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_sys'
 13. Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'
 14. Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'
 15. Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'clk_sys'
 17. Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 21. Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'
 22. Slow Model Minimum Pulse Width: 'clk_sys'
 23. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 24. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 25. Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 26. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'clk_sys'
 37. Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'
 38. Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'
 39. Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'
 40. Fast Model Hold: 'clk_sys'
 41. Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'
 42. Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'
 43. Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'
 44. Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'
 45. Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'
 46. Fast Model Minimum Pulse Width: 'clk_sys'
 47. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 48. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'
 49. Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 50. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Multicorner Timing Analysis Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; MIPS_System                                                        ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; MIPS_System.sdc ; OK     ; Thu Mar 21 10:26:30 2024 ;
+-----------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+
; altera_reserved_tck              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { altera_reserved_tck }              ;
; clk_sys                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                    ; { CLOCK_50 }                         ;
; pll0|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; pll0|altpll_component|pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 25.000 ; 75.000  ; 50.00      ; 5         ; 1           ; 90.0  ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
; pll0|altpll_component|pll|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 50.000 ; 100.000 ; 50.00      ; 5         ; 1           ; 180.0 ;        ;           ;            ; false    ; clk_sys ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[2] } ;
+----------------------------------+-----------+---------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                 ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note                                                  ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
; 31.18 MHz  ; 31.18 MHz       ; pll0|altpll_component|pll|clk[0] ;                                                       ;
; 106.53 MHz ; 106.53 MHz      ; clk_sys                          ;                                                       ;
; 343.05 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[2] ; limit due to high minimum pulse width violation (tch) ;
; 343.17 MHz ; 180.05 MHz      ; pll0|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 1.481  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 5.327  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 20.511 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 34.801 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; -1.866 ; -133.184      ;
; pll0|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.645  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.646  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 96.500 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 2.371 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 7.620  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_sys'                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.325      ; 15.880     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.558 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.331      ; 15.809     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.635 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.725     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.638 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.324      ; 15.722     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.712 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.654     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.330      ; 15.651     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.717 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.315      ; 15.634     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.740 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.320      ; 15.616     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.817 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.545     ;
; 1.849 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[76] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 2.326      ; 15.513     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.007     ; 19.631     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
; 5.327 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 19.647     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 20.511 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 4.527      ;
; 20.620 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 4.411      ;
; 20.772 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 4.263      ;
; 20.773 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 4.256      ;
; 20.788 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 4.235      ;
; 20.789 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.050      ; 4.226      ;
; 21.068 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.968      ;
; 21.071 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.965      ;
; 21.074 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.041      ; 3.932      ;
; 21.096 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 3.943      ;
; 21.104 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.939      ;
; 21.107 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 3.937      ;
; 21.113 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.928      ;
; 21.125 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 3.908      ;
; 21.216 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 3.808      ;
; 21.221 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 3.809      ;
; 21.227 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 3.791      ;
; 21.274 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 3.747      ;
; 21.274 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 3.753      ;
; 21.277 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 3.753      ;
; 21.284 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 3.740      ;
; 21.285 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 3.733      ;
; 21.295 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.045      ; 3.715      ;
; 21.305 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 3.737      ;
; 21.320 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.721      ;
; 21.333 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.702      ;
; 21.335 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.706      ;
; 21.361 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 3.672      ;
; 21.364 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.039      ; 3.640      ;
; 21.368 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.673      ;
; 21.389 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 3.649      ;
; 21.398 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.645      ;
; 21.398 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.642      ;
; 21.399 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.637      ;
; 21.403 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 3.635      ;
; 21.403 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 3.636      ;
; 21.407 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.636      ;
; 21.407 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 3.635      ;
; 21.409 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 3.633      ;
; 21.414 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 3.618      ;
; 21.418 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 3.620      ;
; 21.421 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 3.617      ;
; 21.428 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.600      ;
; 21.431 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.610      ;
; 21.437 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.599      ;
; 21.437 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.603      ;
; 21.453 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 3.586      ;
; 21.503 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 3.523      ;
; 21.513 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.045      ; 3.497      ;
; 21.516 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.036      ; 3.485      ;
; 21.518 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.043      ; 3.490      ;
; 21.532 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 3.485      ;
; 21.549 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.494      ;
; 21.555 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 3.490      ;
; 21.555 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 3.490      ;
; 21.558 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.060      ; 3.467      ;
; 21.567 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.476      ;
; 21.576 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.464      ;
; 21.581 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.456      ;
; 21.592 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.036      ; 3.409      ;
; 21.618 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 3.395      ;
; 21.633 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 3.400      ;
; 21.636 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 3.409      ;
; 21.638 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 3.389      ;
; 21.643 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 3.403      ;
; 21.657 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 3.364      ;
; 21.660 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.376      ;
; 21.683 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 3.354      ;
; 21.687 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.354      ;
; 21.701 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 3.332      ;
; 21.710 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.053      ; 3.308      ;
; 21.715 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.058      ; 3.308      ;
; 21.718 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.310      ;
; 21.726 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 3.320      ;
; 21.727 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 3.305      ;
; 21.731 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 3.313      ;
; 21.735 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 3.311      ;
; 21.737 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.298      ;
; 21.739 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.297      ;
; 21.744 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 3.295      ;
; 21.746 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 3.285      ;
; 21.750 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.278      ;
; 21.766 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 3.272      ;
; 21.770 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.266      ;
; 21.776 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 3.256      ;
; 21.780 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 3.246      ;
; 21.793 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 3.235      ;
; 21.846 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.051      ; 3.170      ;
; 21.852 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 3.187      ;
; 21.853 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 3.187      ;
; 21.854 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 3.187      ;
; 21.856 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 3.180      ;
; 21.883 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 3.143      ;
; 21.910 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.043      ; 3.098      ;
; 21.910 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.036      ; 3.091      ;
; 21.912 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.048      ; 3.101      ;
; 21.925 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 3.118      ;
; 21.927 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 3.112      ;
; 21.932 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 3.103      ;
; 21.960 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 3.086      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 15.151     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.916 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.054     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 34.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 15.052     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.814     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.106 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.117     ; 14.813     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.300 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.650     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.305 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.086     ; 14.645     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.356 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.114     ; 14.566     ;
; 35.589 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~480 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 14.363     ;
; 35.589 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~480 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 14.363     ;
; 35.589 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~480 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 14.363     ;
; 35.589 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~480 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.084     ; 14.363     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_sys'                                                                                                                                                                              ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.866 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.786      ;
; -1.863 ; GPIO:uGPIO|HEX3_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.789      ;
; -1.863 ; GPIO:uGPIO|HEX6_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.789      ;
; -1.860 ; GPIO:uGPIO|HEX2_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.792      ;
; -1.860 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.792      ;
; -1.857 ; GPIO:uGPIO|HEX2_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.795      ;
; -1.857 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.795      ;
; -1.856 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.796      ;
; -1.855 ; GPIO:uGPIO|HEX6_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.797      ;
; -1.854 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.798      ;
; -1.716 ; GPIO:uGPIO|HEX3_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.936      ;
; -1.663 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 0.989      ;
; -1.540 ; GPIO:uGPIO|HEX2_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 1.112      ;
; -1.414 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.381      ; 1.233      ;
; -1.395 ; GPIO:uGPIO|HEX2_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.380      ; 1.251      ;
; -1.300 ; GPIO:uGPIO|HEX5_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 1.352      ;
; -1.299 ; GPIO:uGPIO|HEX0_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 1.351      ;
; -1.278 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.370      ;
; -1.277 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[141] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.372      ;
; -1.268 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.377      ;
; -1.259 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.391      ; 1.398      ;
; -1.258 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.388      ; 1.396      ;
; -1.244 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.412      ;
; -1.241 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[139] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.408      ;
; -1.241 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.376      ; 1.401      ;
; -1.237 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.419      ;
; -1.230 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.429      ;
; -1.217 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.374      ; 1.423      ;
; -1.212 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.447      ;
; -1.210 ; GPIO:uGPIO|HEX5_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.397      ; 1.453      ;
; -1.207 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.373      ; 1.432      ;
; -1.204 ; GPIO:uGPIO|HEX5_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.397      ; 1.459      ;
; -1.174 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.481      ;
; -1.151 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.378      ; 1.493      ;
; -1.136 ; GPIO:uGPIO|HEX4_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.523      ;
; -1.129 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.380      ; 1.517      ;
; -1.127 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.381      ; 1.520      ;
; -1.123 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.537      ;
; -1.123 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.532      ;
; -1.115 ; GPIO:uGPIO|HEX4_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.530      ;
; -1.088 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.568      ;
; -1.073 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.586      ;
; -1.059 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[144] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.586      ;
; -1.054 ; GPIO:uGPIO|HEX5_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.605      ;
; -1.051 ; GPIO:uGPIO|HEX4_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.609      ;
; -1.046 ; GPIO:uGPIO|HEX5_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.614      ;
; -1.032 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.628      ;
; -1.030 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.618      ;
; -1.027 ; GPIO:uGPIO|HEX0_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.622      ;
; -1.026 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.630      ;
; -1.023 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.633      ;
; -1.023 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 1.629      ;
; -1.018 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.391      ; 1.639      ;
; -1.013 ; GPIO:uGPIO|HEX0_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 1.637      ;
; -1.011 ; GPIO:uGPIO|HEX2_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.637      ;
; -1.006 ; GPIO:uGPIO|HEX4_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.375      ; 1.635      ;
; -1.003 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.378      ; 1.641      ;
; -1.003 ; GPIO:uGPIO|HEX0_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.400      ; 1.663      ;
; -1.001 ; GPIO:uGPIO|HEX1_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.659      ;
; -1.000 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[123] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.376      ; 1.642      ;
; -0.998 ; GPIO:uGPIO|HEX1_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.662      ;
; -0.991 ; GPIO:uGPIO|HEX0_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.658      ;
; -0.990 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[149] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.375      ; 1.651      ;
; -0.989 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.378      ; 1.655      ;
; -0.988 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.376      ; 1.654      ;
; -0.988 ; GPIO:uGPIO|HEX2_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.380      ; 1.658      ;
; -0.982 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.381      ; 1.665      ;
; -0.978 ; GPIO:uGPIO|HEX0_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.670      ;
; -0.978 ; GPIO:uGPIO|HEX0_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.670      ;
; -0.977 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.372      ; 1.661      ;
; -0.972 ; GPIO:uGPIO|HEX7_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.399      ; 1.693      ;
; -0.970 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[148] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.376      ; 1.672      ;
; -0.968 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.376      ; 1.674      ;
; -0.966 ; GPIO:uGPIO|HEX5_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.386      ; 1.686      ;
; -0.966 ; GPIO:uGPIO|HEX5_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.393      ; 1.693      ;
; -0.936 ; GPIO:uGPIO|HEX5_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.719      ;
; -0.934 ; GPIO:uGPIO|HEX2_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.382      ; 1.714      ;
; -0.922 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.738      ;
; -0.915 ; GPIO:uGPIO|HEX4_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.379      ; 1.730      ;
; -0.897 ; GPIO:uGPIO|HEX4_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.758      ;
; -0.880 ; GPIO:uGPIO|HEX4_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.397      ; 1.783      ;
; -0.862 ; GPIO:uGPIO|HEX1_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.798      ;
; -0.819 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.388      ; 1.835      ;
; -0.813 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.389      ; 1.842      ;
; -0.806 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[138] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.843      ;
; -0.804 ; GPIO:uGPIO|HEX1_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.385      ; 1.847      ;
; -0.803 ; GPIO:uGPIO|HEX1_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.385      ; 1.848      ;
; -0.801 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.855      ;
; -0.801 ; GPIO:uGPIO|HEX1_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.385      ; 1.850      ;
; -0.801 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 1.849      ;
; -0.800 ; GPIO:uGPIO|HEX0_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.404      ; 1.870      ;
; -0.799 ; GPIO:uGPIO|HEX1_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.403      ; 1.870      ;
; -0.797 ; GPIO:uGPIO|HEX0_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.404      ; 1.873      ;
; -0.793 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.394      ; 1.867      ;
; -0.785 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[150] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.383      ; 1.864      ;
; -0.775 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[142] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.377      ; 1.868      ;
; -0.767 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[143] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.377      ; 1.876      ;
; -0.762 ; GPIO:uGPIO|HEX2_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.384      ; 1.888      ;
; -0.755 ; GPIO:uGPIO|HEX5_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.390      ; 1.901      ;
; -0.753 ; GPIO:uGPIO|HEX4_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 2.397      ; 1.910      ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; GPIO:uGPIO|SW_StatusR[10]              ; GPIO:uGPIO|SW_StatusR[10]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[9]               ; GPIO:uGPIO|SW_StatusR[9]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[8]               ; GPIO:uGPIO|SW_StatusR[8]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[6]               ; GPIO:uGPIO|SW_StatusR[6]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[5]               ; GPIO:uGPIO|SW_StatusR[5]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[7]               ; GPIO:uGPIO|SW_StatusR[7]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[17]              ; GPIO:uGPIO|SW_StatusR[17]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[14]              ; GPIO:uGPIO|SW_StatusR[14]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[0]               ; GPIO:uGPIO|SW_StatusR[0]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; TimerCounter:Timer|StatusR[0]          ; TimerCounter:Timer|StatusR[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[4]               ; GPIO:uGPIO|SW_StatusR[4]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[3]              ; GPIO:uGPIO|KEY_StatusR[3]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[3]               ; GPIO:uGPIO|SW_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[1]               ; GPIO:uGPIO|SW_StatusR[1]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[1]              ; GPIO:uGPIO|KEY_StatusR[1]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[2]               ; GPIO:uGPIO|SW_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|KEY_StatusR[2]              ; GPIO:uGPIO|KEY_StatusR[2]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[12]              ; GPIO:uGPIO|SW_StatusR[12]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[13]              ; GPIO:uGPIO|SW_StatusR[13]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[15]              ; GPIO:uGPIO|SW_StatusR[15]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[16]              ; GPIO:uGPIO|SW_StatusR[16]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; GPIO:uGPIO|SW_StatusR[11]              ; GPIO:uGPIO|SW_StatusR[11]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; GPIO:uGPIO|key_detect:key1|c_state.S10 ; GPIO:uGPIO|key_detect:key1|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; GPIO:uGPIO|key_detect:key1|c_state.S1  ; GPIO:uGPIO|key_detect:key1|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; GPIO:uGPIO|key_detect:key3|c_state.S0  ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:key1|c_state.S8  ; GPIO:uGPIO|key_detect:key1|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw13|c_state.S4  ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw15|c_state.S12 ; GPIO:uGPIO|key_detect:sw15|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw13|c_state.S1  ; GPIO:uGPIO|key_detect:sw13|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw15|c_state.S9  ; GPIO:uGPIO|key_detect:sw15|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:key3|c_state.S9  ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw14|c_state.S9  ; GPIO:uGPIO|key_detect:sw14|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key3|c_state.S11 ; GPIO:uGPIO|key_detect:key3|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key3|c_state.S12 ; GPIO:uGPIO|key_detect:key3|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:key1|c_state.S7  ; GPIO:uGPIO|key_detect:key1|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw16|c_state.S0  ; GPIO:uGPIO|key_detect:sw16|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; GPIO:uGPIO|key_detect:sw16|c_state.S5  ; GPIO:uGPIO|key_detect:sw16|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw14|c_state.S0  ; GPIO:uGPIO|key_detect:sw14|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw14|c_state.S8  ; GPIO:uGPIO|key_detect:sw14|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:key3|c_state.S7  ; GPIO:uGPIO|key_detect:key3|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; GPIO:uGPIO|key_detect:sw16|c_state.S6  ; GPIO:uGPIO|key_detect:sw16|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw14|c_state.S10 ; GPIO:uGPIO|key_detect:sw14|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; GPIO:uGPIO|key_detect:key3|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw2|c_state.S1   ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; GPIO:uGPIO|key_detect:key3|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:key3|c_state.S13 ; GPIO:uGPIO|key_detect:key3|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:key1|c_state.S5  ; GPIO:uGPIO|key_detect:key1|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:key1|c_state.S9  ; GPIO:uGPIO|key_detect:key1|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; GPIO:uGPIO|key_detect:sw14|c_state.S6  ; GPIO:uGPIO|key_detect:sw14|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.794      ;
; 0.531 ; TimerCounter:Timer|CounterR[31]        ; TimerCounter:Timer|CounterR[31]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.574 ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.840      ;
; 0.584 ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.850      ;
; 0.647 ; GPIO:uGPIO|key_detect:sw9|c_state.S4   ; GPIO:uGPIO|key_detect:sw9|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.913      ;
; 0.650 ; GPIO:uGPIO|key_detect:sw0|c_state.S0   ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.652 ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.652 ; GPIO:uGPIO|key_detect:sw15|c_state.S4  ; GPIO:uGPIO|key_detect:sw15|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.918      ;
; 0.653 ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.653 ; GPIO:uGPIO|key_detect:sw16|c_state.S4  ; GPIO:uGPIO|key_detect:sw16|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.919      ;
; 0.654 ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.654 ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.654 ; GPIO:uGPIO|key_detect:sw15|c_state.S10 ; GPIO:uGPIO|key_detect:sw15|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.655 ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; GPIO:uGPIO|key_detect:sw1|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.656 ; GPIO:uGPIO|key_detect:sw8|c_state.S0   ; GPIO:uGPIO|key_detect:sw8|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; GPIO:uGPIO|key_detect:sw8|c_state.S8   ; GPIO:uGPIO|key_detect:sw8|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 2.645  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 2.854      ;
; 76.855 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 2.162      ;
; 76.861 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 2.169      ;
; 76.882 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.068      ; 2.184      ;
; 76.891 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 2.198      ;
; 76.893 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 2.192      ;
; 76.898 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 2.203      ;
; 76.906 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 2.222      ;
; 76.919 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 2.220      ;
; 76.926 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 2.219      ;
; 76.957 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 2.269      ;
; 76.998 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 2.306      ;
; 77.018 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 2.314      ;
; 77.032 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.068      ; 2.334      ;
; 77.040 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 2.330      ;
; 77.055 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 2.363      ;
; 77.056 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 2.361      ;
; 77.067 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 2.376      ;
; 77.069 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 2.379      ;
; 77.074 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 2.381      ;
; 77.158 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.044      ; 2.436      ;
; 77.201 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.080      ; 2.515      ;
; 77.204 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 2.501      ;
; 77.209 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 2.502      ;
; 77.227 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 2.519      ;
; 77.234 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 2.546      ;
; 77.243 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.051      ; 2.528      ;
; 77.247 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 2.556      ;
; 77.249 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 2.557      ;
; 77.249 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.079      ; 2.562      ;
; 77.251 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 2.543      ;
; 77.252 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 2.561      ;
; 77.256 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.072      ; 2.562      ;
; 77.268 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.045      ; 2.547      ;
; 77.277 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.036      ; 2.547      ;
; 77.279 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 2.578      ;
; 77.309 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 2.601      ;
; 77.345 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 2.650      ;
; 77.355 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 2.667      ;
; 77.357 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.068      ; 2.659      ;
; 77.378 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 2.677      ;
; 77.388 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 2.698      ;
; 77.409 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 2.702      ;
; 77.422 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.068      ; 2.724      ;
; 77.454 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 2.761      ;
; 77.458 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 2.753      ;
; 77.467 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.051      ; 2.752      ;
; 77.490 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 2.790      ;
; 77.495 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 2.795      ;
; 77.521 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 2.826      ;
; 77.528 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 2.815      ;
; 77.540 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.045      ; 2.819      ;
; 77.557 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 2.873      ;
; 77.562 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.054      ; 2.850      ;
; 77.573 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.083      ; 2.890      ;
; 77.575 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.039      ; 2.848      ;
; 77.584 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 2.884      ;
; 77.589 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.060      ; 2.883      ;
; 77.618 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.039      ; 2.891      ;
; 77.618 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.052      ; 2.904      ;
; 77.637 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 2.929      ;
; 77.640 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.054      ; 2.928      ;
; 77.651 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 2.951      ;
; 77.660 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.080      ; 2.974      ;
; 77.664 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.053      ; 2.951      ;
; 77.668 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.070      ; 2.972      ;
; 77.669 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 2.977      ;
; 77.678 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 2.994      ;
; 77.684 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.054      ; 2.972      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 2.646  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.843      ;
; 52.527 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~243                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 2.830      ;
; 52.645 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~340                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 2.942      ;
; 52.801 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~992                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.101      ; 3.136      ;
; 52.834 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~488                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.054      ; 3.122      ;
; 52.855 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~920                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.060      ; 3.149      ;
; 52.863 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~324                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.172      ;
; 52.912 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~436                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 3.223      ;
; 52.915 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~959                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.090      ; 3.239      ;
; 52.945 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~473                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.249      ;
; 52.963 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~223                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.103      ; 3.300      ;
; 53.007 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~484                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.315      ;
; 53.014 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~225                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 3.333      ;
; 53.020 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~896                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 3.336      ;
; 53.031 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~213                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.338      ;
; 53.032 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~888                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.055      ; 3.321      ;
; 53.044 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~724                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.088      ; 3.366      ;
; 53.047 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~767                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.094      ; 3.375      ;
; 53.052 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1012                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.094      ; 3.380      ;
; 53.090 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~255                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.103      ; 3.427      ;
; 53.097 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~927                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 3.410      ;
; 53.103 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~960                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.101      ; 3.438      ;
; 53.121 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~916                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.431      ;
; 53.132 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~761                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.097      ; 3.463      ;
; 53.162 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~928                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.093      ; 3.489      ;
; 53.162 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~245                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.469      ;
; 53.187 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~912                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.496      ;
; 53.193 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~68                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.500      ;
; 53.208 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~951                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.080      ; 3.522      ;
; 53.227 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~147                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 3.530      ;
; 53.234 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 3.549      ;
; 53.243 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~496                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 3.549      ;
; 53.244 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~986                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 3.564      ;
; 53.250 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~536                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.060      ; 3.544      ;
; 53.267 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~356                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.576      ;
; 53.275 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~880                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.093      ; 3.602      ;
; 53.292 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~506                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.596      ;
; 53.308 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~968                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.618      ;
; 53.316 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~988                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.087      ; 3.637      ;
; 53.316 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~984                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 3.616      ;
; 53.320 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~500                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 3.631      ;
; 53.323 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~320                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 3.632      ;
; 53.347 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~919                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.065      ; 3.646      ;
; 53.351 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~471                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 3.658      ;
; 53.365 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~765                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.110      ; 3.709      ;
; 53.380 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~966                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.690      ;
; 53.383 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~505                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.687      ;
; 53.394 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.055      ; 3.683      ;
; 53.395 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~759                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 3.708      ;
; 53.405 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~434                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.077      ; 3.716      ;
; 53.417 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~64                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.727      ;
; 53.430 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~98                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 3.738      ;
; 53.433 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~720                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.110      ; 3.777      ;
; 53.442 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~628                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.094      ; 3.770      ;
; 53.445 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~882                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.061      ; 3.740      ;
; 53.454 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1023                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.094      ; 3.782      ;
; 53.456 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~43                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 3.760      ;
; 53.461 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~446                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 3.762      ;
; 53.484 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~543                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 3.797      ;
; 53.491 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~469                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.093      ; 3.818      ;
; 53.493 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~701                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.110      ; 3.837      ;
; 53.500 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~90                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.076      ; 3.810      ;
; 53.506 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~487                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.048      ; 3.788      ;
; 53.506 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~917                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.090      ; 3.830      ;
; 53.511 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~467                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 3.830      ;
; 53.529 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~70                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.054      ; 3.817      ;
; 53.530 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~739                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.103      ; 3.867      ;
; 53.534 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~449                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.091      ; 3.859      ;
; 53.537 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~704                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.101      ; 3.872      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 96.500 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 3.535      ;
; 96.500 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 3.535      ;
; 96.500 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 3.535      ;
; 96.500 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 3.535      ;
; 96.500 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 3.535      ;
; 96.500 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 3.535      ;
; 96.500 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 3.535      ;
; 96.500 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 3.535      ;
; 96.500 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.001     ; 3.535      ;
; 96.844 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 3.186      ;
; 96.844 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 3.186      ;
; 96.844 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 3.186      ;
; 96.844 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 3.186      ;
; 96.844 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 3.186      ;
; 96.844 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 3.186      ;
; 97.042 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.008     ; 2.986      ;
; 97.042 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.008     ; 2.986      ;
; 97.042 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.008     ; 2.986      ;
; 97.042 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.008     ; 2.986      ;
; 97.042 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.008     ; 2.986      ;
; 97.073 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.009     ; 2.954      ;
; 97.135 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 2.897      ;
; 97.135 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 2.897      ;
; 97.135 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 2.897      ;
; 97.135 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 2.897      ;
; 97.135 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 2.897      ;
; 97.135 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 2.897      ;
; 97.153 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 2.881      ;
; 97.381 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.650      ;
; 97.399 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 2.632      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.371 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.632      ;
; 2.389 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.650      ;
; 2.617 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.881      ;
; 2.635 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.897      ;
; 2.635 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.897      ;
; 2.635 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.897      ;
; 2.635 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.897      ;
; 2.635 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.897      ;
; 2.635 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 2.897      ;
; 2.697 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 2.954      ;
; 2.728 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.986      ;
; 2.728 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.986      ;
; 2.728 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.986      ;
; 2.728 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.986      ;
; 2.728 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 2.986      ;
; 2.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.186      ;
; 2.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.186      ;
; 2.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.186      ;
; 2.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.186      ;
; 2.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.186      ;
; 2.926 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.186      ;
; 3.270 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.535      ;
; 3.270 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.535      ;
; 3.270 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.535      ;
; 3.270 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.535      ;
; 3.270 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.535      ;
; 3.270 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.535      ;
; 3.270 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.535      ;
; 3.270 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.535      ;
; 3.270 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 3.535      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sys'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 4.741 ; 4.741 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; 4.741 ; 4.741 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; 7.106 ; 7.106 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 7.106 ; 7.106 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 6.943 ; 6.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 6.771 ; 6.771 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 6.678 ; 6.678 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 6.435 ; 6.435 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 3.444 ; 3.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 3.259 ; 3.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 2.820 ; 2.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.038 ; 2.038 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.783 ; 2.783 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.464 ; 2.464 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.617 ; 2.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 3.054 ; 3.054 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 3.386 ; 3.386 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 3.334 ; 3.334 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.245 ; 2.245 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.831 ; 2.831 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.770 ; 2.770 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.302 ; 6.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.435 ; 6.435 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.406 ; 6.406 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 6.319 ; 6.319 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 6.253 ; 6.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -4.490 ; -4.490 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; -4.490 ; -4.490 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; -6.339 ; -6.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -6.876 ; -6.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -6.702 ; -6.702 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -6.388 ; -6.388 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -6.339 ; -6.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.792 ; -1.792 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -3.194 ; -3.194 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -2.735 ; -2.735 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -2.299 ; -2.299 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.792 ; -1.792 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -2.382 ; -2.382 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -2.212 ; -2.212 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -2.364 ; -2.364 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -2.699 ; -2.699 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -2.927 ; -2.927 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -2.812 ; -2.812 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -2.002 ; -2.002 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -2.572 ; -2.572 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -2.527 ; -2.527 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -6.055 ; -6.055 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -6.167 ; -6.167 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -6.149 ; -6.149 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -6.053 ; -6.053 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -6.002 ; -6.002 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 5.692 ; 5.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 5.603 ; 5.603 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 5.309 ; 5.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 5.222 ; 5.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 5.692 ; 5.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 5.633 ; 5.633 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 5.336 ; 5.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 5.347 ; 5.347 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 6.320 ; 6.320 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 6.320 ; 6.320 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 5.491 ; 5.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.962 ; 5.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 5.372 ; 5.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 5.608 ; 5.608 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.606 ; 5.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 5.180 ; 5.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 6.589 ; 6.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 5.929 ; 5.929 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.433 ; 5.433 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.792 ; 5.792 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 6.431 ; 6.431 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.656 ; 5.656 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 6.589 ; 6.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 6.121 ; 6.121 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 7.006 ; 7.006 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 5.767 ; 5.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 6.458 ; 6.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.782 ; 5.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 4.867 ; 4.867 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.094 ; 5.094 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 7.006 ; 7.006 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 5.812 ; 5.812 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 5.208 ; 5.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 5.208 ; 5.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 5.195 ; 5.195 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 4.885 ; 4.885 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 5.109 ; 5.109 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 4.861 ; 4.861 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 5.150 ; 5.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 4.817 ; 4.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 5.130 ; 5.130 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 4.863 ; 4.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.824 ; 4.824 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 4.879 ; 4.879 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.812 ; 4.812 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 5.119 ; 5.119 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 5.130 ; 5.130 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 6.386 ; 6.386 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 6.386 ; 6.386 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 5.567 ; 5.567 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 6.298 ; 6.298 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 5.110 ; 5.110 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 5.576 ; 5.576 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 5.847 ; 5.847 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 5.336 ; 5.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 7.302 ; 7.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 6.067 ; 6.067 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 6.858 ; 6.858 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 5.383 ; 5.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 7.302 ; 7.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 5.518 ; 5.518 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 5.731 ; 5.731 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.900 ; 5.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 6.712 ; 6.712 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 6.256 ; 6.256 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 5.549 ; 5.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 5.307 ; 5.307 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.259 ; 6.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 5.336 ; 5.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 5.204 ; 5.204 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.712 ; 6.712 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 5.956 ; 5.956 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 4.336 ; 4.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 7.903 ; 7.903 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 7.270 ; 7.270 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 7.140 ; 7.140 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.222 ; 6.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 6.816 ; 6.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 6.036 ; 6.036 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 5.918 ; 5.918 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 7.903 ; 7.903 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 7.374 ; 7.374 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 6.650 ; 6.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.561 ; 5.561 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 6.298 ; 6.298 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 6.668 ; 6.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 5.430 ; 5.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 5.776 ; 5.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 6.258 ; 6.258 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 6.255 ; 6.255 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 6.287 ; 6.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 5.704 ; 5.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 5.222 ; 5.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 5.603 ; 5.603 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 5.309 ; 5.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 5.222 ; 5.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 5.692 ; 5.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 5.633 ; 5.633 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 5.336 ; 5.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 5.347 ; 5.347 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 5.180 ; 5.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 6.320 ; 6.320 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 5.491 ; 5.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.962 ; 5.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 5.372 ; 5.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 5.608 ; 5.608 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.606 ; 5.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 5.180 ; 5.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 5.433 ; 5.433 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 5.929 ; 5.929 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.433 ; 5.433 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.792 ; 5.792 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 6.431 ; 6.431 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.656 ; 5.656 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 6.589 ; 6.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 6.121 ; 6.121 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 4.867 ; 4.867 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 5.767 ; 5.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 6.458 ; 6.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.782 ; 5.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 4.867 ; 4.867 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.094 ; 5.094 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 7.006 ; 7.006 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 5.812 ; 5.812 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 4.817 ; 4.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 5.208 ; 5.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 5.195 ; 5.195 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 4.885 ; 4.885 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 5.109 ; 5.109 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 4.861 ; 4.861 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 5.150 ; 5.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 4.817 ; 4.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 4.812 ; 4.812 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 4.863 ; 4.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.824 ; 4.824 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 4.879 ; 4.879 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.812 ; 4.812 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 5.119 ; 5.119 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 5.130 ; 5.130 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 5.110 ; 5.110 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 6.386 ; 6.386 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 5.567 ; 5.567 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 6.298 ; 6.298 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 5.110 ; 5.110 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 5.576 ; 5.576 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 5.847 ; 5.847 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 5.336 ; 5.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 5.383 ; 5.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 6.067 ; 6.067 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 6.858 ; 6.858 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 5.383 ; 5.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 7.302 ; 7.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 5.518 ; 5.518 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 5.731 ; 5.731 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.900 ; 5.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 4.336 ; 4.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 6.256 ; 6.256 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 5.549 ; 5.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 5.307 ; 5.307 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.259 ; 6.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 5.336 ; 5.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 5.204 ; 5.204 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.712 ; 6.712 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 5.956 ; 5.956 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 4.336 ; 4.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 5.430 ; 5.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 7.270 ; 7.270 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 7.140 ; 7.140 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.222 ; 6.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 6.816 ; 6.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 6.036 ; 6.036 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 5.918 ; 5.918 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 7.903 ; 7.903 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 7.374 ; 7.374 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 6.650 ; 6.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.561 ; 5.561 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 6.298 ; 6.298 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 6.668 ; 6.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 5.430 ; 5.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 5.776 ; 5.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 6.258 ; 6.258 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 6.255 ; 6.255 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 6.287 ; 6.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 5.704 ; 5.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 8.724  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 15.376 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 22.840 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 42.328 ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; -1.367 ; -139.364      ;
; pll0|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 2.318  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 2.321  ; 0.000         ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Recovery Summary                               ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 98.228 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Removal Summary                               ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 1.242 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk_sys                          ; 7.620  ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[2] ; 47.223 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.000 ; 0.000         ;
; altera_reserved_tck              ; 97.778 ; 0.000         ;
+----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_sys'                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.724 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.539      ; 7.847      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.784 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.785      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.788 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.537      ; 7.781      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.544      ; 7.777      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.846 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.529      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.715      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.863 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.542      ; 7.711      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.906 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.653      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.910 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57] ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.527      ; 7.649      ;
; 8.911 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]    ; pll0|altpll_component|pll|clk[1] ; clk_sys     ; 15.000       ; 1.533      ; 7.654      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg2  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg1  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg        ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.016     ; 9.607      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10 ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg9  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
; 15.376 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 25.000       ; -0.014     ; 9.609      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 22.840 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 2.228      ;
; 22.871 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 2.205      ;
; 22.987 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 2.085      ;
; 22.988 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 2.079      ;
; 22.998 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 2.063      ;
; 23.003 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.055      ; 2.051      ;
; 23.105 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.967      ;
; 23.118 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.046      ; 1.927      ;
; 23.130 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.940      ;
; 23.136 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.925      ;
; 23.137 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.936      ;
; 23.137 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.929      ;
; 23.145 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 1.910      ;
; 23.152 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.923      ;
; 23.167 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 1.913      ;
; 23.168 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.909      ;
; 23.175 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.891      ;
; 23.176 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.082      ; 1.905      ;
; 23.179 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.879      ;
; 23.180 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 1.875      ;
; 23.180 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.884      ;
; 23.180 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.062      ; 1.881      ;
; 23.188 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 1.860      ;
; 23.225 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.852      ;
; 23.239 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.043      ; 1.803      ;
; 23.242 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.071      ; 1.828      ;
; 23.254 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.820      ;
; 23.261 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.815      ;
; 23.263 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.813      ;
; 23.269 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.805      ;
; 23.272 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.803      ;
; 23.272 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.049      ; 1.776      ;
; 23.274 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.040      ; 1.765      ;
; 23.279 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 1.799      ;
; 23.280 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.791      ;
; 23.281 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.792      ;
; 23.282 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.794      ;
; 23.287 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.786      ;
; 23.293 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 1.776      ;
; 23.296 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 1.782      ;
; 23.297 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 1.782      ;
; 23.298 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.777      ;
; 23.304 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.772      ;
; 23.304 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.761      ;
; 23.305 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 1.773      ;
; 23.314 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 1.765      ;
; 23.317 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.040      ; 1.722      ;
; 23.321 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.047      ; 1.725      ;
; 23.322 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.750      ;
; 23.323 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.753      ;
; 23.325 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.748      ;
; 23.331 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.720      ;
; 23.337 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 1.718      ;
; 23.349 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.056      ; 1.706      ;
; 23.357 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.706      ;
; 23.357 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.082      ; 1.724      ;
; 23.362 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.063      ; 1.700      ;
; 23.365 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 1.714      ;
; 23.373 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.704      ;
; 23.378 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.694      ;
; 23.379 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.694      ;
; 23.401 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.080      ; 1.678      ;
; 23.411 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.671      ;
; 23.413 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 1.667      ;
; 23.425 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.657      ;
; 23.429 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 1.640      ;
; 23.429 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.631      ;
; 23.430 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 1.639      ;
; 23.432 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.639      ;
; 23.433 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.065      ; 1.631      ;
; 23.433 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.078      ; 1.644      ;
; 23.434 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.076      ; 1.641      ;
; 23.444 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.074      ; 1.629      ;
; 23.446 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.059      ; 1.612      ;
; 23.447 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.618      ;
; 23.447 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.624      ;
; 23.448 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.072      ; 1.623      ;
; 23.457 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.070      ; 1.612      ;
; 23.461 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.615      ;
; 23.461 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.621      ;
; 23.462 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.067      ; 1.604      ;
; 23.464 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.081      ; 1.616      ;
; 23.467 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.605      ;
; 23.467 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.605      ;
; 23.468 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.606      ;
; 23.470 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.066      ; 1.595      ;
; 23.473 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.590      ;
; 23.473 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.083      ; 1.609      ;
; 23.475 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.069      ; 1.593      ;
; 23.487 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.040      ; 1.552      ;
; 23.494 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 1.584      ;
; 23.498 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.055      ; 1.556      ;
; 23.544 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.075      ; 1.530      ;
; 23.544 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.079      ; 1.534      ;
; 23.546 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.052      ; 1.505      ;
; 23.547 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.077      ; 1.529      ;
; 23.552 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.073      ; 1.520      ;
; 23.571 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.064      ; 1.492      ;
; 23.572 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.068      ; 1.495      ;
; 23.572 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; 0.061      ; 1.488      ;
+--------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.328 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~448 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.640      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.354 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~87  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.631      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~23  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.047     ; 7.630      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.485 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~863 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.450      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.486 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~607 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.097     ; 7.449      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.530 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~416 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.436      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.534 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~384 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.066     ; 7.432      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_we_reg        ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg0  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg1  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg2  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg3  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg4  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg5  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg6  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg7  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg8  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg9  ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.609 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_address_reg10 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~735 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.094     ; 7.329      ;
; 42.680 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; mips:mips_cpu|datapath:dp|regfile:rf|rf~480 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.288      ;
; 42.680 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~480 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.288      ;
; 42.680 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~480 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.288      ;
; 42.680 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; mips:mips_cpu|datapath:dp|regfile:rf|rf~480 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 50.000       ; -0.064     ; 7.288      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_sys'                                                                                                                                                                              ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.367 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.390      ;
; -1.365 ; GPIO:uGPIO|HEX3_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.392      ;
; -1.365 ; GPIO:uGPIO|HEX6_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.392      ;
; -1.364 ; GPIO:uGPIO|HEX2_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.393      ;
; -1.364 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.393      ;
; -1.362 ; GPIO:uGPIO|HEX2_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.395      ;
; -1.361 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.396      ;
; -1.360 ; GPIO:uGPIO|HEX6_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.397      ;
; -1.360 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.397      ;
; -1.359 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.398      ;
; -1.274 ; GPIO:uGPIO|HEX3_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.483      ;
; -1.273 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.484      ;
; -1.198 ; GPIO:uGPIO|HEX2_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.559      ;
; -1.159 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.600      ; 0.593      ;
; -1.155 ; GPIO:uGPIO|HEX2_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.600      ; 0.597      ;
; -1.087 ; GPIO:uGPIO|HEX5_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.669      ;
; -1.086 ; GPIO:uGPIO|HEX0_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 0.669      ;
; -1.086 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.613      ; 0.679      ;
; -1.080 ; GPIO:uGPIO|HEX5_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.617      ; 0.689      ;
; -1.075 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.613      ; 0.690      ;
; -1.073 ; GPIO:uGPIO|HEX5_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.617      ; 0.696      ;
; -1.072 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[133] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.686      ;
; -1.070 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[141] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.684      ;
; -1.069 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[130] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.685      ;
; -1.062 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[139] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.692      ;
; -1.061 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.608      ; 0.699      ;
; -1.059 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.703      ;
; -1.057 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.608      ; 0.703      ;
; -1.056 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[129] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.597      ; 0.693      ;
; -1.052 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[145] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.599      ; 0.699      ;
; -1.043 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.599      ; 0.708      ;
; -1.040 ; GPIO:uGPIO|HEX4_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.613      ; 0.725      ;
; -1.039 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.594      ; 0.707      ;
; -1.033 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.593      ; 0.712      ;
; -1.029 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.725      ;
; -1.026 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.615      ; 0.741      ;
; -1.022 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 0.733      ;
; -1.019 ; GPIO:uGPIO|HEX4_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.598      ; 0.731      ;
; -1.017 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.745      ;
; -1.001 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.761      ;
; -1.000 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.607      ; 0.759      ;
; -0.991 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.613      ; 0.774      ;
; -0.987 ; GPIO:uGPIO|HEX0_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.620      ; 0.785      ;
; -0.985 ; GPIO:uGPIO|HEX1_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.614      ; 0.781      ;
; -0.982 ; GPIO:uGPIO|HEX1_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.614      ; 0.784      ;
; -0.978 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[144] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.598      ; 0.772      ;
; -0.975 ; GPIO:uGPIO|HEX4_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.615      ; 0.792      ;
; -0.975 ; GPIO:uGPIO|HEX5_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.614      ; 0.791      ;
; -0.974 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[131] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.780      ;
; -0.973 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[136] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.613      ; 0.792      ;
; -0.971 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.791      ;
; -0.968 ; GPIO:uGPIO|HEX5_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.615      ; 0.799      ;
; -0.967 ; GPIO:uGPIO|HEX7_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.615      ; 0.800      ;
; -0.965 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.797      ;
; -0.964 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.792      ;
; -0.961 ; GPIO:uGPIO|HEX2_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 0.792      ;
; -0.957 ; GPIO:uGPIO|HEX0_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 0.798      ;
; -0.952 ; GPIO:uGPIO|HEX0_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.802      ;
; -0.949 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[134] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.812      ;
; -0.947 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[151] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.597      ; 0.802      ;
; -0.947 ; GPIO:uGPIO|HEX4_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.595      ; 0.800      ;
; -0.947 ; GPIO:uGPIO|HEX2_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.600      ; 0.805      ;
; -0.942 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.613      ; 0.823      ;
; -0.941 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[123] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.596      ; 0.807      ;
; -0.940 ; GPIO:uGPIO|HEX0_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.814      ;
; -0.939 ; GPIO:uGPIO|HEX4_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.598      ; 0.811      ;
; -0.937 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.598      ; 0.813      ;
; -0.936 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[124] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.596      ; 0.812      ;
; -0.935 ; GPIO:uGPIO|HEX0_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 0.818      ;
; -0.934 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[149] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.594      ; 0.812      ;
; -0.934 ; GPIO:uGPIO|HEX0_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 0.819      ;
; -0.933 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 0.820      ;
; -0.930 ; GPIO:uGPIO|HEX4_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.617      ; 0.839      ;
; -0.929 ; GPIO:uGPIO|HEX5_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.827      ;
; -0.925 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[148] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.595      ; 0.822      ;
; -0.925 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.592      ; 0.819      ;
; -0.925 ; GPIO:uGPIO|HEX4_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.610      ; 0.837      ;
; -0.921 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[122] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.596      ; 0.827      ;
; -0.918 ; GPIO:uGPIO|HEX5_R[2]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.614      ; 0.848      ;
; -0.909 ; GPIO:uGPIO|HEX2_R[0]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.601      ; 0.844      ;
; -0.901 ; GPIO:uGPIO|HEX5_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.607      ; 0.858      ;
; -0.898 ; GPIO:uGPIO|HEX1_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.614      ; 0.868      ;
; -0.878 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[135] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.880      ;
; -0.878 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.883      ;
; -0.873 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[138] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.602      ; 0.881      ;
; -0.871 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.604      ; 0.885      ;
; -0.870 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[140] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.609      ; 0.891      ;
; -0.870 ; GPIO:uGPIO|HEX0_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.620      ; 0.902      ;
; -0.869 ; GPIO:uGPIO|HEX1_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.623      ; 0.906      ;
; -0.869 ; GPIO:uGPIO|HEX1_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.605      ; 0.888      ;
; -0.868 ; GPIO:uGPIO|HEX0_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]   ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.623      ; 0.907      ;
; -0.868 ; GPIO:uGPIO|HEX1_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]  ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.890      ;
; -0.866 ; GPIO:uGPIO|HEX1_R[5]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.606      ; 0.892      ;
; -0.865 ; GPIO:uGPIO|HEX0_R[6]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.623      ; 0.910      ;
; -0.862 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.613      ; 0.903      ;
; -0.860 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[150] ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.603      ; 0.895      ;
; -0.854 ; GPIO:uGPIO|HEX0_R[3]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.625      ; 0.923      ;
; -0.854 ; GPIO:uGPIO|HEX0_R[1]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]      ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.625      ; 0.923      ;
; -0.854 ; GPIO:uGPIO|HEX4_R[4]                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]     ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.617      ; 0.915      ;
; -0.851 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]    ; pll0|altpll_component|pll|clk[0] ; clk_sys     ; 0.000        ; 1.611      ; 0.912      ;
+--------+---------------------------------------------+--------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; GPIO:uGPIO|SW_StatusR[10]              ; GPIO:uGPIO|SW_StatusR[10]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[9]               ; GPIO:uGPIO|SW_StatusR[9]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[8]               ; GPIO:uGPIO|SW_StatusR[8]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[6]               ; GPIO:uGPIO|SW_StatusR[6]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[5]               ; GPIO:uGPIO|SW_StatusR[5]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[7]               ; GPIO:uGPIO|SW_StatusR[7]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[17]              ; GPIO:uGPIO|SW_StatusR[17]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[14]              ; GPIO:uGPIO|SW_StatusR[14]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[0]               ; GPIO:uGPIO|SW_StatusR[0]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; TimerCounter:Timer|StatusR[0]          ; TimerCounter:Timer|StatusR[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[4]               ; GPIO:uGPIO|SW_StatusR[4]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[3]              ; GPIO:uGPIO|KEY_StatusR[3]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[3]               ; GPIO:uGPIO|SW_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[1]               ; GPIO:uGPIO|SW_StatusR[1]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[1]              ; GPIO:uGPIO|KEY_StatusR[1]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[2]               ; GPIO:uGPIO|SW_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|KEY_StatusR[2]              ; GPIO:uGPIO|KEY_StatusR[2]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[12]              ; GPIO:uGPIO|SW_StatusR[12]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[13]              ; GPIO:uGPIO|SW_StatusR[13]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[15]              ; GPIO:uGPIO|SW_StatusR[15]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[16]              ; GPIO:uGPIO|SW_StatusR[16]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; GPIO:uGPIO|SW_StatusR[11]              ; GPIO:uGPIO|SW_StatusR[11]              ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; GPIO:uGPIO|key_detect:key1|c_state.S10 ; GPIO:uGPIO|key_detect:key1|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key3|c_state.S0  ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key1|c_state.S1  ; GPIO:uGPIO|key_detect:key1|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:key1|c_state.S8  ; GPIO:uGPIO|key_detect:key1|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw13|c_state.S4  ; GPIO:uGPIO|key_detect:sw13|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw14|c_state.S9  ; GPIO:uGPIO|key_detect:sw14|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw13|c_state.S1  ; GPIO:uGPIO|key_detect:sw13|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw15|c_state.S12 ; GPIO:uGPIO|key_detect:sw15|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw16|c_state.S0  ; GPIO:uGPIO|key_detect:sw16|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw14|c_state.S0  ; GPIO:uGPIO|key_detect:sw14|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw14|c_state.S8  ; GPIO:uGPIO|key_detect:sw14|c_state.S9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key3|c_state.S9  ; GPIO:uGPIO|key_detect:key3|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key3|c_state.S11 ; GPIO:uGPIO|key_detect:key3|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key3|c_state.S12 ; GPIO:uGPIO|key_detect:key3|c_state.S13 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:key1|c_state.S7  ; GPIO:uGPIO|key_detect:key1|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw15|c_state.S9  ; GPIO:uGPIO|key_detect:sw15|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; GPIO:uGPIO|key_detect:sw16|c_state.S5  ; GPIO:uGPIO|key_detect:sw16|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:key3|c_state.S7  ; GPIO:uGPIO|key_detect:key3|c_state.S8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; GPIO:uGPIO|key_detect:sw16|c_state.S6  ; GPIO:uGPIO|key_detect:sw16|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw14|c_state.S10 ; GPIO:uGPIO|key_detect:sw14|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; TimerCounter:Timer|CounterR[31]        ; TimerCounter:Timer|CounterR[31]        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:key3|c_state.S5  ; GPIO:uGPIO|key_detect:key3|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:key3|c_state.S13 ; GPIO:uGPIO|key_detect:key3|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:key1|c_state.S9  ; GPIO:uGPIO|key_detect:key1|c_state.S10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; GPIO:uGPIO|key_detect:key3|c_state.S1  ; GPIO:uGPIO|key_detect:key3|c_state.S2  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; GPIO:uGPIO|key_detect:key1|c_state.S5  ; GPIO:uGPIO|key_detect:key1|c_state.S6  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; GPIO:uGPIO|key_detect:sw2|c_state.S1   ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; GPIO:uGPIO|key_detect:sw14|c_state.S6  ; GPIO:uGPIO|key_detect:sw14|c_state.S7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.270 ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.422      ;
; 0.275 ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.427      ;
; 0.288 ; GPIO:uGPIO|key_detect:sw0|c_state.S0   ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.288 ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; GPIO:uGPIO|key_detect:sw8|c_state.S0   ; GPIO:uGPIO|key_detect:sw8|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; GPIO:uGPIO|key_detect:sw15|c_state.S0  ; GPIO:uGPIO|key_detect:sw15|c_state.S1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.293 ; GPIO:uGPIO|key_detect:sw7|c_state.S0   ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; GPIO:uGPIO|key_detect:sw1|c_state.S0   ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.445      ;
; 0.296 ; GPIO:uGPIO|key_detect:sw2|c_state.S0   ; GPIO:uGPIO|key_detect:sw2|c_state.S1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.311 ; GPIO:uGPIO|key_detect:key3|c_state.S3  ; GPIO:uGPIO|key_detect:key3|c_state.S4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.463      ;
; 0.313 ; GPIO:uGPIO|key_detect:sw9|c_state.S4   ; GPIO:uGPIO|key_detect:sw9|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.465      ;
; 0.314 ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; GPIO:uGPIO|key_detect:sw15|c_state.S4  ; GPIO:uGPIO|key_detect:sw15|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; GPIO:uGPIO|key_detect:sw16|c_state.S4  ; GPIO:uGPIO|key_detect:sw16|c_state.S5  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.316 ; GPIO:uGPIO|key_detect:sw8|c_state.S8   ; GPIO:uGPIO|key_detect:sw8|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
; 0.316 ; GPIO:uGPIO|key_detect:sw5|c_state.S2   ; GPIO:uGPIO|key_detect:sw5|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0 ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0  ; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 0.000        ; -0.018     ; 2.438      ;
; 51.121 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~243                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.323      ;
; 51.170 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~340                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.058      ; 1.366      ;
; 51.238 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~992                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.093      ; 1.469      ;
; 51.252 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~959                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.084      ; 1.474      ;
; 51.255 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~488                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.050      ; 1.443      ;
; 51.259 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~920                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.054      ; 1.451      ;
; 51.259 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~324                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.465      ;
; 51.268 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~436                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.478      ;
; 51.295 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~223                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.092      ; 1.525      ;
; 51.303 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~473                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.505      ;
; 51.316 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~896                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.075      ; 1.529      ;
; 51.319 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~255                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.092      ; 1.549      ;
; 51.321 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~927                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.532      ;
; 51.329 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~724                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.082      ; 1.549      ;
; 51.331 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~767                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.087      ; 1.556      ;
; 51.335 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~916                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.543      ;
; 51.338 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~225                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 1.554      ;
; 51.343 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~484                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 1.548      ;
; 51.345 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1012                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 1.569      ;
; 51.358 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~213                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.562      ;
; 51.366 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~960                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.094      ; 1.598      ;
; 51.367 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~888                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.049      ; 1.554      ;
; 51.368 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~761                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 1.595      ;
; 51.372 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~928                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 1.596      ;
; 51.385 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~245                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.589      ;
; 51.392 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~68                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 1.597      ;
; 51.396 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~912                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.602      ;
; 51.401 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~356                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.607      ;
; 51.407 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~97                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.619      ;
; 51.412 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~147                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.614      ;
; 51.414 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~500                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.624      ;
; 51.422 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~536                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.054      ; 1.614      ;
; 51.436 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~951                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.074      ; 1.648      ;
; 51.437 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~986                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.079      ; 1.654      ;
; 51.440 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~496                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.644      ;
; 51.447 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~880                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.085      ; 1.670      ;
; 51.449 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~320                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.656      ;
; 51.457 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~988                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.081      ; 1.676      ;
; 51.458 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~505                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.064      ; 1.660      ;
; 51.458 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~919                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.059      ; 1.655      ;
; 51.469 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~471                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.067      ; 1.674      ;
; 51.471 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~984                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.061      ; 1.670      ;
; 51.475 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~1023                                                                                    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.087      ; 1.700      ;
; 51.481 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~543                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.073      ; 1.692      ;
; 51.482 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~765                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.103      ; 1.723      ;
; 51.484 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~64                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.692      ;
; 51.487 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~968                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.695      ;
; 51.491 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~506                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.063      ; 1.692      ;
; 51.495 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~966                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.070      ; 1.703      ;
; 51.501 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~434                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.711      ;
; 51.506 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~628                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 1.730      ;
; 51.511 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~759                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.072      ; 1.721      ;
; 51.514 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~98                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.069      ; 1.721      ;
; 51.515 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~720                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_datain_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.102      ; 1.755      ;
; 51.519 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~704                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.094      ; 1.751      ;
; 51.521 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~917                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.083      ; 1.742      ;
; 51.523 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~43                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.066      ; 1.727      ;
; 51.528 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~469                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.086      ; 1.752      ;
; 51.535 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~370                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.050      ; 1.723      ;
; 51.536 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~882                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.055      ; 1.729      ;
; 51.537 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~701                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.103      ; 1.778      ;
; 51.541 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~575                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.084      ; 1.763      ;
; 51.547 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~446                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.062      ; 1.747      ;
; 51.547 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~70                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.049      ; 1.734      ;
; 51.548 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~90                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.068      ; 1.754      ;
; 51.556 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~640                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.071      ; 1.765      ;
; 51.556 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~117                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.089      ; 1.783      ;
; 51.558 ; mips:mips_cpu|datapath:dp|regfile:rf|rf~467                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_datain_reg1 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; -50.000      ; 0.078      ; 1.774      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 2.442      ;
; 75.870 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.080      ; 1.088      ;
; 75.873 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 1.086      ;
; 75.880 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.102      ;
; 75.881 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 1.095      ;
; 75.902 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 1.111      ;
; 75.906 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 1.118      ;
; 75.910 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 1.111      ;
; 75.913 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 1.118      ;
; 75.915 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.072      ; 1.125      ;
; 75.928 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.070      ; 1.136      ;
; 75.932 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 1.146      ;
; 75.945 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.070      ; 1.153      ;
; 75.954 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.059      ; 1.151      ;
; 75.954 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.065      ; 1.157      ;
; 75.961 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 1.173      ;
; 75.965 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 1.179      ;
; 75.966 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.077      ; 1.181      ;
; 75.974 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 1.190      ;
; 75.977 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 1.190      ;
; 76.006 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.076      ; 1.220      ;
; 76.011 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.082      ; 1.231      ;
; 76.015 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.048      ; 1.201      ;
; 76.026 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.068      ; 1.232      ;
; 76.037 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.080      ; 1.255      ;
; 76.049 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.249      ;
; 76.054 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 1.270      ;
; 76.057 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.078      ; 1.273      ;
; 76.058 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.066      ; 1.262      ;
; 76.059 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.259      ;
; 76.059 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.259      ;
; 76.061 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.080      ; 1.279      ;
; 76.062 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 1.274      ;
; 76.074 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.079      ; 1.291      ;
; 76.077 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.061      ; 1.276      ;
; 76.092 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.285      ;
; 76.096 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.079      ; 1.313      ;
; 76.106 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 1.317      ;
; 76.110 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.297      ;
; 76.116 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.071      ; 1.325      ;
; 76.121 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg0   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.040      ; 1.299      ;
; 76.127 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.067      ; 1.332      ;
; 76.130 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 1.337      ;
; 76.138 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.070      ; 1.346      ;
; 76.147 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.075      ; 1.360      ;
; 76.149 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.064      ; 1.351      ;
; 76.150 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.062      ; 1.350      ;
; 76.164 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 1.371      ;
; 76.166 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 1.362      ;
; 76.183 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.055      ; 1.376      ;
; 76.184 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.074      ; 1.396      ;
; 76.207 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.429      ;
; 76.213 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 1.420      ;
; 76.217 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.081      ; 1.436      ;
; 76.218 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.085      ; 1.441      ;
; 76.223 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg0  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.417      ;
; 76.227 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_address_reg7  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.063      ; 1.428      ;
; 76.228 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.043      ; 1.409      ;
; 76.231 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.084      ; 1.453      ;
; 76.234 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.057      ; 1.429      ;
; 76.245 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 1.441      ;
; 76.247 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.049      ; 1.434      ;
; 76.248 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.069      ; 1.455      ;
; 76.250 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_address_reg4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.077      ; 1.465      ;
; 76.251 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.058      ; 1.447      ;
; 76.251 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.056      ; 1.445      ;
; 76.254 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.073      ; 1.465      ;
; 76.256 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]                                                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg3  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.070      ; 1.464      ;
; 76.257 ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12]                                                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; -75.000      ; 0.043      ; 1.438      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 98.228 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.001      ; 1.805      ;
; 98.228 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.001      ; 1.805      ;
; 98.228 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.001      ; 1.805      ;
; 98.228 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.001      ; 1.805      ;
; 98.228 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.001      ; 1.805      ;
; 98.228 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.001      ; 1.805      ;
; 98.228 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.001      ; 1.805      ;
; 98.228 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.001      ; 1.805      ;
; 98.228 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.001      ; 1.805      ;
; 98.371 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 1.656      ;
; 98.371 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 1.656      ;
; 98.371 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 1.656      ;
; 98.371 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 1.656      ;
; 98.371 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 1.656      ;
; 98.371 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.005     ; 1.656      ;
; 98.461 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.565      ;
; 98.461 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.565      ;
; 98.461 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.565      ;
; 98.461 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.565      ;
; 98.461 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.006     ; 1.565      ;
; 98.474 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.007     ; 1.551      ;
; 98.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 1.528      ;
; 98.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 1.528      ;
; 98.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 1.528      ;
; 98.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 1.528      ;
; 98.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 1.528      ;
; 98.502 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.002     ; 1.528      ;
; 98.514 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; 0.000      ; 1.518      ;
; 98.629 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.004     ; 1.399      ;
; 98.638 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 100.000      ; -0.003     ; 1.391      ;
+--------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'pll0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.242 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[30] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.391      ;
; 1.251 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[31] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 1.399      ;
; 1.366 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[13] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.378 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[10] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.528      ;
; 1.378 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[11] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.528      ;
; 1.378 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[12] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.528      ;
; 1.378 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[16] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.528      ;
; 1.378 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[21] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.528      ;
; 1.378 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[24] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.528      ;
; 1.406 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.551      ;
; 1.419 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[6]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.565      ;
; 1.419 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[9]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.565      ;
; 1.419 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[15] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.565      ;
; 1.419 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[23] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.565      ;
; 1.419 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[27] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.565      ;
; 1.509 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[7]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.656      ;
; 1.509 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[17] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.656      ;
; 1.509 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[18] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.656      ;
; 1.509 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[19] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.656      ;
; 1.509 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[25] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.656      ;
; 1.509 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[26] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.656      ;
; 1.652 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.805      ;
; 1.652 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[3]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.805      ;
; 1.652 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[4]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.805      ;
; 1.652 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[8]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.805      ;
; 1.652 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[14] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.805      ;
; 1.652 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[20] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.805      ;
; 1.652 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[22] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.805      ;
; 1.652 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[28] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.805      ;
; 1.652 ; reset_ff  ; mips:mips_cpu|datapath:dp|flopr:pcreg|q[29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.805      ;
+-------+-----------+---------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sys'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg1    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg10   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg11   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg12   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg13   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg14   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg15   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg16   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg17   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg2    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg3    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg4    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg5    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg6    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg7    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg8    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_datain_reg9    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a100~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a101~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a102~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a103~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a104~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a105~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a106~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a107~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg12 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clk_sys ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2t14:auto_generated|altsyncram_ahq1:altsyncram1|ram_block2a108~portb_datain_reg13 ;
+-------+--------------+----------------+------------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_address_reg4  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[2]'                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ;
; 47.223 ; 50.000       ; 2.777          ; High Pulse Width ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
; 47.223 ; 50.000       ; 2.777          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[2] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX0_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX1_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX2_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX3_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX4_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX5_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[1] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[2] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[3] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[4] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[5] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX6_R[6] ;
; 49.000 ; 50.000       ; 1.000          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
; 49.000 ; 50.000       ; 1.000          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; GPIO:uGPIO|HEX7_R[0] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 2.577 ; 2.577 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; 2.577 ; 2.577 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; 4.172 ; 4.172 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 4.172 ; 4.172 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 4.070 ; 4.070 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 3.990 ; 3.990 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 3.973 ; 3.973 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 3.822 ; 3.822 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 1.914 ; 1.914 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 1.796 ; 1.796 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 1.560 ; 1.560 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 1.162 ; 1.162 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 1.540 ; 1.540 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 1.339 ; 1.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 1.469 ; 1.469 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 1.781 ; 1.781 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 1.880 ; 1.880 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 1.856 ; 1.856 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 1.285 ; 1.285 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 1.575 ; 1.575 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 1.544 ; 1.544 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 3.744 ; 3.744 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 3.822 ; 3.822 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 3.804 ; 3.804 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 3.751 ; 3.751 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 3.762 ; 3.762 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -2.448 ; -2.448 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; -2.448 ; -2.448 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; -3.770 ; -3.770 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -4.052 ; -4.052 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -3.943 ; -3.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -3.776 ; -3.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -3.770 ; -3.770 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.029 ; -1.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -1.776 ; -1.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -1.529 ; -1.529 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.294 ; -1.294 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.029 ; -1.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.339 ; -1.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.200 ; -1.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.329 ; -1.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.603 ; -1.603 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.658 ; -1.658 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -1.589 ; -1.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.155 ; -1.155 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.447 ; -1.447 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.416 ; -1.416 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.610 ; -3.610 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.693 ; -3.693 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.677 ; -3.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -3.613 ; -3.613 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -3.625 ; -3.625 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.884 ; 2.884 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.805 ; 2.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.660 ; 2.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.884 ; 2.884 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.670 ; 2.670 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 3.111 ; 3.111 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 3.111 ; 3.111 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 2.788 ; 2.788 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.896 ; 2.896 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 2.650 ; 2.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.764 ; 2.764 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.756 ; 2.756 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 2.589 ; 2.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 3.296 ; 3.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 2.925 ; 2.925 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.886 ; 2.886 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 3.134 ; 3.134 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.803 ; 2.803 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 3.296 ; 3.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.972 ; 2.972 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 3.474 ; 3.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.789 ; 2.789 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 3.275 ; 3.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.805 ; 2.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.540 ; 2.540 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 3.474 ; 3.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.814 ; 2.814 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.564 ; 2.564 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 2.564 ; 2.564 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 2.564 ; 2.564 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.432 ; 2.432 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.500 ; 2.500 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.414 ; 2.414 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.532 ; 2.532 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.372 ; 2.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.515 ; 2.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.403 ; 2.403 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.366 ; 2.366 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.405 ; 2.405 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.442 ; 2.442 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.359 ; 2.359 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.498 ; 2.498 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.515 ; 2.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 3.111 ; 3.111 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 3.111 ; 3.111 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.810 ; 2.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 3.084 ; 3.084 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.551 ; 2.551 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.729 ; 2.729 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.842 ; 2.842 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.635 ; 2.635 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 3.727 ; 3.727 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 3.030 ; 3.030 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 3.471 ; 3.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.698 ; 2.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 3.727 ; 3.727 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.787 ; 2.787 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 2.861 ; 2.861 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.963 ; 2.963 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 3.429 ; 3.429 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 3.105 ; 3.105 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 2.820 ; 2.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 2.707 ; 2.707 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.098 ; 3.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 2.738 ; 2.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 2.677 ; 2.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.429 ; 3.429 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 2.936 ; 2.936 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.203 ; 2.203 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 3.882 ; 3.882 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.728 ; 3.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.563 ; 3.563 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.144 ; 3.144 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 3.441 ; 3.441 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 3.089 ; 3.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 3.045 ; 3.045 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.882 ; 3.882 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.650 ; 3.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 3.373 ; 3.373 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.850 ; 2.850 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 3.160 ; 3.160 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 3.327 ; 3.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.791 ; 2.791 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.968 ; 2.968 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 3.152 ; 3.152 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 3.148 ; 3.148 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 3.150 ; 3.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.864 ; 2.864 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.805 ; 2.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.660 ; 2.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.884 ; 2.884 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.670 ; 2.670 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.589 ; 2.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 3.111 ; 3.111 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 2.788 ; 2.788 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.896 ; 2.896 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 2.650 ; 2.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.764 ; 2.764 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.756 ; 2.756 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 2.589 ; 2.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 2.925 ; 2.925 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.886 ; 2.886 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 3.134 ; 3.134 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.803 ; 2.803 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 3.296 ; 3.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.972 ; 2.972 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.789 ; 2.789 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 3.275 ; 3.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.805 ; 2.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.540 ; 2.540 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 3.474 ; 3.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.814 ; 2.814 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.372 ; 2.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 2.564 ; 2.564 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 2.564 ; 2.564 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.432 ; 2.432 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.500 ; 2.500 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.414 ; 2.414 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.532 ; 2.532 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.372 ; 2.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.359 ; 2.359 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.403 ; 2.403 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.366 ; 2.366 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.405 ; 2.405 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.442 ; 2.442 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.359 ; 2.359 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.498 ; 2.498 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.515 ; 2.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.551 ; 2.551 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 3.111 ; 3.111 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.810 ; 2.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 3.084 ; 3.084 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.551 ; 2.551 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.729 ; 2.729 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.842 ; 2.842 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.635 ; 2.635 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.698 ; 2.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 3.030 ; 3.030 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 3.471 ; 3.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.698 ; 2.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 3.727 ; 3.727 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.787 ; 2.787 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 2.861 ; 2.861 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.963 ; 2.963 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.203 ; 2.203 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 3.105 ; 3.105 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 2.820 ; 2.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 2.707 ; 2.707 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.098 ; 3.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 2.738 ; 2.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 2.677 ; 2.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.429 ; 3.429 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 2.936 ; 2.936 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.203 ; 2.203 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.791 ; 2.791 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.728 ; 3.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.563 ; 3.563 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.144 ; 3.144 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 3.441 ; 3.441 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 3.089 ; 3.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 3.045 ; 3.045 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.882 ; 3.882 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.650 ; 3.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 3.373 ; 3.373 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.850 ; 2.850 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 3.160 ; 3.160 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 3.327 ; 3.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.791 ; 2.791 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.968 ; 2.968 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 3.152 ; 3.152 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 3.148 ; 3.148 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 3.150 ; 3.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.864 ; 2.864 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-----------------------------------+--------+----------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+----------+----------+---------+---------------------+
; Worst-case Slack                  ; 1.481  ; -1.866   ; 96.500   ; 1.242   ; 7.620               ;
;  altera_reserved_tck              ; N/A    ; N/A      ; N/A      ; N/A     ; 97.778              ;
;  clk_sys                          ; 1.481  ; -1.866   ; N/A      ; N/A     ; 7.620               ;
;  pll0|altpll_component|pll|clk[0] ; 34.801 ; 0.215    ; 96.500   ; 1.242   ; 49.000              ;
;  pll0|altpll_component|pll|clk[1] ; 20.511 ; 2.321    ; N/A      ; N/A     ; 47.223              ;
;  pll0|altpll_component|pll|clk[2] ; 5.327  ; 2.318    ; N/A      ; N/A     ; 47.223              ;
; Design-wide TNS                   ; 0.0    ; -139.364 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck              ; N/A    ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  clk_sys                          ; 0.000  ; -139.364 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[0] ; 0.000  ; 0.000    ; 0.000    ; 0.000   ; 0.000               ;
;  pll0|altpll_component|pll|clk[1] ; 0.000  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[2] ; 0.000  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+--------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; 4.741 ; 4.741 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; 4.741 ; 4.741 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; 7.106 ; 7.106 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; 7.106 ; 7.106 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; 6.943 ; 6.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; 6.771 ; 6.771 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; 6.678 ; 6.678 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; 6.435 ; 6.435 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; 3.444 ; 3.444 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; 3.259 ; 3.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; 2.820 ; 2.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; 2.038 ; 2.038 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; 2.783 ; 2.783 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; 2.464 ; 2.464 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; 2.617 ; 2.617 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; 3.054 ; 3.054 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; 3.386 ; 3.386 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; 3.334 ; 3.334 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; 2.245 ; 2.245 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; 2.831 ; 2.831 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; 2.770 ; 2.770 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; 6.302 ; 6.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; 6.435 ; 6.435 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; 6.406 ; 6.406 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; 6.319 ; 6.319 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; 6.253 ; 6.253 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; clk_sys    ; -2.448 ; -2.448 ; Rise       ; clk_sys                          ;
;  KEY[0]   ; clk_sys    ; -2.448 ; -2.448 ; Rise       ; clk_sys                          ;
; KEY[*]    ; clk_sys    ; -3.770 ; -3.770 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; clk_sys    ; -4.052 ; -4.052 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; clk_sys    ; -3.943 ; -3.943 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; clk_sys    ; -3.776 ; -3.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; clk_sys    ; -3.770 ; -3.770 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; clk_sys    ; -1.029 ; -1.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; clk_sys    ; -1.776 ; -1.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; clk_sys    ; -1.529 ; -1.529 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; clk_sys    ; -1.294 ; -1.294 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; clk_sys    ; -1.029 ; -1.029 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; clk_sys    ; -1.339 ; -1.339 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; clk_sys    ; -1.200 ; -1.200 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; clk_sys    ; -1.329 ; -1.329 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; clk_sys    ; -1.603 ; -1.603 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; clk_sys    ; -1.658 ; -1.658 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; clk_sys    ; -1.589 ; -1.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; clk_sys    ; -1.155 ; -1.155 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; clk_sys    ; -1.447 ; -1.447 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; clk_sys    ; -1.416 ; -1.416 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; clk_sys    ; -3.610 ; -3.610 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; clk_sys    ; -3.693 ; -3.693 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; clk_sys    ; -3.677 ; -3.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; clk_sys    ; -3.613 ; -3.613 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; clk_sys    ; -3.625 ; -3.625 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 5.692 ; 5.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 5.603 ; 5.603 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 5.309 ; 5.309 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 5.222 ; 5.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 5.692 ; 5.692 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 5.633 ; 5.633 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 5.336 ; 5.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 5.347 ; 5.347 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 6.320 ; 6.320 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 6.320 ; 6.320 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 5.491 ; 5.491 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 5.962 ; 5.962 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 5.372 ; 5.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 5.608 ; 5.608 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 5.606 ; 5.606 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 5.180 ; 5.180 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 6.589 ; 6.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 5.929 ; 5.929 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 5.433 ; 5.433 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 5.792 ; 5.792 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 6.431 ; 6.431 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 5.656 ; 5.656 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 6.589 ; 6.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 6.121 ; 6.121 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 7.006 ; 7.006 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 5.767 ; 5.767 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 6.458 ; 6.458 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 5.782 ; 5.782 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 4.867 ; 4.867 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 5.094 ; 5.094 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 7.006 ; 7.006 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 5.812 ; 5.812 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 5.208 ; 5.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 5.208 ; 5.208 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 5.195 ; 5.195 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 4.885 ; 4.885 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 5.109 ; 5.109 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 4.861 ; 4.861 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 5.150 ; 5.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 4.817 ; 4.817 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 5.130 ; 5.130 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 4.863 ; 4.863 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 4.824 ; 4.824 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 4.879 ; 4.879 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 4.921 ; 4.921 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 4.812 ; 4.812 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 5.119 ; 5.119 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 5.130 ; 5.130 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 6.386 ; 6.386 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 6.386 ; 6.386 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 5.567 ; 5.567 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 6.298 ; 6.298 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 5.110 ; 5.110 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 5.576 ; 5.576 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 5.847 ; 5.847 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 5.336 ; 5.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 7.302 ; 7.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 6.067 ; 6.067 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 6.858 ; 6.858 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 5.383 ; 5.383 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 7.302 ; 7.302 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 5.518 ; 5.518 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 5.731 ; 5.731 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 5.900 ; 5.900 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 6.712 ; 6.712 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 6.256 ; 6.256 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 5.549 ; 5.549 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 5.307 ; 5.307 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 6.259 ; 6.259 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 5.336 ; 5.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 5.204 ; 5.204 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 6.712 ; 6.712 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 5.956 ; 5.956 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 4.336 ; 4.336 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 7.903 ; 7.903 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 7.270 ; 7.270 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 7.140 ; 7.140 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 6.222 ; 6.222 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 6.816 ; 6.816 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 6.036 ; 6.036 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 5.918 ; 5.918 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 7.903 ; 7.903 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 7.374 ; 7.374 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 6.650 ; 6.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 5.561 ; 5.561 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 6.298 ; 6.298 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 6.668 ; 6.668 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 5.430 ; 5.430 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 5.776 ; 5.776 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 6.258 ; 6.258 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 6.255 ; 6.255 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 6.287 ; 6.287 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 5.704 ; 5.704 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; clk_sys    ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; clk_sys    ; 2.805 ; 2.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; clk_sys    ; 2.648 ; 2.648 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; clk_sys    ; 2.660 ; 2.660 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; clk_sys    ; 2.884 ; 2.884 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; clk_sys    ; 2.813 ; 2.813 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; clk_sys    ; 2.670 ; 2.670 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; clk_sys    ; 2.679 ; 2.679 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; clk_sys    ; 2.589 ; 2.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; clk_sys    ; 3.111 ; 3.111 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; clk_sys    ; 2.788 ; 2.788 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; clk_sys    ; 2.896 ; 2.896 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; clk_sys    ; 2.650 ; 2.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; clk_sys    ; 2.764 ; 2.764 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; clk_sys    ; 2.756 ; 2.756 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; clk_sys    ; 2.589 ; 2.589 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; clk_sys    ; 2.925 ; 2.925 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; clk_sys    ; 2.687 ; 2.687 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; clk_sys    ; 2.886 ; 2.886 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; clk_sys    ; 3.134 ; 3.134 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; clk_sys    ; 2.803 ; 2.803 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; clk_sys    ; 3.296 ; 3.296 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; clk_sys    ; 2.972 ; 2.972 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; clk_sys    ; 2.789 ; 2.789 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; clk_sys    ; 3.275 ; 3.275 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; clk_sys    ; 2.805 ; 2.805 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; clk_sys    ; 2.437 ; 2.437 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; clk_sys    ; 2.540 ; 2.540 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; clk_sys    ; 3.474 ; 3.474 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; clk_sys    ; 2.814 ; 2.814 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; clk_sys    ; 2.372 ; 2.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; clk_sys    ; 2.564 ; 2.564 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; clk_sys    ; 2.564 ; 2.564 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; clk_sys    ; 2.432 ; 2.432 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; clk_sys    ; 2.500 ; 2.500 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; clk_sys    ; 2.414 ; 2.414 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; clk_sys    ; 2.532 ; 2.532 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; clk_sys    ; 2.372 ; 2.372 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; clk_sys    ; 2.359 ; 2.359 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; clk_sys    ; 2.403 ; 2.403 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; clk_sys    ; 2.366 ; 2.366 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; clk_sys    ; 2.405 ; 2.405 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; clk_sys    ; 2.442 ; 2.442 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; clk_sys    ; 2.359 ; 2.359 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; clk_sys    ; 2.498 ; 2.498 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; clk_sys    ; 2.515 ; 2.515 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; clk_sys    ; 2.551 ; 2.551 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; clk_sys    ; 3.111 ; 3.111 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; clk_sys    ; 2.810 ; 2.810 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; clk_sys    ; 3.084 ; 3.084 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; clk_sys    ; 2.551 ; 2.551 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; clk_sys    ; 2.729 ; 2.729 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; clk_sys    ; 2.842 ; 2.842 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; clk_sys    ; 2.635 ; 2.635 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; clk_sys    ; 2.698 ; 2.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; clk_sys    ; 3.030 ; 3.030 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; clk_sys    ; 3.471 ; 3.471 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; clk_sys    ; 2.698 ; 2.698 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; clk_sys    ; 3.727 ; 3.727 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; clk_sys    ; 2.787 ; 2.787 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; clk_sys    ; 2.861 ; 2.861 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; clk_sys    ; 2.963 ; 2.963 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; clk_sys    ; 2.203 ; 2.203 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; clk_sys    ; 3.105 ; 3.105 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; clk_sys    ; 2.820 ; 2.820 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; clk_sys    ; 2.707 ; 2.707 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; clk_sys    ; 3.098 ; 3.098 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; clk_sys    ; 2.738 ; 2.738 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; clk_sys    ; 2.677 ; 2.677 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; clk_sys    ; 3.429 ; 3.429 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; clk_sys    ; 2.936 ; 2.936 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; clk_sys    ; 2.203 ; 2.203 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; clk_sys    ; 2.791 ; 2.791 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; clk_sys    ; 3.728 ; 3.728 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; clk_sys    ; 3.563 ; 3.563 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; clk_sys    ; 3.144 ; 3.144 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; clk_sys    ; 3.441 ; 3.441 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; clk_sys    ; 3.089 ; 3.089 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; clk_sys    ; 3.045 ; 3.045 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; clk_sys    ; 3.882 ; 3.882 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; clk_sys    ; 3.650 ; 3.650 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; clk_sys    ; 3.373 ; 3.373 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; clk_sys    ; 2.850 ; 2.850 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; clk_sys    ; 3.160 ; 3.160 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; clk_sys    ; 3.327 ; 3.327 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; clk_sys    ; 2.791 ; 2.791 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; clk_sys    ; 2.968 ; 2.968 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; clk_sys    ; 3.152 ; 3.152 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; clk_sys    ; 3.148 ; 3.148 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; clk_sys    ; 3.150 ; 3.150 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; clk_sys    ; 2.864 ; 2.864 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; clk_sys                          ; clk_sys                          ; 3670         ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; clk_sys                          ; 75948        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; clk_sys                          ; 1430242      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 211759209    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 12288        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6639616      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 124714304    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
; clk_sys                          ; clk_sys                          ; 3670         ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; clk_sys                          ; 75948        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; clk_sys                          ; 1430242      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 211759209    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[0] ; 12288        ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 176          ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 32           ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[2] ; 6639616      ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[2] ; 124714304    ; 0        ; 0        ; 0        ;
; pll0|altpll_component|pll|clk[2] ; pll0|altpll_component|pll|clk[2] ; 32           ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 30       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 318   ; 318  ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Mar 21 10:26:27 2024
Info: Command: quartus_sta MIPS_System -c MIPS_System
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MIPS_System.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[0]} {pll0|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[1]} {pll0|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -divide_by 5 -phase 180.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[2]} {pll0|altpll_component|pll|clk[2]}
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.481         0.000 clk_sys 
    Info (332119):     5.327         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    20.511         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    34.801         0.000 pll0|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.866
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.866      -133.184 clk_sys 
    Info (332119):     0.391         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.645         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):     2.646         0.000 pll0|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 96.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    96.500         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 2.371
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.371         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    49.000         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.724
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.724         0.000 clk_sys 
    Info (332119):    15.376         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    22.840         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    42.328         0.000 pll0|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.367
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.367      -139.364 clk_sys 
    Info (332119):     0.215         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):     2.318         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):     2.321         0.000 pll0|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 98.228
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    98.228         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.242
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.242         0.000 pll0|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clk_sys 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[1] 
    Info (332119):    47.223         0.000 pll0|altpll_component|pll|clk[2] 
    Info (332119):    49.000         0.000 pll0|altpll_component|pll|clk[0] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4655 megabytes
    Info: Processing ended: Thu Mar 21 10:26:36 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


