No Logger: notice 0: Reading LEF file:  nlc18.lef

No Logger: notice 0:     Created 1008 library cells

No Logger: notice 0: Finished LEF file:  nlc18.lef

No Logger: notice 0: 
Reading DEF file: mea.def

No Logger: notice 0: Design: pspoltop

No Logger: notice 0:     Created 386 pins.

No Logger: notice 0:     Created 12770 components and 82390 component-terminals.

No Logger: notice 0:     Created 2 special nets and 25540 connections.

No Logger: notice 0:     Created 12985 nets and 56845 connections.

No Logger: notice 0: Finished DEF file: mea.def

Startpoint: RSTGN/CRST_2H_reg (rising edge-triggered flip-flop clocked by sclk)
Endpoint: REGF/pbmemff61/RO_SATI3B_reg[0]
          (recovery check against rising-edge clock sclk)
Path Group: **async_default**
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock sclk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ RSTGN/CRST_2H_reg/CP (snl_ffqx1)
   0.248    0.248 v RSTGN/CRST_2H_reg/Q (snl_ffqx1)
   0.172    0.420 ^ RSTGN/U18/Z (snl_ao01b2x0)
   0.195    0.615 v U4/ZN (snl_invx1)
   0.077    0.692 ^ U5/ZN (snl_invx1)
   0.494    1.186 ^ REGF/U376/Z (snl_bufx1)
   0.781    1.967 ^ REGF/pbmemff61/U730/Z (snl_bufx1)
   0.369    2.336 v REGF/pbmemff61/U731/ZN (snl_invx1)
   0.605    2.941 ^ REGF/pbmemff61/U726/ZN (snl_invx2)
   0.000    2.941 ^ REGF/pbmemff61/RO_SATI3B_reg[0]/SN (snl_sffqensnx2)
            2.941   data arrival time

  20.000   20.000   clock sclk (rise edge)
   0.000   20.000   clock network delay (ideal)
   0.000   20.000   clock reconvergence pessimism
           20.000 ^ REGF/pbmemff61/RO_SATI3B_reg[0]/CP (snl_sffqensnx2)
  -0.066   19.934   library recovery time
           19.934   data required time
-----------------------------------------------------------
           19.934   data required time
           -2.941   data arrival time
-----------------------------------------------------------
           16.993   slack (MET)


Startpoint: MAIN/STM/SEQMG/b_stage_reg
            (rising edge-triggered flip-flop clocked by sclk)
Endpoint: REGF/pbmemff41/RO_SRDA_reg[9]
          (rising edge-triggered flip-flop clocked by sclk)
Path Group: sclk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock sclk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ MAIN/STM/SEQMG/b_stage_reg/CP (snl_sffqrnx1)
   0.475    0.475 ^ MAIN/STM/SEQMG/b_stage_reg/Q (snl_sffqrnx1)
   0.257    0.732 v CODEQ/phque34_1/U139/ZN (snl_nor03x0)
   0.805    1.537 ^ CODEQ/phque34_1/U14/ZN (snl_muxi21x2)
   0.756    2.293 v CODEQ/phque34_1/U11/ZN (snl_nand12x2)
   0.693    2.986 v CODEQ/phque34_1/U10/Z (snl_bufx1)
   0.322    3.307 ^ CODEQ/phque34_1/U104/ZN (snl_oai022x1)
   0.528    3.836 ^ CONS/phsegsel_1/U22/Z (snl_and24x0)
   0.191    4.027 v MCD/adsel_1/U168/ZN (snl_nand02x1)
   0.134    4.161 ^ MCD/adsel_1/U130/ZN (snl_aoi022x1)
   0.167    4.328 v MCD/adsel_1/U153/ZN (snl_oai013x0)
   0.159    4.487 ^ MCD/adsel_1/U154/ZN (snl_oai122x0)
   0.131    4.618 v MCD/adsel_1/U108/ZN (snl_nand02x1)
   0.192    4.810 ^ MCD/adsel_1/U139/ZN (snl_invx05)
   0.190    4.999 v MCD/adsel_1/U85/ZN (snl_aoi013x0)
   0.257    5.256 ^ MCD/adsel_1/U79/ZN (snl_oai012x1)
   0.188    5.443 v MCD/adsel_1/U161/ZN (snl_invx05)
   0.072    5.515 ^ MCD/adsel_1/U135/ZN (snl_nand02x1)
   0.198    5.713 ^ MCD/adsel_1/U119/Z (snl_oa023x1)
   0.159    5.872 v MCD/adsel_1/U87/ZN (snl_aoi013x0)
   0.208    6.080 ^ MCD/adsel_1/U75/ZN (snl_oai022x1)
   0.366    6.446 ^ CMPX/U26/Z (snl_ao022x1)
   0.779    7.225 ^ SADR/SELOPR/U39/Z (snl_and02x1)
   0.374    7.599 v SADR/SELOPR/U79/ZN (snl_aoi222x0)
   0.140    7.740 ^ SADR/SELOPR/U11/ZN (snl_nand02x1)
   0.127    7.867 v SADR/MAINSADR/U101/ZN (snl_invx05)
   0.137    8.004 ^ SADR/MAINSADR/U111/ZN (snl_nor02x1)
   0.652    8.656 ^ SADR/MAINSADR/U112/Z (snl_and02x1)
   0.403    9.059 v SADR/MAINSADR/U305/ZN (snl_aoi2222x0)
   0.315    9.374 v SADR/MAINSADR/U218/Z (snl_and04x1)
   0.214    9.587 ^ SADR/MAINSADR/U219/ZN (snl_muxi21x1)
   0.119    9.707 v SADR/MAINSADR/addidxof/add0/U32/ZN (snl_nor02x1)
   0.158    9.864 ^ SADR/MAINSADR/addidxof/add0/U33/ZN (snl_invx05)
   0.182   10.047 v SADR/MAINSADR/addidxof/add0/U22/ZN (snl_nand12x1)
   0.302   10.348 v SADR/MAINSADR/addidxof/add0/U25/Z (snl_oa122x1)
   0.123   10.472 ^ SADR/MAINSADR/addidxof/add0/U47/ZN (snl_oai012x1)
   0.142   10.614 v SADR/MAINSADR/addidxof/add0/U15/ZN (snl_aoi0b12x0)
   0.228   10.842 ^ SADR/MAINSADR/addidxof/add0/U9/Z (snl_ao01b2x0)
   0.311   11.154 ^ SADR/MAINSADR/addidxof/U7/Z (snl_ao012x1)
   0.142   11.296 v SADR/MAINSADR/addidxof/add2/U24/ZN (snl_invx05)
   0.261   11.557 ^ SADR/MAINSADR/addidxof/add2/U35/ZN (snl_oai013x0)
   0.244   11.801 v SADR/MAINSADR/addidxof/add2/U40/ZN (snl_aoi012x1)
   0.168   11.969 ^ SADR/MAINSADR/addidxof/add2/U7/ZN (snl_oai012x1)
   0.228   12.197 ^ SADR/MAINSADR/addidxof/add2/U16/Z (snl_xor2x0)
   0.217   12.414 v SADR/MAINSADR/U82/ZN (snl_muxi21x1)
   0.565   12.980 ^ SADR/MAINSADR/U426/ZN (snl_muxi21x1)
   0.236   13.216 v SADR/MAINSADR/addsegoff/add1/U28/ZN (snl_nor02x1)
   0.117   13.333 ^ SADR/MAINSADR/addsegoff/add1/U21/ZN (snl_nor02x1)
   0.141   13.474 v SADR/MAINSADR/addsegoff/add1/U26/ZN (snl_invx05)
   0.284   13.758 v SADR/MAINSADR/addsegoff/add1/U24/Z (snl_oa122x1)
   0.117   13.875 ^ SADR/MAINSADR/addsegoff/add1/U50/ZN (snl_oai012x1)
   0.151   14.026 v SADR/MAINSADR/addsegoff/add1/U14/ZN (snl_aoi012x1)
   0.125   14.151 ^ SADR/MAINSADR/addsegoff/add1/U8/ZN (snl_oai012x1)
   0.158   14.309 v SADR/MAINSADR/addsegoff/U18/ZN (snl_aoi012x1)
   0.323   14.632 ^ SADR/MAINSADR/addsegoff/U9/Z (snl_and12x1)
   0.185   14.817 v SADR/MAINSADR/addsegoff/U10/ZN (snl_nand02x1)
   0.271   15.088 ^ SADR/MAINSADR/addsegoff/U12/Z (snl_and23x0)
   0.249   15.338 ^ SADR/MAINSADR/addsegoff/U6/Z (snl_and02x1)
   0.219   15.556 v SADR/MAINSADR/addsegoff/U13/Z (snl_xor2x0)
   0.108   15.664 ^ SADR/MAINSADR/U258/ZN (snl_aoi222x0)
   0.460   16.125 v SADR/MAINSADR/U47/ZN (snl_nand14x2)
   0.088   16.213 ^ MAIN/U152/ZN (snl_nand02x1)
   0.150   16.363 v MAIN/U156/ZN (snl_invx05)
   0.401   16.764 ^ MAIN/U129/ZN (snl_aoi013x0)
   0.360   17.123 v MAIN/STM/SEQMG/U131/ZN (snl_nand13x1)
   0.294   17.417 ^ MAIN/STM/SEQMG/U112/ZN (snl_oai112x0)
   0.187   17.604 ^ CMPX/U13/ZN (snl_nand12x1)
   0.157   17.762 v LBUS/U601/ZN (snl_aoi112x0)
   0.665   18.427 ^ LBUS/U557/ZN (snl_oai123x2)
   0.140   18.567 v MAIN/STM/WS/U58/ZN (snl_muxi21x1)
   0.295   18.862 v CMPX/U11/Z (snl_or02x1)
   0.188   19.050 ^ LBUS/U616/ZN (snl_invx05)
   0.228   19.278 v LBUS/U590/ZN (snl_nor04x0)
   0.779   20.057 ^ REGF/U713/ZN (snl_nor06x1)
   0.507   20.564 ^ REGF/U548/Z (snl_ao2222x1)
   0.000   20.564 ^ REGF/pbmemff41/RO_SRDA_reg[9]/SD (snl_sffqenrnx1)
           20.564   data arrival time

  20.000   20.000   clock sclk (rise edge)
   0.000   20.000   clock network delay (ideal)
   0.000   20.000   clock reconvergence pessimism
           20.000 ^ REGF/pbmemff41/RO_SRDA_reg[9]/CP (snl_sffqenrnx1)
  -0.516   19.484   library setup time
           19.484   data required time
-----------------------------------------------------------
           19.484   data required time
          -20.564   data arrival time
-----------------------------------------------------------
           -1.079   slack (VIOLATED)


