library ieee;
use ieee.std_logic_1164.all;

entity num_7seg_display is
	port (bin_num : in std_logic_vector(3 downto 0);
			hex : out std_logic_vector(0 to 6));
end;

architecture Behavior of num_7seg_display is
begin

end;









