# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/LFSR.sv" \
"../../../../4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/P_bit.sv" \
"../../../../4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/P-bit/Tanh_LUT.sv" \
"../../../../4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/clamper.sv" \
"../../../../4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/grouped_update_order_LUT.sv" \
"../../../../4bit_multiplier_ver3.1_optimized.srcs/sources_1/imports/4bit_multiplier_ver3_optimization/Top level/probabalistic_top_level_template.sv" \
"../../../../4bit_multiplier_ver3.1_optimized.srcs/sources_1/new/probabalistic_top_level_template_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
