#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jan 20 00:21:21 2026
# Process ID: 2581204
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3400.000 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :117305 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2581224
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.617 ; gain = 425.633 ; free physical = 85828 ; free virtual = 110607
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:32]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_135' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:3375]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_143' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:3416]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_183' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:3491]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:246]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'call_ret4_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_222' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:3724]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:44]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:3755]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:407]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:407]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_423' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:4149]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:73]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:11' bound to instance 'call_ret7_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s_fu_452' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:4209]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:452]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_673' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:4648]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:268]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_894' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:4903]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:87]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_930' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:4977]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:72]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_966' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:5036]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:65]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_991' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:5088]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_0/myproject_prj/solution1/syn/vhdl/myproject.vhd:32]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2753.406 ; gain = 1073.422 ; free physical = 85135 ; free virtual = 109924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2753.406 ; gain = 1073.422 ; free physical = 85210 ; free virtual = 110000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2761.410 ; gain = 1081.426 ; free physical = 85210 ; free virtual = 110000
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 2954.410 ; gain = 1274.426 ; free physical = 85099 ; free virtual = 109899
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 27    
	   3 Input   19 Bit       Adders := 293   
	   3 Input   16 Bit       Adders := 2447  
	   2 Input   16 Bit       Adders := 1520  
	   4 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1471  
	   2 Input   14 Bit       Adders := 816   
	   3 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 31    
	   3 Input   13 Bit       Adders := 14    
	   4 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 51    
	   3 Input   12 Bit       Adders := 33    
	   3 Input   11 Bit       Adders := 63    
	   2 Input   11 Bit       Adders := 92    
	   4 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 50    
	   2 Input   10 Bit       Adders := 70    
	   4 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 44    
	   3 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 277   
+---XORs : 
	   2 Input      1 Bit         XORs := 544   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               19 Bit    Registers := 28    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5638  
	               15 Bit    Registers := 1618  
	               14 Bit    Registers := 724   
	               13 Bit    Registers := 160   
	               12 Bit    Registers := 70    
	               11 Bit    Registers := 115   
	               10 Bit    Registers := 136   
	                9 Bit    Registers := 96    
	                8 Bit    Registers := 634   
	                7 Bit    Registers := 17    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 867   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 247   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1080  
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 280   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sext_ln42_146_reg_39316_reg[13]' (FDE) to 'sext_ln42_146_reg_39316_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_146_reg_39316_reg[14]' (FDE) to 'sext_ln42_146_reg_39316_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_145_reg_39296_reg[15]' (FDE) to 'sext_ln42_145_reg_39296_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_163_reg_39683_reg[13]' (FDE) to 'sext_ln42_163_reg_39683_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_163_reg_39683_reg[14]' (FDE) to 'sext_ln42_163_reg_39683_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_111_reg_38595_reg[15]' (FDE) to 'sext_ln42_111_reg_38595_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_105_reg_38436_reg[15]' (FDE) to 'sext_ln42_105_reg_38436_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_119_reg_38822_reg[15]' (FDE) to 'sext_ln42_119_reg_38822_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_105_reg_38436_reg[13]' (FDE) to 'sext_ln42_105_reg_38436_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_151_reg_39469_reg[14]' (FDE) to 'sext_ln42_151_reg_39469_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_143_reg_39205_reg[14]' (FDE) to 'sext_ln42_143_reg_39205_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_41_reg_37167_reg[14]' (FDE) to 'sext_ln42_41_reg_37167_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_41_reg_37167_pp0_iter2_reg_reg[14]' (FDE) to 'sext_ln42_41_reg_37167_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[0]' (FDE) to 'tmp_1673_reg_35744_reg[1]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[1]' (FDE) to 'tmp_1673_reg_35744_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[2]' (FDE) to 'tmp_1673_reg_35744_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[3]' (FDE) to 'tmp_1673_reg_35744_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[4]' (FDE) to 'tmp_1673_reg_35744_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[5]' (FDE) to 'tmp_1673_reg_35744_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[6]' (FDE) to 'tmp_1673_reg_35744_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[7]' (FDE) to 'tmp_1673_reg_35744_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[8]' (FDE) to 'tmp_1673_reg_35744_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[9]' (FDE) to 'tmp_1673_reg_35744_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[10]' (FDE) to 'tmp_1673_reg_35744_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_1_val_read_reg_35664_reg[11]' (FDE) to 'tmp_1673_reg_35744_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'acc_26_reg_44913_reg[0]' (FDE) to 'acc_23_reg_44908_reg[0]'
INFO: [Synth 8-3886] merging instance 'acc_26_reg_44913_reg[1]' (FDE) to 'acc_23_reg_44908_reg[1]'
INFO: [Synth 8-3886] merging instance 'acc_26_reg_44913_reg[2]' (FDE) to 'acc_23_reg_44908_reg[2]'
INFO: [Synth 8-3886] merging instance 'acc_26_reg_44913_reg[3]' (FDE) to 'acc_23_reg_44908_reg[3]'
INFO: [Synth 8-3886] merging instance 'acc_26_reg_44913_reg[4]' (FDE) to 'acc_23_reg_44908_reg[4]'
INFO: [Synth 8-3886] merging instance 'acc_26_reg_44913_reg[5]' (FDE) to 'acc_23_reg_44908_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_87_reg_38168_reg[14]' (FDE) to 'sext_ln42_87_reg_38168_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[0]' (FDE) to 'acc_21_reg_40657_reg[0]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[1]' (FDE) to 'acc_21_reg_40657_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[2]' (FDE) to 'acc_21_reg_40657_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[3]' (FDE) to 'acc_21_reg_40657_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[4]' (FDE) to 'acc_21_reg_40657_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[5]' (FDE) to 'acc_21_reg_40657_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[6]' (FDE) to 'acc_21_reg_40657_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[7]' (FDE) to 'sext_ln17_84_reg_36790_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[8]' (FDE) to 'sext_ln17_84_reg_36790_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[9]' (FDE) to 'sext_ln17_84_reg_36790_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[10]' (FDE) to 'sext_ln17_84_reg_36790_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[11]' (FDE) to 'sext_ln17_84_reg_36790_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[12]' (FDE) to 'sext_ln17_84_reg_36790_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_465_reg_36785_reg[13]' (FDE) to 'sext_ln17_84_reg_36790_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_116_reg_36275_reg[18]' (FDE) to 'sext_ln73_116_reg_36275_reg[17]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[1]' (FDE) to 'sext_ln73_116_reg_36275_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[0]' (FDE) to 'sext_ln73_116_reg_36275_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[2]' (FDE) to 'sext_ln73_116_reg_36275_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[3]' (FDE) to 'sext_ln73_116_reg_36275_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[4]' (FDE) to 'sext_ln73_116_reg_36275_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[5]' (FDE) to 'sext_ln73_116_reg_36275_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[6]' (FDE) to 'sext_ln73_116_reg_36275_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[7]' (FDE) to 'sext_ln73_116_reg_36275_reg[9]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[8]' (FDE) to 'sext_ln73_116_reg_36275_reg[10]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[9]' (FDE) to 'sext_ln73_116_reg_36275_reg[11]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[10]' (FDE) to 'sext_ln73_116_reg_36275_reg[12]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[11]' (FDE) to 'sext_ln73_116_reg_36275_reg[13]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[12]' (FDE) to 'sext_ln73_116_reg_36275_reg[14]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[13]' (FDE) to 'sext_ln73_116_reg_36275_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[14]' (FDE) to 'sext_ln73_116_reg_36275_reg[16]'
INFO: [Synth 8-3886] merging instance 'data_22_val_read_reg_35489_reg[15]' (FDE) to 'sext_ln73_116_reg_36275_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[18]' (FDE) to 'sext_ln73_127_reg_36438_reg[17]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[2]' (FDE) to 'data_27_val_read_reg_35450_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[3]' (FDE) to 'data_27_val_read_reg_35450_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[4]' (FDE) to 'data_27_val_read_reg_35450_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[5]' (FDE) to 'data_27_val_read_reg_35450_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[6]' (FDE) to 'data_27_val_read_reg_35450_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[7]' (FDE) to 'data_27_val_read_reg_35450_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[8]' (FDE) to 'data_27_val_read_reg_35450_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[9]' (FDE) to 'data_27_val_read_reg_35450_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[10]' (FDE) to 'data_27_val_read_reg_35450_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[11]' (FDE) to 'data_27_val_read_reg_35450_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[12]' (FDE) to 'data_27_val_read_reg_35450_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[13]' (FDE) to 'data_27_val_read_reg_35450_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[14]' (FDE) to 'data_27_val_read_reg_35450_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[15]' (FDE) to 'data_27_val_read_reg_35450_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[16]' (FDE) to 'data_27_val_read_reg_35450_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_127_reg_36438_reg[17]' (FDE) to 'data_27_val_read_reg_35450_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_124_reg_38870_reg[13]' (FDE) to 'sext_ln42_124_reg_38870_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_124_reg_38870_reg[14]' (FDE) to 'sext_ln42_124_reg_38870_reg[15]'
INFO: [Synth 8-3886] merging instance 'acc_21_reg_40657_reg[0]' (FDE) to 'sext_ln17_84_reg_36790_reg[0]'
INFO: [Synth 8-3886] merging instance 'acc_21_reg_40657_reg[1]' (FDE) to 'sext_ln17_84_reg_36790_reg[1]'
INFO: [Synth 8-3886] merging instance 'acc_21_reg_40657_reg[2]' (FDE) to 'sext_ln17_84_reg_36790_reg[2]'
INFO: [Synth 8-3886] merging instance 'acc_21_reg_40657_reg[3]' (FDE) to 'sext_ln17_84_reg_36790_reg[3]'
INFO: [Synth 8-3886] merging instance 'acc_21_reg_40657_reg[4]' (FDE) to 'sext_ln17_84_reg_36790_reg[4]'
INFO: [Synth 8-3886] merging instance 'acc_21_reg_40657_reg[5]' (FDE) to 'sext_ln17_84_reg_36790_reg[5]'
INFO: [Synth 8-3886] merging instance 'acc_21_reg_40657_reg[6]' (FDE) to 'sext_ln17_84_reg_36790_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_95_reg_38310_reg[14]' (FDE) to 'sext_ln42_95_reg_38310_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln17_84_reg_36790_reg[14]' (FDE) to 'sext_ln17_84_reg_36790_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln18_18_reg_44901_reg[5]' (FDE) to 'sext_ln42_23_reg_44808_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln18_17_reg_44894_reg[5]' (FDE) to 'sext_ln42_23_reg_44808_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln18_18_reg_44901_reg[4]' (FDE) to 'sext_ln42_23_reg_44808_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln18_17_reg_44894_reg[4]' (FDE) to 'sext_ln42_23_reg_44808_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln18_18_reg_44901_reg[3]' (FDE) to 'sext_ln42_23_reg_44808_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln18_17_reg_44894_reg[3]' (FDE) to 'sext_ln42_23_reg_44808_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln18_18_reg_44901_reg[2]' (FDE) to 'sext_ln42_23_reg_44808_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln18_17_reg_44894_reg[2]' (FDE) to 'sext_ln42_23_reg_44808_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln18_18_reg_44901_reg[1]' (FDE) to 'sext_ln42_23_reg_44808_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_reg_10745_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_30_reg_10143_reg[0] )
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_0[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_2[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_3[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_4[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_5[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_6[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_7[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_8[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_9[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_10[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_11[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB0 has port ap_return_12[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_966/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_991/\trunc_ln42_2_reg_773_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_423/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 3086.102 ; gain = 1406.117 ; free physical = 79304 ; free virtual = 104273
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:59 . Memory (MB): peak = 3094.172 ; gain = 1414.188 ; free physical = 79208 ; free virtual = 104322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:02:11 . Memory (MB): peak = 3148.832 ; gain = 1468.848 ; free physical = 79071 ; free virtual = 104211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:10 ; elapsed = 00:02:35 . Memory (MB): peak = 3320.418 ; gain = 1640.434 ; free physical = 78863 ; free virtual = 104136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:35 . Memory (MB): peak = 3320.418 ; gain = 1640.434 ; free physical = 78847 ; free virtual = 104120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:18 ; elapsed = 00:02:43 . Memory (MB): peak = 3320.418 ; gain = 1640.434 ; free physical = 78846 ; free virtual = 104118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:44 . Memory (MB): peak = 3320.418 ; gain = 1640.434 ; free physical = 78854 ; free virtual = 104127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:46 . Memory (MB): peak = 3320.418 ; gain = 1640.434 ; free physical = 78852 ; free virtual = 104125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 3320.418 ; gain = 1640.434 ; free physical = 78858 ; free virtual = 104131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | z_global_read_reg_5006_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+-------+
|      |Cell   |Count  |
+------+-------+-------+
|1     |BUFG   |      1|
|2     |CARRY4 |  31233|
|3     |LUT1   |   8216|
|4     |LUT2   |  60595|
|5     |LUT3   |  43596|
|6     |LUT4   |  38586|
|7     |LUT5   |   2116|
|8     |LUT6   |   2616|
|9     |SRL16E |     16|
|10    |FDRE   | 127915|
|11    |IBUF   |    583|
|12    |OBUF   |     12|
+------+-------+-------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 315485|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_673 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s | 131623|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_183  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s  | 149792|
|4     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_930 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s |  13373|
|5     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_991 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s |    680|
|6     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s     |   9218|
|7     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_423     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s     |    689|
|8     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_894     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s     |   1536|
|9     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_966     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s     |    945|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:47 . Memory (MB): peak = 3320.418 ; gain = 1640.434 ; free physical = 78856 ; free virtual = 104129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:02:51 . Memory (MB): peak = 3324.328 ; gain = 1644.344 ; free physical = 84936 ; free virtual = 110209
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:02:51 . Memory (MB): peak = 3324.328 ; gain = 1644.344 ; free physical = 84976 ; free virtual = 110212
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3324.328 ; gain = 0.000 ; free physical = 85020 ; free virtual = 110256
INFO: [Netlist 29-17] Analyzing 31233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3452.324 ; gain = 0.000 ; free physical = 84986 ; free virtual = 110222
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 13a56262
INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:09 ; elapsed = 00:03:33 . Memory (MB): peak = 3452.324 ; gain = 1778.297 ; free physical = 84987 ; free virtual = 110222
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8475.700; main = 2690.514; forked = 6305.536
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17045.816; main = 3452.328; forked = 13725.395
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 00:25:03 2026...
