;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, -23
	DAT #30, #9
	SUB @0, @2
	ADD #270, <1
	SUB @187, 106
	SUB @13, 0
	SUB @127, 106
	SPL <127, 106
	SUB 1, <-0
	SPL -100, -209
	SPL 100, -100
	SPL 121
	ADD 210, 60
	MOV -7, <-20
	SUB 101, 8
	JMN 12, #10
	SLT 20, @12
	DJN @12, #200
	SUB #12, @200
	ADD 560, @672
	SUB @730, <-1
	JMN 1, @-0
	SUB @0, @2
	SUB @187, 106
	JMN 1, @-0
	SUB @0, @2
	SUB 121, 0
	SUB @0, @2
	MOV -1, <-20
	SUB 10, @10
	JMN <700, #-1
	JMN <700, #-1
	SUB 121, 0
	SUB @187, 106
	CMP @121, 103
	MOV -1, <-20
	SUB 121, 8
	SPL -7, @-20
	SPL 380, <-220
	SLT #270, <1
	SPL 380, <-220
	SPL 380, <-220
	ADD 3, 21
	ADD 3, 21
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
