#define Width 720
#define Height 720

#define VFP 20 
#define VBP 20 
#define VSA 4 

#define HFP 106  
#define HBP 120  
#define HSA 60 

/////////////////////////initail code  ///////////////////////////

DSI_CMD(0x04,0xB9);
DSI_PA(0xF1);   //1
DSI_PA(0x12);   //2
DSI_PA(0x87);   //3

DSI_CMD(0x04,0xB2);
DSI_PA(0xB4);   //1
DSI_PA(0x03);   //2
DSI_PA(0X70);   //3

DSI_CMD(0x0B,0xB3); /// SET RGB
DSI_PA(0x10);   //1 VBP_RGB_GEN 
DSI_PA(0x10);   //2 VFP_RGB_GEN 
DSI_PA(0x28);   //3 DE_BP_RGB_GEN 
DSI_PA(0x28);   //4 DE_FP_RGB_GEN 
DSI_PA(0x03);   //5
DSI_PA(0xFF);   //6
DSI_PA(0x00);   //7
DSI_PA(0x00);   //8
DSI_PA(0x00);   //9
DSI_PA(0x00);   //10

DSI_CMD(0x02,0xB4); /// Set Panel Inversion
DSI_PA(0x80);   //1

DSI_CMD(0x03,0xB5); /// Set BGP
DSI_PA(0x0A);   //1 vref
DSI_PA(0x0A);   //2 nvref

DSI_CMD(0x03,0xB6); /// Set VCOM
DSI_PA(0x8D);   //1 F_VCOM
DSI_PA(0x8D);   //2 B_VCOM

DSI_CMD(0x05,0xB8);
DSI_PA(0x26);  //0x75 for 3 Power Mode,0x25 for Power IC Mode   
DSI_PA(0x22);
DSI_PA(0xF0);
DSI_PA(0x13);

DSI_CMD(0x1C,0xBA); /// Set DSI
DSI_PA(0x31);   //1  //33:4Lane,32:3Lane,31:2Lane
DSI_PA(0x81);   //2
DSI_PA(0x05);   //3
DSI_PA(0xF9);   //4
DSI_PA(0x0E);   //5
DSI_PA(0x0E);   //6
DSI_PA(0x20);   //7
DSI_PA(0x00);   //8
DSI_PA(0x00);   //9
DSI_PA(0x00);   //10
DSI_PA(0x00);   //11
DSI_PA(0x00);   //12
DSI_PA(0x00);   //13
DSI_PA(0x00);   //14
DSI_PA(0x44);   //15
DSI_PA(0x25);   //16
DSI_PA(0x00);   //17
DSI_PA(0x91);   //18 0x90->0x91 for ESD
DSI_PA(0x0A);   //19
DSI_PA(0x00);   //20
DSI_PA(0x00);   //21
DSI_PA(0x01);   //22
DSI_PA(0x4F);   //23
DSI_PA(0x01);   //24
DSI_PA(0x00);   //25
DSI_PA(0x00);   //26
DSI_PA(0x37);   //27

DSI_CMD(0x02,0xBC); /// Set VDC
DSI_PA(0x47);   //1 

DSI_CMD(0x06,0xBF); ///Set PCR
DSI_PA(0x02);  //   
DSI_PA(0x10);
DSI_PA(0x00);
DSI_PA(0x80);
DSI_PA(0x04);

DSI_CMD(0x0A,0xC0); /// Set SCR
DSI_PA(0x73);   //1
DSI_PA(0x73);   //2
DSI_PA(0x50);   //3
DSI_PA(0x50);   //4
DSI_PA(0x00);   //5
DSI_PA(0x00);   //6
DSI_PA(0x12);   //7
DSI_PA(0x73);   //8  D1:D0?????????????0
DSI_PA(0x00);  //9

DSI_CMD(0x12,0xC1); /// Set POWER VGH VGL????????	
DSI_PA(0x36);   //1 VBTHS VBTLS  	
DSI_PA(0x00);	//2 E3
DSI_PA(0x32);   //3 VSPR
DSI_PA(0x32);   //4 VSNR
DSI_PA(0x77);   //5 VSP VSN	
DSI_PA(0xE1);   //6 APS	
DSI_PA(0x77);
DSI_PA(0x77);
DSI_PA(0xCC);
DSI_PA(0xCC);
DSI_PA(0xFF);
DSI_PA(0xFF);
DSI_PA(0x11);
DSI_PA(0x11);
DSI_PA(0x00);
DSI_PA(0x00);
DSI_PA(0x32);

DSI_CMD(0x0D,0xC7); //
DSI_PA(0x10);   //1   enable VOUT output
DSI_PA(0x00);   //2
DSI_PA(0x0A);   //3 
DSI_PA(0x00);   //4 
DSI_PA(0x00);   //5 
DSI_PA(0x00);   //6   setting VOUT at 3.3V 
DSI_PA(0x00);   //7   HOUT SEL  D6:D5    VOUT SEL D1:D0
DSI_PA(0x00);   //8     PWM SEL D1:D0
DSI_PA(0xED);   //9        D7:MIPI ERR DIS TE/  D6:VGL DET DIS TE/  D5:VGH DET DIS TE/  D4:DBV ZERO DIS TE/  D3:LVPUR DIS TE/  D2:TE ONLY AT NORMAL/  D1:CRC MATC/  D0:REF_CRC DIS TE
DSI_PA(0xC5);   //10
DSI_PA(0x00);   //11
DSI_PA(0xA5);   //12 

DSI_CMD(0x05,0xC8); //
DSI_PA(0x10);   //1   enable VOUT output
DSI_PA(0x40);   //2
DSI_PA(0x1E);   //3 
DSI_PA(0x03);   //4 

DSI_CMD(0x02,0xCC); /// Set Panel
DSI_PA(0x0B);   //1 Forward:0x0B , Backward:0x07

DSI_CMD(0x23,0xE0); /// Set Gamma
DSI_PA(0x00);  //1
DSI_PA(0x0A);  //2
DSI_PA(0x0F);  //3
DSI_PA(0x2A);  //4
DSI_PA(0x33);  //5
DSI_PA(0x3F);  //6
DSI_PA(0x44);  //7
DSI_PA(0x39);  //8
DSI_PA(0x06);  //9
DSI_PA(0x0C);  //10
DSI_PA(0x0E);  //11
DSI_PA(0x14);  //12
DSI_PA(0x15);  //13
DSI_PA(0x13);  //14
DSI_PA(0x15);  //15
DSI_PA(0x10);  //16
DSI_PA(0x18);  //17
DSI_PA(0x00);  //1
DSI_PA(0x0A);  //2
DSI_PA(0x0F);  //3
DSI_PA(0x2A);  //4
DSI_PA(0x33);  //5
DSI_PA(0x3F);  //6
DSI_PA(0x44);  //7
DSI_PA(0x39);  //8
DSI_PA(0x06);  //9
DSI_PA(0x0C);  //10
DSI_PA(0x0E);  //11
DSI_PA(0x14);  //12
DSI_PA(0x15);  //13
DSI_PA(0x13);  //14
DSI_PA(0x15);  //15
DSI_PA(0x10);  //16
DSI_PA(0x18);  //17

DSI_CMD(0x08,0xE1); 
DSI_PA(0x11);   //1 
DSI_PA(0x11);   //2 
DSI_PA(0x91);   //3 
DSI_PA(0x00);   //4 D7:D5:VGH DET SEL/  D4:D0:VGL DET SEL 
DSI_PA(0x00);   //5 D5:D0:VSN DET SE
DSI_PA(0x00);   //6 D5:D0:VSP DET SE
DSI_PA(0x00);   //7 D7:PUREN_IOVCC/  D6:D4:IOVCC PUR_SEL/  D3:D2:DCHG1/  D1:D0:DCHG2

DSI_CMD(0x0F,0xE3); /// Set EQ
DSI_PA(0x07);   //1
DSI_PA(0x07);   //2
DSI_PA(0x0B);   //3
DSI_PA(0x0B);   //4
DSI_PA(0x0B);   //5
DSI_PA(0x0B);   //6
DSI_PA(0x00);   //7  PEQVCI1                      
DSI_PA(0x00);   //8  NEQVCI1                      
DSI_PA(0x00);   //9  VCOM_PULLGND_OFF             
DSI_PA(0x00);   //10 VCOM_PULLGND_OFF             
DSI_PA(0xFF);   //11
DSI_PA(0x04);   //12
DSI_PA(0xC0);   //13 defaut C0 ESD detect function
DSI_PA(0x10);   //14 SLPOTP                      

DSI_CMD(0x40,0xE9); /// Set GIP
DSI_PA(0xC8);  //1  PANSEL      //  08
DSI_PA(0x10);   //2
DSI_PA(0x0A);  //3  SHR_0[7:0]  //  0C
DSI_PA(0x00);  //4  SHR_1[11:8] //
DSI_PA(0x00);  //5  SHR_1[7:0]  //
DSI_PA(0x80);  //6  SPON[7:0]   
DSI_PA(0x81);  //7  SPOFF[7:0]  
DSI_PA(0x12);  //8  SHR0_1[3:0], SHR0_2[3:0]
DSI_PA(0x31);  //9  SHR0_3[3:0], SHR1_1[3:0]
DSI_PA(0x23);  //10  SHR1_2[3:0], SHR1_3[3:0]
DSI_PA(0x4F);  //11  SHP[3:0], SCP[3:0]  
DSI_PA(0x86);  //12  CHR[7:0]   //  10
DSI_PA(0xA0);  //13  CON[7:0]     
DSI_PA(0x00);  //14  COFF[7:0]  
DSI_PA(0x47);  //15  CHP[3:0], CCP[3:0]  
DSI_PA(0x08);  //16  USER_GIP_GATE[7:0]
DSI_PA(0x00);  //17  CGTS_L[21:16] 
DSI_PA(0x00);  //18  CGTS_L[15:8]
DSI_PA(0x0C);  //19  CGTS_L[7:0]  
DSI_PA(0x00);  //20  CGTS_INV_L[21:16]
DSI_PA(0x00);  //21  CGTS_INV_L[15:8]
DSI_PA(0x00);  //22  CGTS_INV_L[7:0]
DSI_PA(0x00);  //23  CGTS_R[21:16]	  
DSI_PA(0x00);  //24  CGTS_R[15:8]
DSI_PA(0x0C);  //25  CGTS_R[7:0]  
DSI_PA(0x00);  //26  CGTS_INV_R[21:16]
DSI_PA(0x00);  //27  CGTS_INV_R[15:8]
DSI_PA(0x00);  //28  CGTS_INV_R[7:0]
DSI_PA(0x98);  //29  COS1_L[3:0],  COS2_L[3:0] ,// STV0 VSD   48
DSI_PA(0x02);  //30  COS3_L[3:0],  COS4_L[3:0] ,// STV1 STV3  02
DSI_PA(0x8B);  //31  COS5_L[3:0],  COS6_L[3:0] ,// VGL  VDDE  8B
DSI_PA(0xAF);  //32  COS7_L[3:0],  COS8_L[3:0] ,// VDDO VDS   AF
DSI_PA(0x46);  //33  COS9_L[3:0],  COS10_L[3:0],// CLK1 CLK3  46
DSI_PA(0x02);  //34  COS11_L[3:0], COS12_L[3:0],// CLK5 CLK7  02
DSI_PA(0x88);  //35  COS13_L[3:0], COS14_L[3:0],// 
DSI_PA(0x88);  //36  COS15_L[3:0], COS16_L[3:0],// 
DSI_PA(0x88);  //37  COS17_L[3:0], COS18_L[3:0],// 
DSI_PA(0x88);  //38  COS19_L[3:0], COS20_L[3:0],// 
DSI_PA(0x88);  //39  COS21_L[3:0], COS22_L[3:0],// 
DSI_PA(0x98);  //40  COS1_R[3:0],  COS2_R[3:0] ,// STV0 VSD
DSI_PA(0x13);  //41  COS3_R[3:0],  COS4_R[3:0] ,// STV2 STV4
DSI_PA(0x8B);  //42  COS5_R[3:0],  COS6_R[3:0] ,// VGL  VDDE
DSI_PA(0xAF);  //43  COS7_R[3:0],  COS8_R[3:0] ,// VDDO VDS
DSI_PA(0x57);  //44  COS9_R[3:0],  COS10_R[3:0],// CLK2 CLK4			
DSI_PA(0x13);  //45  COS11_R[3:0], COS12_R[3:0],// CLK6 CLK8
DSI_PA(0x88);  //46  COS13_R[3:0], COS14_R[3:0],// 
DSI_PA(0x88);  //47  COS15_R[3:0], COS16_R[3:0],// 
DSI_PA(0x88);  //48  COS17_R[3:0], COS18_R[3:0],// 
DSI_PA(0x88);  //49  COS19_R[3:0], COS20_R[3:0],// 
DSI_PA(0x88);  //50  COS21_R[3:0], COS22_R[3:0],// 
DSI_PA(0x00);  //51  TCONOPTION
DSI_PA(0x00);  //52  OPTION
DSI_PA(0x00);  //53  OTPION
DSI_PA(0x00);  //54  OPTION
DSI_PA(0x00);  //55  CHR2
DSI_PA(0x00);  //56  CON2
DSI_PA(0x00);  //57  COFF2
DSI_PA(0x00);  //58  CHP2,CCP2
DSI_PA(0x00);  //59  CKS 21 20 19 18 17 16
DSI_PA(0x00);  //60  CKS 15 14 13 12 11 10 9 8
DSI_PA(0x00);  //61  CKS 7~0
DSI_PA(0x00);  //62  COFF[7:6]   CON[5:4]    SPOFF[3:2]    SPON[1:0]
DSI_PA(0x00);  //63  COFF2[7:6]    CON2[5:4]   - - - -

DSI_CMD(0x3E,0xEA); /// Set GIP2
DSI_PA(0x97);  //1  ys2_sel[1:0]
DSI_PA(0x0C);  //2  user_gip_gate1[7:0]
DSI_PA(0x09);  //3  ck_all_on_width1[5:0]
DSI_PA(0x09);  //4  ck_all_on_width2[5:0]
DSI_PA(0x09);  //5  ck_all_on_width3[5:0]
DSI_PA(0x78);  //6  ys_flag_period[7:0]
DSI_PA(0x00);  //7  ys_2
DSI_PA(0x00);  //8  user_gip_gate1_2[7:0]
DSI_PA(0x00);  //9  ck_all_on_width1_2[5:0]
DSI_PA(0x00);  //10 ck_all_on_width2_2[5:0]
DSI_PA(0x00);  //11 ck_all_on_width3_2[5:0]
DSI_PA(0x00);  //12 ys_flag_period_2[7:0]
DSI_PA(0x9F);  //29  COS1_L[3:0],  COS2_L[3:0] ,// STV0 VSD   48
DSI_PA(0x31);  //30  COS3_L[3:0],  COS4_L[3:0] ,// STV1 STV3  02
DSI_PA(0x8B);  //31  COS5_L[3:0],  COS6_L[3:0] ,// VGL  VDDE  8B
DSI_PA(0xA8);  //32  COS7_L[3:0],  COS8_L[3:0] ,// VDDO VDS   AF
DSI_PA(0x31);  //33  COS9_L[3:0],  COS10_L[3:0],// CLK1 CLK3  46
DSI_PA(0x75);  //34  COS11_L[3:0], COS12_L[3:0],// CLK5 CLK7  02
DSI_PA(0x88);  //35  COS13_L[3:0], COS14_L[3:0],// 
DSI_PA(0x88);  //36  COS15_L[3:0], COS16_L[3:0],// 
DSI_PA(0x88);  //37  COS17_L[3:0], COS18_L[3:0],// 
DSI_PA(0x88);  //38  COS19_L[3:0], COS20_L[3:0],// 
DSI_PA(0x88);  //39  COS21_L[3:0], COS22_L[3:0],// 
DSI_PA(0x9F);  //40  COS1_R[3:0],  COS2_R[3:0] ,// STV0 VSD
DSI_PA(0x20);  //41  COS3_R[3:0],  COS4_R[3:0] ,// STV2 STV4
DSI_PA(0x8B);  //42  COS5_R[3:0],  COS6_R[3:0] ,// VGL  VDDE
DSI_PA(0xA8);  //43  COS7_R[3:0],  COS8_R[3:0] ,// VDDO VDS
DSI_PA(0x20);  //44  COS9_R[3:0],  COS10_R[3:0],// CLK2 CLK4
DSI_PA(0x64);  //45  COS11_R[3:0], COS12_R[3:0],// CLK6 CLK8
DSI_PA(0x88);  //46  COS13_R[3:0], COS14_R[3:0],// 
DSI_PA(0x88);  //47  COS15_R[3:0], COS16_R[3:0],// 
DSI_PA(0x88);  //48  COS17_R[3:0], COS18_R[3:0],// 
DSI_PA(0x88);  //49  COS19_R[3:0], COS20_R[3:0],// 
DSI_PA(0x88);  //50  COS21_R[3:0], COS22_R[3:0],//
DSI_PA(0x23);  //35 EQOPT , EQ_SEL
DSI_PA(0x00);  //36 EQ_DELAY[7:0]
DSI_PA(0x00);  //37 EQ_DELAY_HSYNC [3:0]
DSI_PA(0x02);  //38 HSYNC_TO_CL1_CNT9[8]
DSI_PA(0x71);  //39 HSYNC_TO_CL1_CNT9[7:0]  //4.5us_johnny 
DSI_PA(0x00);  //40 HIZ_L
DSI_PA(0x00);  //41 HIZ_R
DSI_PA(0x00);  //42 CKS_GS[21:16]
DSI_PA(0x00);  //43 CKS_GS[15:8]
DSI_PA(0x00);  //44 CKS_GS[7:0]
DSI_PA(0x00);  //45 CK_MSB_EN[21:16]
DSI_PA(0x00);  //46 CK_MSB_EN[15:8]
DSI_PA(0x00);  //47 CK_MSB_EN[7:0]
DSI_PA(0x00);  //48 CK_MSB_EN_GS[21:16]
DSI_PA(0x00);  //49 CK_MSB_EN_GS[15:8]
DSI_PA(0x00);  //50 CK_MSB_EN_GS[7:0]
DSI_PA(0x00);  //51  SHR2[11:8]
DSI_PA(0x00);  //52  SHR2[7:0]
DSI_PA(0x00);  //53  SHR2_1[3:0] SHR2_2
DSI_PA(0x00);  //54  SHR2_3[3:0]
DSI_PA(0x40);  //55 SHP1[3:0]
DSI_PA(0x80);  //56 SPON1[7:0]
DSI_PA(0x81);  //57 SPOFF1[7:0]
DSI_PA(0x00);  //58 SHP2[3:0]
DSI_PA(0x00);  //59 SPON2[7:0]
DSI_PA(0x00);  //60 SPOFF2[7:0]
DSI_PA(0x00);  //61 SPOFF2[9:8]/SPON2[9:8]/SPOFF1[9:8]/SPON1[9:8]

DSI_CMD(0x04,0xEF);   
DSI_PA(0xFF);   //1
DSI_PA(0xFF);   //2
DSI_PA(0x01);   //3 


DSI_CMD(0x01,0x11); ////Sleep Out
DelayX1ms(250);

DSI_CMD(0x01,0x29); ///Display On
DelayX1ms(50);