.. _table_div_crg_overview:
.. table:: Clock Gen base address : 0x03002000
	:widths: 2 1 2

	+-----------------------+---------+------------------------------------+
	| Name                  | Address | Description                        |
	|                       | Offset  |                                    |
	+=======================+=========+====================================+
	| clk_en_0              | 0x000   | clock enable register 0            |
	+-----------------------+---------+------------------------------------+
	| clk_en_1              | 0x004   | clock enable register 1            |
	+-----------------------+---------+------------------------------------+
	| clk_en_2              | 0x008   | clock enable register 2            |
	+-----------------------+---------+------------------------------------+
	| clk_en_3              | 0x00c   | clock enable register 3            |
	+-----------------------+---------+------------------------------------+
	| clk_en_4              | 0x010   | clock enable register 4            |
	+-----------------------+---------+------------------------------------+
	| clk_sel_0             | 0x020   | clock source selection register 0  |
	+-----------------------+---------+------------------------------------+
	| clk_byp_0             | 0x030   | clock bypass to xtal register 0    |
	+-----------------------+---------+------------------------------------+
	| clk_byp_1             | 0x034   | clock bypass to xtal register 1    |
	+-----------------------+---------+------------------------------------+
	| div_clk_a53_0         | 0x040   | divider register of clk_a53_0      |
	+-----------------------+---------+------------------------------------+
	| div_clk_a53_1         | 0x044   | divider register of clk_a53_1      |
	+-----------------------+---------+------------------------------------+
	| div_clk_cpu_axi0      | 0x048   | divider register of clk_cpu_axi0   |
	+-----------------------+---------+------------------------------------+
	| div_clk_cpu_gic       | 0x050   | divider register of clk_cpu_gic    |
	+-----------------------+---------+------------------------------------+
	| div_clk_tpu           | 0x054   | divider register of clk_tpu        |
	+-----------------------+---------+------------------------------------+
	| div_clk_emmc          | 0x064   | divider register of clk_emmc       |
	+-----------------------+---------+------------------------------------+
	| div_clk_100k_emmc     | 0x06c   | divider register of clk_100k_emmc  |
	+-----------------------+---------+------------------------------------+
	| div_clk_sd0           | 0x070   | divider register of clk_sd0        |
	+-----------------------+---------+------------------------------------+
	| div_clk_100k_sd0      | 0x078   | divider register of clk_100k_sd0   |
	+-----------------------+---------+------------------------------------+
	| div_clk_sd1           | 0x07c   | divider register of clk_sd1        |
	+-----------------------+---------+------------------------------------+
	| div_clk_100k_sd1      | 0x084   | divider register of clk_100k_sd1   |
	+-----------------------+---------+------------------------------------+
	| div_clk_spi_nand      | 0x088   | divider register of clk_spi_nand   |
	+-----------------------+---------+------------------------------------+
	| div_clk_500m_eth0     | 0x08c   | divider register of clk_500m_eth0  |
	+-----------------------+---------+------------------------------------+
	| div_clk_gpio_db       | 0x094   | divider register of clk_gpio_db    |
	+-----------------------+---------+------------------------------------+
	| div_clk_sdma_aud0     | 0x098   | divider register of clk_sdma_aud0  |
	+-----------------------+---------+------------------------------------+
	| div_clk_sdma_aud1     | 0x09c   | divider register of clk_sdma_aud1  |
	+-----------------------+---------+------------------------------------+
	| div_clk_sdma_aud2     | 0x0a0   | divider register of clk_sdma_aud2  |
	+-----------------------+---------+------------------------------------+
	| div_clk_sdma_aud3     | 0x0a4   | divider register of clk_sdma_aud3  |
	+-----------------------+---------+------------------------------------+
	| div_clk_cam0_200      | 0x0a8   | divider register of clk_cam0_200   |
	+-----------------------+---------+------------------------------------+
	| div_clk_axi4          | 0x0b8   | divider register of clk_axi4       |
	+-----------------------+---------+------------------------------------+
	| div_clk_axi6          | 0x0bc   | divider register of clk_axi6       |
	+-----------------------+---------+------------------------------------+
	| div_clk_dsi_esc       | 0x0c4   | divider register of clk_dsi_esc    |
	+-----------------------+---------+------------------------------------+
	| div_clk_axi_vip       | 0x0c8   | divider register of clk_axi_vip    |
	+-----------------------+---------+------------------------------------+
	| div_clk_src_vip_sys_0 | 0x0d0   | divider register of                |
	|                       |         | clk_src_vip_sys_0                  |
	+-----------------------+---------+------------------------------------+
	| div_clk_src_vip_sys_1 | 0x0d8   | divider register of                |
	|                       |         | clk_src_vip_sys_1                  |
	+-----------------------+---------+------------------------------------+
	| div_clk_disp_src_vip  | 0x0e0   | divider register of                |
	|                       |         | clk_disp_src_vip                   |
	+-----------------------+---------+------------------------------------+
	| di                    | 0x0e4   | divider register of                |
	| v_clk_axi_video_codec |         | clk_axi_video_codec                |
	+-----------------------+---------+------------------------------------+
	| div_clk_vc_src0       | 0x0ec   | divider register of clk_vc_src0    |
	+-----------------------+---------+------------------------------------+
	| div_clk_1m            | 0x0fc   | divider register of clk_1m         |
	+-----------------------+---------+------------------------------------+
	| div_clk_spi           | 0x100   | divider register of clk_spi        |
	+-----------------------+---------+------------------------------------+
	| div_clk_i2c           | 0x104   | divider register of clk_i2c        |
	+-----------------------+---------+------------------------------------+
	| div_clk_src_vip_sys_2 | 0x110   | divider register of                |
	|                       |         | clk_src_vip_sys_2                  |
	+-----------------------+---------+------------------------------------+
	| div_clk_audsrc        | 0x118   | divider register of clk_audsrc     |
	+-----------------------+---------+------------------------------------+
	| div_clk_pwm_src_0     | 0x120   | divider register of clk_pwm_src_0  |
	+-----------------------+---------+------------------------------------+
	| div_clk_ap_debug      | 0x128   | divider register of clk_ap_debug   |
	+-----------------------+---------+------------------------------------+
	| div_clk_rtcsys_src_0  | 0x12c   | divider register of                |
	|                       |         | clk_rtcsys_src_0                   |
	+-----------------------+---------+------------------------------------+
	| div_clk_c906_0_0      | 0x130   | divider register of clk_c906_0_0   |
	+-----------------------+---------+------------------------------------+
	| div_clk_c906_0_1      | 0x134   | divider register of clk_c906_0_1   |
	+-----------------------+---------+------------------------------------+
	| div_clk_c906_1_0      | 0x138   | divider register of clk_c906_1_0   |
	+-----------------------+---------+------------------------------------+
	| div_clk_c906_1_1      | 0x13c   | divider register of clk_c906_1_1   |
	+-----------------------+---------+------------------------------------+
	| div_clk_src_vip_sys_3 | 0x140   | divider register of                |
	|                       |         | clk_src_vip_sys_3                  |
	+-----------------------+---------+------------------------------------+
	| div_clk_src_vip_sys_4 | 0x144   | divider register of                |
	|                       |         | clk_src_vip_sys_4                  |
	+-----------------------+---------+------------------------------------+
