====================
====================
START OF THE NEW LOG
top1 read successfully
top2 read successfully
top3 read successfully
Topologies in Memory:
 Topology #1: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top1"
}
 Topology #2: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top2"
}
 Topology #3: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top3"
}
Topologies in Memory:
 Topology #1: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top1"
}
 Topology #2: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top2"
}
 Topology #3: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top3"
}
top3 deleted successfully
Topologies in Memory:
 Topology #1: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top1"
}
 Topology #2: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top2"
}
Devices of Topology top1:
 Device #1: 
 {
    "id": "res1",
    "type": "resistor",
    "netlist": {
        "t1": "vdd",
        "t2": "n1"
    },
    "resistance": {
        "default": 100,
        "min": 10,
        "max": 1000
    }
}
 Device #2: 
 {
    "id": "m1",
    "type": "nmos",
    "netlist": {
        "drain": "n1",
        "gate": "vin",
        "source": "vss"
    },
    "m(l)": {
        "default": 1.5,
        "min": 1,
        "max": 2
    }
}
Devices with Netlist Node n1:
 Device #1: 
 {
    "id": "res1",
    "type": "resistor",
    "netlist": {
        "t1": "vdd",
        "t2": "n1"
    },
    "resistance": {
        "default": 100,
        "min": 10,
        "max": 1000
    }
}
 Device #2: 
 {
    "id": "m1",
    "type": "nmos",
    "netlist": {
        "drain": "n1",
        "gate": "vin",
        "source": "vss"
    },
    "m(l)": {
        "default": 1.5,
        "min": 1,
        "max": 2
    }
}
top3 read successfully
Topologies in Memory:
 Topology #1: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top1"
}
 Topology #2: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top2"
}
 Topology #3: {
    "components": [
        {
            "id": "res1",
            "type": "resistor",
            "netlist": {
                "t1": "vdd",
                "t2": "n1"
            },
            "resistance": {
                "default": 100,
                "min": 10,
                "max": 1000
            }
        },
        {
            "id": "m1",
            "type": "nmos",
            "netlist": {
                "drain": "n1",
                "gate": "vin",
                "source": "vss"
            },
            "m(l)": {
                "default": 1.5,
                "min": 1,
                "max": 2
            }
        }
    ],
    "id": "top3"
}
