<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
   <export preferredWidth="681" />
   <inputclock preferredWidth="372" />
   <name preferredWidth="343" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/Basic Functions,Library/Basic Functions/Clocks; PLLs and Resets,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library" />
 <window width="3226" height="3513" x="9587" y="0" />
 <generation synthesis="VHDL" />
</preferences>
