|project2_ads
clock => clock_25:clk.inclk0
reset => vga_output:v0.reset
horz_sync << hsync_reg[9].DB_MAX_OUTPUT_PORT_TYPE
vert_sync << vsync_reg[9].DB_MAX_OUTPUT_PORT_TYPE
r_out[0] << vga_output:v0.red[0]
r_out[1] << vga_output:v0.red[1]
r_out[2] << vga_output:v0.red[2]
r_out[3] << vga_output:v0.red[3]
g_out[0] << vga_output:v0.green[0]
g_out[1] << vga_output:v0.green[1]
g_out[2] << vga_output:v0.green[2]
g_out[3] << vga_output:v0.green[3]
b_out[0] << vga_output:v0.blue[0]
b_out[1] << vga_output:v0.blue[1]
b_out[2] << vga_output:v0.blue[2]
b_out[3] << vga_output:v0.blue[3]
reset_led << vga_output:v0.reset_led
locked_led << clock_25:clk.locked


|project2_ads|mandelbrot_stage:\pipeline:0:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|mandelbrot_stage:\pipeline:1:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|mandelbrot_stage:\pipeline:2:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|mandelbrot_stage:\pipeline:3:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|mandelbrot_stage:\pipeline:4:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|mandelbrot_stage:\pipeline:5:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|mandelbrot_stage:\pipeline:6:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|mandelbrot_stage:\pipeline:7:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|mandelbrot_stage:\pipeline:8:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|mandelbrot_stage:\pipeline:9:p0
clock => c_out.im[-18]~reg0.CLK
clock => c_out.im[-17]~reg0.CLK
clock => c_out.im[-16]~reg0.CLK
clock => c_out.im[-15]~reg0.CLK
clock => c_out.im[-14]~reg0.CLK
clock => c_out.im[-13]~reg0.CLK
clock => c_out.im[-12]~reg0.CLK
clock => c_out.im[-11]~reg0.CLK
clock => c_out.im[-10]~reg0.CLK
clock => c_out.im[-9]~reg0.CLK
clock => c_out.im[-8]~reg0.CLK
clock => c_out.im[-7]~reg0.CLK
clock => c_out.im[-6]~reg0.CLK
clock => c_out.im[-5]~reg0.CLK
clock => c_out.im[-4]~reg0.CLK
clock => c_out.im[-3]~reg0.CLK
clock => c_out.im[-2]~reg0.CLK
clock => c_out.im[-1]~reg0.CLK
clock => c_out.im[0]~reg0.CLK
clock => c_out.im[1]~reg0.CLK
clock => c_out.im[2]~reg0.CLK
clock => c_out.im[3]~reg0.CLK
clock => c_out.im[4]~reg0.CLK
clock => c_out.im[5]~reg0.CLK
clock => c_out.im[6]~reg0.CLK
clock => c_out.im[7]~reg0.CLK
clock => c_out.im[8]~reg0.CLK
clock => c_out.im[9]~reg0.CLK
clock => c_out.im[10]~reg0.CLK
clock => c_out.re[-18]~reg0.CLK
clock => c_out.re[-17]~reg0.CLK
clock => c_out.re[-16]~reg0.CLK
clock => c_out.re[-15]~reg0.CLK
clock => c_out.re[-14]~reg0.CLK
clock => c_out.re[-13]~reg0.CLK
clock => c_out.re[-12]~reg0.CLK
clock => c_out.re[-11]~reg0.CLK
clock => c_out.re[-10]~reg0.CLK
clock => c_out.re[-9]~reg0.CLK
clock => c_out.re[-8]~reg0.CLK
clock => c_out.re[-7]~reg0.CLK
clock => c_out.re[-6]~reg0.CLK
clock => c_out.re[-5]~reg0.CLK
clock => c_out.re[-4]~reg0.CLK
clock => c_out.re[-3]~reg0.CLK
clock => c_out.re[-2]~reg0.CLK
clock => c_out.re[-1]~reg0.CLK
clock => c_out.re[0]~reg0.CLK
clock => c_out.re[1]~reg0.CLK
clock => c_out.re[2]~reg0.CLK
clock => c_out.re[3]~reg0.CLK
clock => c_out.re[4]~reg0.CLK
clock => c_out.re[5]~reg0.CLK
clock => c_out.re[6]~reg0.CLK
clock => c_out.re[7]~reg0.CLK
clock => c_out.re[8]~reg0.CLK
clock => c_out.re[9]~reg0.CLK
clock => c_out.re[10]~reg0.CLK
clock => z_out.im[-18]~reg0.CLK
clock => z_out.im[-17]~reg0.CLK
clock => z_out.im[-16]~reg0.CLK
clock => z_out.im[-15]~reg0.CLK
clock => z_out.im[-14]~reg0.CLK
clock => z_out.im[-13]~reg0.CLK
clock => z_out.im[-12]~reg0.CLK
clock => z_out.im[-11]~reg0.CLK
clock => z_out.im[-10]~reg0.CLK
clock => z_out.im[-9]~reg0.CLK
clock => z_out.im[-8]~reg0.CLK
clock => z_out.im[-7]~reg0.CLK
clock => z_out.im[-6]~reg0.CLK
clock => z_out.im[-5]~reg0.CLK
clock => z_out.im[-4]~reg0.CLK
clock => z_out.im[-3]~reg0.CLK
clock => z_out.im[-2]~reg0.CLK
clock => z_out.im[-1]~reg0.CLK
clock => z_out.im[0]~reg0.CLK
clock => z_out.im[1]~reg0.CLK
clock => z_out.im[2]~reg0.CLK
clock => z_out.im[3]~reg0.CLK
clock => z_out.im[4]~reg0.CLK
clock => z_out.im[5]~reg0.CLK
clock => z_out.im[6]~reg0.CLK
clock => z_out.im[7]~reg0.CLK
clock => z_out.im[8]~reg0.CLK
clock => z_out.im[9]~reg0.CLK
clock => z_out.im[10]~reg0.CLK
clock => z_out.re[-18]~reg0.CLK
clock => z_out.re[-17]~reg0.CLK
clock => z_out.re[-16]~reg0.CLK
clock => z_out.re[-15]~reg0.CLK
clock => z_out.re[-14]~reg0.CLK
clock => z_out.re[-13]~reg0.CLK
clock => z_out.re[-12]~reg0.CLK
clock => z_out.re[-11]~reg0.CLK
clock => z_out.re[-10]~reg0.CLK
clock => z_out.re[-9]~reg0.CLK
clock => z_out.re[-8]~reg0.CLK
clock => z_out.re[-7]~reg0.CLK
clock => z_out.re[-6]~reg0.CLK
clock => z_out.re[-5]~reg0.CLK
clock => z_out.re[-4]~reg0.CLK
clock => z_out.re[-3]~reg0.CLK
clock => z_out.re[-2]~reg0.CLK
clock => z_out.re[-1]~reg0.CLK
clock => z_out.re[0]~reg0.CLK
clock => z_out.re[1]~reg0.CLK
clock => z_out.re[2]~reg0.CLK
clock => z_out.re[3]~reg0.CLK
clock => z_out.re[4]~reg0.CLK
clock => z_out.re[5]~reg0.CLK
clock => z_out.re[6]~reg0.CLK
clock => z_out.re[7]~reg0.CLK
clock => z_out.re[8]~reg0.CLK
clock => z_out.re[9]~reg0.CLK
clock => z_out.re[10]~reg0.CLK
clock => table_index_out[0]~reg0.CLK
clock => table_index_out[1]~reg0.CLK
clock => table_index_out[2]~reg0.CLK
clock => table_index_out[3]~reg0.CLK
clock => table_index_out[4]~reg0.CLK
clock => table_index_out[5]~reg0.CLK
clock => table_index_out[6]~reg0.CLK
clock => table_index_out[7]~reg0.CLK
clock => table_index_out[8]~reg0.CLK
clock => table_index_out[9]~reg0.CLK
clock => table_index_out[10]~reg0.CLK
clock => table_index_out[11]~reg0.CLK
clock => table_index_out[12]~reg0.CLK
clock => table_index_out[13]~reg0.CLK
clock => table_index_out[14]~reg0.CLK
clock => table_index_out[15]~reg0.CLK
clock => table_index_out[16]~reg0.CLK
clock => table_index_out[17]~reg0.CLK
clock => table_index_out[18]~reg0.CLK
clock => table_index_out[19]~reg0.CLK
clock => table_index_out[20]~reg0.CLK
clock => table_index_out[21]~reg0.CLK
clock => table_index_out[22]~reg0.CLK
clock => table_index_out[23]~reg0.CLK
clock => table_index_out[24]~reg0.CLK
clock => table_index_out[25]~reg0.CLK
clock => table_index_out[26]~reg0.CLK
clock => table_index_out[27]~reg0.CLK
clock => table_index_out[28]~reg0.CLK
clock => table_index_out[29]~reg0.CLK
clock => table_index_out[30]~reg0.CLK
clock => \stage:z_curr.im[-18].CLK
clock => \stage:z_curr.im[-17].CLK
clock => \stage:z_curr.im[-16].CLK
clock => \stage:z_curr.im[-15].CLK
clock => \stage:z_curr.im[-14].CLK
clock => \stage:z_curr.im[-13].CLK
clock => \stage:z_curr.im[-12].CLK
clock => \stage:z_curr.im[-11].CLK
clock => \stage:z_curr.im[-10].CLK
clock => \stage:z_curr.im[-9].CLK
clock => \stage:z_curr.im[-8].CLK
clock => \stage:z_curr.im[-7].CLK
clock => \stage:z_curr.im[-6].CLK
clock => \stage:z_curr.im[-5].CLK
clock => \stage:z_curr.im[-4].CLK
clock => \stage:z_curr.im[-3].CLK
clock => \stage:z_curr.im[-2].CLK
clock => \stage:z_curr.im[-1].CLK
clock => \stage:z_curr.im[0].CLK
clock => \stage:z_curr.im[1].CLK
clock => \stage:z_curr.im[2].CLK
clock => \stage:z_curr.im[3].CLK
clock => \stage:z_curr.im[4].CLK
clock => \stage:z_curr.im[5].CLK
clock => \stage:z_curr.im[6].CLK
clock => \stage:z_curr.im[7].CLK
clock => \stage:z_curr.im[8].CLK
clock => \stage:z_curr.im[9].CLK
clock => \stage:z_curr.im[10].CLK
clock => \stage:z_curr.re[-18].CLK
clock => \stage:z_curr.re[-17].CLK
clock => \stage:z_curr.re[-16].CLK
clock => \stage:z_curr.re[-15].CLK
clock => \stage:z_curr.re[-14].CLK
clock => \stage:z_curr.re[-13].CLK
clock => \stage:z_curr.re[-12].CLK
clock => \stage:z_curr.re[-11].CLK
clock => \stage:z_curr.re[-10].CLK
clock => \stage:z_curr.re[-9].CLK
clock => \stage:z_curr.re[-8].CLK
clock => \stage:z_curr.re[-7].CLK
clock => \stage:z_curr.re[-6].CLK
clock => \stage:z_curr.re[-5].CLK
clock => \stage:z_curr.re[-4].CLK
clock => \stage:z_curr.re[-3].CLK
clock => \stage:z_curr.re[-2].CLK
clock => \stage:z_curr.re[-1].CLK
clock => \stage:z_curr.re[0].CLK
clock => \stage:z_curr.re[1].CLK
clock => \stage:z_curr.re[2].CLK
clock => \stage:z_curr.re[3].CLK
clock => \stage:z_curr.re[4].CLK
clock => \stage:z_curr.re[5].CLK
clock => \stage:z_curr.re[6].CLK
clock => \stage:z_curr.re[7].CLK
clock => \stage:z_curr.re[8].CLK
clock => \stage:z_curr.re[9].CLK
clock => \stage:z_curr.re[10].CLK
c_in.im[-18] => Add1.IN58
c_in.im[-18] => c_out.im[-18]~reg0.DATAIN
c_in.im[-17] => Add1.IN57
c_in.im[-17] => c_out.im[-17]~reg0.DATAIN
c_in.im[-16] => Add1.IN56
c_in.im[-16] => c_out.im[-16]~reg0.DATAIN
c_in.im[-15] => Add1.IN55
c_in.im[-15] => c_out.im[-15]~reg0.DATAIN
c_in.im[-14] => Add1.IN54
c_in.im[-14] => c_out.im[-14]~reg0.DATAIN
c_in.im[-13] => Add1.IN53
c_in.im[-13] => c_out.im[-13]~reg0.DATAIN
c_in.im[-12] => Add1.IN52
c_in.im[-12] => c_out.im[-12]~reg0.DATAIN
c_in.im[-11] => Add1.IN51
c_in.im[-11] => c_out.im[-11]~reg0.DATAIN
c_in.im[-10] => Add1.IN50
c_in.im[-10] => c_out.im[-10]~reg0.DATAIN
c_in.im[-9] => Add1.IN49
c_in.im[-9] => c_out.im[-9]~reg0.DATAIN
c_in.im[-8] => Add1.IN48
c_in.im[-8] => c_out.im[-8]~reg0.DATAIN
c_in.im[-7] => Add1.IN47
c_in.im[-7] => c_out.im[-7]~reg0.DATAIN
c_in.im[-6] => Add1.IN46
c_in.im[-6] => c_out.im[-6]~reg0.DATAIN
c_in.im[-5] => Add1.IN45
c_in.im[-5] => c_out.im[-5]~reg0.DATAIN
c_in.im[-4] => Add1.IN44
c_in.im[-4] => c_out.im[-4]~reg0.DATAIN
c_in.im[-3] => Add1.IN43
c_in.im[-3] => c_out.im[-3]~reg0.DATAIN
c_in.im[-2] => Add1.IN42
c_in.im[-2] => c_out.im[-2]~reg0.DATAIN
c_in.im[-1] => Add1.IN41
c_in.im[-1] => c_out.im[-1]~reg0.DATAIN
c_in.im[0] => Add1.IN40
c_in.im[0] => c_out.im[0]~reg0.DATAIN
c_in.im[1] => Add1.IN39
c_in.im[1] => c_out.im[1]~reg0.DATAIN
c_in.im[2] => Add1.IN38
c_in.im[2] => c_out.im[2]~reg0.DATAIN
c_in.im[3] => Add1.IN37
c_in.im[3] => c_out.im[3]~reg0.DATAIN
c_in.im[4] => Add1.IN36
c_in.im[4] => c_out.im[4]~reg0.DATAIN
c_in.im[5] => Add1.IN35
c_in.im[5] => c_out.im[5]~reg0.DATAIN
c_in.im[6] => Add1.IN34
c_in.im[6] => c_out.im[6]~reg0.DATAIN
c_in.im[7] => Add1.IN33
c_in.im[7] => c_out.im[7]~reg0.DATAIN
c_in.im[8] => Add1.IN32
c_in.im[8] => c_out.im[8]~reg0.DATAIN
c_in.im[9] => Add1.IN31
c_in.im[9] => c_out.im[9]~reg0.DATAIN
c_in.im[10] => Add1.IN30
c_in.im[10] => underflow.IN1
c_in.im[10] => c_out.im[10]~reg0.DATAIN
c_in.im[10] => overflow.IN1
c_in.re[-18] => Add0.IN58
c_in.re[-18] => c_out.re[-18]~reg0.DATAIN
c_in.re[-17] => Add0.IN57
c_in.re[-17] => c_out.re[-17]~reg0.DATAIN
c_in.re[-16] => Add0.IN56
c_in.re[-16] => c_out.re[-16]~reg0.DATAIN
c_in.re[-15] => Add0.IN55
c_in.re[-15] => c_out.re[-15]~reg0.DATAIN
c_in.re[-14] => Add0.IN54
c_in.re[-14] => c_out.re[-14]~reg0.DATAIN
c_in.re[-13] => Add0.IN53
c_in.re[-13] => c_out.re[-13]~reg0.DATAIN
c_in.re[-12] => Add0.IN52
c_in.re[-12] => c_out.re[-12]~reg0.DATAIN
c_in.re[-11] => Add0.IN51
c_in.re[-11] => c_out.re[-11]~reg0.DATAIN
c_in.re[-10] => Add0.IN50
c_in.re[-10] => c_out.re[-10]~reg0.DATAIN
c_in.re[-9] => Add0.IN49
c_in.re[-9] => c_out.re[-9]~reg0.DATAIN
c_in.re[-8] => Add0.IN48
c_in.re[-8] => c_out.re[-8]~reg0.DATAIN
c_in.re[-7] => Add0.IN47
c_in.re[-7] => c_out.re[-7]~reg0.DATAIN
c_in.re[-6] => Add0.IN46
c_in.re[-6] => c_out.re[-6]~reg0.DATAIN
c_in.re[-5] => Add0.IN45
c_in.re[-5] => c_out.re[-5]~reg0.DATAIN
c_in.re[-4] => Add0.IN44
c_in.re[-4] => c_out.re[-4]~reg0.DATAIN
c_in.re[-3] => Add0.IN43
c_in.re[-3] => c_out.re[-3]~reg0.DATAIN
c_in.re[-2] => Add0.IN42
c_in.re[-2] => c_out.re[-2]~reg0.DATAIN
c_in.re[-1] => Add0.IN41
c_in.re[-1] => c_out.re[-1]~reg0.DATAIN
c_in.re[0] => Add0.IN40
c_in.re[0] => c_out.re[0]~reg0.DATAIN
c_in.re[1] => Add0.IN39
c_in.re[1] => c_out.re[1]~reg0.DATAIN
c_in.re[2] => Add0.IN38
c_in.re[2] => c_out.re[2]~reg0.DATAIN
c_in.re[3] => Add0.IN37
c_in.re[3] => c_out.re[3]~reg0.DATAIN
c_in.re[4] => Add0.IN36
c_in.re[4] => c_out.re[4]~reg0.DATAIN
c_in.re[5] => Add0.IN35
c_in.re[5] => c_out.re[5]~reg0.DATAIN
c_in.re[6] => Add0.IN34
c_in.re[6] => c_out.re[6]~reg0.DATAIN
c_in.re[7] => Add0.IN33
c_in.re[7] => c_out.re[7]~reg0.DATAIN
c_in.re[8] => Add0.IN32
c_in.re[8] => c_out.re[8]~reg0.DATAIN
c_in.re[9] => Add0.IN31
c_in.re[9] => c_out.re[9]~reg0.DATAIN
c_in.re[10] => Add0.IN30
c_in.re[10] => underflow.IN1
c_in.re[10] => c_out.re[10]~reg0.DATAIN
c_in.re[10] => overflow.IN1
c_out.im[-18] <= c_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-17] <= c_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-16] <= c_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-15] <= c_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-14] <= c_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-13] <= c_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-12] <= c_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-11] <= c_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-10] <= c_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-9] <= c_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-8] <= c_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-7] <= c_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-6] <= c_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-5] <= c_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-4] <= c_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-3] <= c_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-2] <= c_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[-1] <= c_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[0] <= c_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[1] <= c_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[2] <= c_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[3] <= c_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[4] <= c_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[5] <= c_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[6] <= c_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[7] <= c_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[8] <= c_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[9] <= c_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.im[10] <= c_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-18] <= c_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-17] <= c_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-16] <= c_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-15] <= c_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-14] <= c_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-13] <= c_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-12] <= c_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-11] <= c_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-10] <= c_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-9] <= c_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-8] <= c_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-7] <= c_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-6] <= c_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-5] <= c_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-4] <= c_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-3] <= c_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-2] <= c_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[-1] <= c_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[0] <= c_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[1] <= c_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[2] <= c_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[3] <= c_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[4] <= c_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[5] <= c_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[6] <= c_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[7] <= c_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[8] <= c_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[9] <= c_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out.re[10] <= c_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_in.im[-18] => ~NO_FANOUT~
z_in.im[-17] => ~NO_FANOUT~
z_in.im[-16] => ~NO_FANOUT~
z_in.im[-15] => ~NO_FANOUT~
z_in.im[-14] => ~NO_FANOUT~
z_in.im[-13] => ~NO_FANOUT~
z_in.im[-12] => ~NO_FANOUT~
z_in.im[-11] => ~NO_FANOUT~
z_in.im[-10] => ~NO_FANOUT~
z_in.im[-9] => ~NO_FANOUT~
z_in.im[-8] => ~NO_FANOUT~
z_in.im[-7] => ~NO_FANOUT~
z_in.im[-6] => ~NO_FANOUT~
z_in.im[-5] => ~NO_FANOUT~
z_in.im[-4] => ~NO_FANOUT~
z_in.im[-3] => ~NO_FANOUT~
z_in.im[-2] => ~NO_FANOUT~
z_in.im[-1] => ~NO_FANOUT~
z_in.im[0] => ~NO_FANOUT~
z_in.im[1] => ~NO_FANOUT~
z_in.im[2] => ~NO_FANOUT~
z_in.im[3] => ~NO_FANOUT~
z_in.im[4] => ~NO_FANOUT~
z_in.im[5] => ~NO_FANOUT~
z_in.im[6] => ~NO_FANOUT~
z_in.im[7] => ~NO_FANOUT~
z_in.im[8] => ~NO_FANOUT~
z_in.im[9] => ~NO_FANOUT~
z_in.im[10] => ~NO_FANOUT~
z_in.re[-18] => ~NO_FANOUT~
z_in.re[-17] => ~NO_FANOUT~
z_in.re[-16] => ~NO_FANOUT~
z_in.re[-15] => ~NO_FANOUT~
z_in.re[-14] => ~NO_FANOUT~
z_in.re[-13] => ~NO_FANOUT~
z_in.re[-12] => ~NO_FANOUT~
z_in.re[-11] => ~NO_FANOUT~
z_in.re[-10] => ~NO_FANOUT~
z_in.re[-9] => ~NO_FANOUT~
z_in.re[-8] => ~NO_FANOUT~
z_in.re[-7] => ~NO_FANOUT~
z_in.re[-6] => ~NO_FANOUT~
z_in.re[-5] => ~NO_FANOUT~
z_in.re[-4] => ~NO_FANOUT~
z_in.re[-3] => ~NO_FANOUT~
z_in.re[-2] => ~NO_FANOUT~
z_in.re[-1] => ~NO_FANOUT~
z_in.re[0] => ~NO_FANOUT~
z_in.re[1] => ~NO_FANOUT~
z_in.re[2] => ~NO_FANOUT~
z_in.re[3] => ~NO_FANOUT~
z_in.re[4] => ~NO_FANOUT~
z_in.re[5] => ~NO_FANOUT~
z_in.re[6] => ~NO_FANOUT~
z_in.re[7] => ~NO_FANOUT~
z_in.re[8] => ~NO_FANOUT~
z_in.re[9] => ~NO_FANOUT~
z_in.re[10] => ~NO_FANOUT~
z_out.im[-18] <= z_out.im[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-17] <= z_out.im[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-16] <= z_out.im[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-15] <= z_out.im[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-14] <= z_out.im[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-13] <= z_out.im[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-12] <= z_out.im[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-11] <= z_out.im[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-10] <= z_out.im[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-9] <= z_out.im[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-8] <= z_out.im[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-7] <= z_out.im[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-6] <= z_out.im[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-5] <= z_out.im[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-4] <= z_out.im[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-3] <= z_out.im[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-2] <= z_out.im[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[-1] <= z_out.im[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[0] <= z_out.im[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[1] <= z_out.im[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[2] <= z_out.im[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[3] <= z_out.im[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[4] <= z_out.im[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[5] <= z_out.im[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[6] <= z_out.im[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[7] <= z_out.im[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[8] <= z_out.im[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[9] <= z_out.im[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.im[10] <= z_out.im[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-18] <= z_out.re[-18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-17] <= z_out.re[-17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-16] <= z_out.re[-16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-15] <= z_out.re[-15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-14] <= z_out.re[-14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-13] <= z_out.re[-13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-12] <= z_out.re[-12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-11] <= z_out.re[-11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-10] <= z_out.re[-10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-9] <= z_out.re[-9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-8] <= z_out.re[-8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-7] <= z_out.re[-7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-6] <= z_out.re[-6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-5] <= z_out.re[-5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-4] <= z_out.re[-4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-3] <= z_out.re[-3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-2] <= z_out.re[-2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[-1] <= z_out.re[-1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[0] <= z_out.re[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[1] <= z_out.re[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[2] <= z_out.re[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[3] <= z_out.re[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[4] <= z_out.re[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[5] <= z_out.re[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[6] <= z_out.re[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[7] <= z_out.re[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[8] <= z_out.re[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[9] <= z_out.re[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
z_out.re[10] <= z_out.re[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_in[0] => Add3.IN62
table_index_in[0] => table_index_out.DATAA
table_index_in[1] => Add3.IN61
table_index_in[1] => table_index_out.DATAA
table_index_in[2] => Add3.IN60
table_index_in[2] => table_index_out.DATAA
table_index_in[3] => Add3.IN59
table_index_in[3] => table_index_out.DATAA
table_index_in[4] => Add3.IN58
table_index_in[4] => table_index_out.DATAA
table_index_in[5] => Add3.IN57
table_index_in[5] => table_index_out.DATAA
table_index_in[6] => Add3.IN56
table_index_in[6] => table_index_out.DATAA
table_index_in[7] => Add3.IN55
table_index_in[7] => table_index_out.DATAA
table_index_in[8] => Add3.IN54
table_index_in[8] => table_index_out.DATAA
table_index_in[9] => Add3.IN53
table_index_in[9] => table_index_out.DATAA
table_index_in[10] => Add3.IN52
table_index_in[10] => table_index_out.DATAA
table_index_in[11] => Add3.IN51
table_index_in[11] => table_index_out.DATAA
table_index_in[12] => Add3.IN50
table_index_in[12] => table_index_out.DATAA
table_index_in[13] => Add3.IN49
table_index_in[13] => table_index_out.DATAA
table_index_in[14] => Add3.IN48
table_index_in[14] => table_index_out.DATAA
table_index_in[15] => Add3.IN47
table_index_in[15] => table_index_out.DATAA
table_index_in[16] => Add3.IN46
table_index_in[16] => table_index_out.DATAA
table_index_in[17] => Add3.IN45
table_index_in[17] => table_index_out.DATAA
table_index_in[18] => Add3.IN44
table_index_in[18] => table_index_out.DATAA
table_index_in[19] => Add3.IN43
table_index_in[19] => table_index_out.DATAA
table_index_in[20] => Add3.IN42
table_index_in[20] => table_index_out.DATAA
table_index_in[21] => Add3.IN41
table_index_in[21] => table_index_out.DATAA
table_index_in[22] => Add3.IN40
table_index_in[22] => table_index_out.DATAA
table_index_in[23] => Add3.IN39
table_index_in[23] => table_index_out.DATAA
table_index_in[24] => Add3.IN38
table_index_in[24] => table_index_out.DATAA
table_index_in[25] => Add3.IN37
table_index_in[25] => table_index_out.DATAA
table_index_in[26] => Add3.IN36
table_index_in[26] => table_index_out.DATAA
table_index_in[27] => Add3.IN35
table_index_in[27] => table_index_out.DATAA
table_index_in[28] => Add3.IN34
table_index_in[28] => table_index_out.DATAA
table_index_in[29] => Add3.IN33
table_index_in[29] => table_index_out.DATAA
table_index_in[30] => Add3.IN32
table_index_in[30] => table_index_out.DATAA
table_index_out[0] <= table_index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[1] <= table_index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[2] <= table_index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[3] <= table_index_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[4] <= table_index_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[5] <= table_index_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[6] <= table_index_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[7] <= table_index_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[8] <= table_index_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[9] <= table_index_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[10] <= table_index_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[11] <= table_index_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[12] <= table_index_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[13] <= table_index_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[14] <= table_index_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[15] <= table_index_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[16] <= table_index_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[17] <= table_index_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[18] <= table_index_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[19] <= table_index_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[20] <= table_index_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[21] <= table_index_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[22] <= table_index_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[23] <= table_index_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[24] <= table_index_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[25] <= table_index_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[26] <= table_index_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[27] <= table_index_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[28] <= table_index_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[29] <= table_index_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
table_index_out[30] <= table_index_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|vga_output:v0
clock_in => vga_fsm:driver.vga_clock
reset => vga_fsm:driver.reset
reset => pipeline_rgb_out:output.reset
reset => reset_led.DATAIN
h_sync <= vga_fsm:driver.h_sync
v_sync <= vga_fsm:driver.v_sync
reset_led <= reset.DB_MAX_OUTPUT_PORT_TYPE
curr_point.y[0] <= vga_fsm:driver.point.y[0]
curr_point.y[1] <= vga_fsm:driver.point.y[1]
curr_point.y[2] <= vga_fsm:driver.point.y[2]
curr_point.y[3] <= vga_fsm:driver.point.y[3]
curr_point.y[4] <= vga_fsm:driver.point.y[4]
curr_point.y[5] <= vga_fsm:driver.point.y[5]
curr_point.y[6] <= vga_fsm:driver.point.y[6]
curr_point.y[7] <= vga_fsm:driver.point.y[7]
curr_point.y[8] <= vga_fsm:driver.point.y[8]
curr_point.y[9] <= vga_fsm:driver.point.y[9]
curr_point.y[10] <= vga_fsm:driver.point.y[10]
curr_point.y[11] <= vga_fsm:driver.point.y[11]
curr_point.y[12] <= vga_fsm:driver.point.y[12]
curr_point.y[13] <= vga_fsm:driver.point.y[13]
curr_point.y[14] <= vga_fsm:driver.point.y[14]
curr_point.y[15] <= vga_fsm:driver.point.y[15]
curr_point.y[16] <= vga_fsm:driver.point.y[16]
curr_point.y[17] <= vga_fsm:driver.point.y[17]
curr_point.y[18] <= vga_fsm:driver.point.y[18]
curr_point.y[19] <= vga_fsm:driver.point.y[19]
curr_point.y[20] <= vga_fsm:driver.point.y[20]
curr_point.y[21] <= vga_fsm:driver.point.y[21]
curr_point.y[22] <= vga_fsm:driver.point.y[22]
curr_point.y[23] <= vga_fsm:driver.point.y[23]
curr_point.y[24] <= vga_fsm:driver.point.y[24]
curr_point.y[25] <= vga_fsm:driver.point.y[25]
curr_point.y[26] <= vga_fsm:driver.point.y[26]
curr_point.y[27] <= vga_fsm:driver.point.y[27]
curr_point.y[28] <= vga_fsm:driver.point.y[28]
curr_point.y[29] <= vga_fsm:driver.point.y[29]
curr_point.y[30] <= vga_fsm:driver.point.y[30]
curr_point.x[0] <= vga_fsm:driver.point.x[0]
curr_point.x[1] <= vga_fsm:driver.point.x[1]
curr_point.x[2] <= vga_fsm:driver.point.x[2]
curr_point.x[3] <= vga_fsm:driver.point.x[3]
curr_point.x[4] <= vga_fsm:driver.point.x[4]
curr_point.x[5] <= vga_fsm:driver.point.x[5]
curr_point.x[6] <= vga_fsm:driver.point.x[6]
curr_point.x[7] <= vga_fsm:driver.point.x[7]
curr_point.x[8] <= vga_fsm:driver.point.x[8]
curr_point.x[9] <= vga_fsm:driver.point.x[9]
curr_point.x[10] <= vga_fsm:driver.point.x[10]
curr_point.x[11] <= vga_fsm:driver.point.x[11]
curr_point.x[12] <= vga_fsm:driver.point.x[12]
curr_point.x[13] <= vga_fsm:driver.point.x[13]
curr_point.x[14] <= vga_fsm:driver.point.x[14]
curr_point.x[15] <= vga_fsm:driver.point.x[15]
curr_point.x[16] <= vga_fsm:driver.point.x[16]
curr_point.x[17] <= vga_fsm:driver.point.x[17]
curr_point.x[18] <= vga_fsm:driver.point.x[18]
curr_point.x[19] <= vga_fsm:driver.point.x[19]
curr_point.x[20] <= vga_fsm:driver.point.x[20]
curr_point.x[21] <= vga_fsm:driver.point.x[21]
curr_point.x[22] <= vga_fsm:driver.point.x[22]
curr_point.x[23] <= vga_fsm:driver.point.x[23]
curr_point.x[24] <= vga_fsm:driver.point.x[24]
curr_point.x[25] <= vga_fsm:driver.point.x[25]
curr_point.x[26] <= vga_fsm:driver.point.x[26]
curr_point.x[27] <= vga_fsm:driver.point.x[27]
curr_point.x[28] <= vga_fsm:driver.point.x[28]
curr_point.x[29] <= vga_fsm:driver.point.x[29]
curr_point.x[30] <= vga_fsm:driver.point.x[30]
table_index[0] => pipeline_rgb_out:output.table_index[0]
table_index[1] => pipeline_rgb_out:output.table_index[1]
table_index[2] => pipeline_rgb_out:output.table_index[2]
table_index[3] => pipeline_rgb_out:output.table_index[3]
table_index[4] => pipeline_rgb_out:output.table_index[4]
table_index[5] => pipeline_rgb_out:output.table_index[5]
table_index[6] => pipeline_rgb_out:output.table_index[6]
table_index[7] => pipeline_rgb_out:output.table_index[7]
table_index[8] => pipeline_rgb_out:output.table_index[8]
table_index[9] => pipeline_rgb_out:output.table_index[9]
table_index[10] => pipeline_rgb_out:output.table_index[10]
table_index[11] => pipeline_rgb_out:output.table_index[11]
table_index[12] => pipeline_rgb_out:output.table_index[12]
table_index[13] => pipeline_rgb_out:output.table_index[13]
table_index[14] => pipeline_rgb_out:output.table_index[14]
table_index[15] => pipeline_rgb_out:output.table_index[15]
table_index[16] => pipeline_rgb_out:output.table_index[16]
table_index[17] => pipeline_rgb_out:output.table_index[17]
table_index[18] => pipeline_rgb_out:output.table_index[18]
table_index[19] => pipeline_rgb_out:output.table_index[19]
table_index[20] => pipeline_rgb_out:output.table_index[20]
table_index[21] => pipeline_rgb_out:output.table_index[21]
table_index[22] => pipeline_rgb_out:output.table_index[22]
table_index[23] => pipeline_rgb_out:output.table_index[23]
table_index[24] => pipeline_rgb_out:output.table_index[24]
table_index[25] => pipeline_rgb_out:output.table_index[25]
table_index[26] => pipeline_rgb_out:output.table_index[26]
table_index[27] => pipeline_rgb_out:output.table_index[27]
table_index[28] => pipeline_rgb_out:output.table_index[28]
table_index[29] => pipeline_rgb_out:output.table_index[29]
table_index[30] => pipeline_rgb_out:output.table_index[30]
red[0] <= pipeline_rgb_out:output.red[0]
red[1] <= pipeline_rgb_out:output.red[1]
red[2] <= pipeline_rgb_out:output.red[2]
red[3] <= pipeline_rgb_out:output.red[3]
green[0] <= pipeline_rgb_out:output.green[0]
green[1] <= pipeline_rgb_out:output.green[1]
green[2] <= pipeline_rgb_out:output.green[2]
green[3] <= pipeline_rgb_out:output.green[3]
blue[0] <= pipeline_rgb_out:output.blue[0]
blue[1] <= pipeline_rgb_out:output.blue[1]
blue[2] <= pipeline_rgb_out:output.blue[2]
blue[3] <= pipeline_rgb_out:output.blue[3]


|project2_ads|vga_output:v0|vga_fsm:driver
vga_clock => point_valid~reg0.CLK
vga_clock => v_sync~reg0.CLK
vga_clock => h_sync~reg0.CLK
vga_clock => point.y[0]~reg0.CLK
vga_clock => point.y[1]~reg0.CLK
vga_clock => point.y[2]~reg0.CLK
vga_clock => point.y[3]~reg0.CLK
vga_clock => point.y[4]~reg0.CLK
vga_clock => point.y[5]~reg0.CLK
vga_clock => point.y[6]~reg0.CLK
vga_clock => point.y[7]~reg0.CLK
vga_clock => point.y[8]~reg0.CLK
vga_clock => point.y[9]~reg0.CLK
vga_clock => point.y[10]~reg0.CLK
vga_clock => point.y[11]~reg0.CLK
vga_clock => point.y[12]~reg0.CLK
vga_clock => point.y[13]~reg0.CLK
vga_clock => point.y[14]~reg0.CLK
vga_clock => point.y[15]~reg0.CLK
vga_clock => point.y[16]~reg0.CLK
vga_clock => point.y[17]~reg0.CLK
vga_clock => point.y[18]~reg0.CLK
vga_clock => point.y[19]~reg0.CLK
vga_clock => point.y[20]~reg0.CLK
vga_clock => point.y[21]~reg0.CLK
vga_clock => point.y[22]~reg0.CLK
vga_clock => point.y[23]~reg0.CLK
vga_clock => point.y[24]~reg0.CLK
vga_clock => point.y[25]~reg0.CLK
vga_clock => point.y[26]~reg0.CLK
vga_clock => point.y[27]~reg0.CLK
vga_clock => point.y[28]~reg0.CLK
vga_clock => point.y[29]~reg0.CLK
vga_clock => point.y[30]~reg0.CLK
vga_clock => point.x[0]~reg0.CLK
vga_clock => point.x[1]~reg0.CLK
vga_clock => point.x[2]~reg0.CLK
vga_clock => point.x[3]~reg0.CLK
vga_clock => point.x[4]~reg0.CLK
vga_clock => point.x[5]~reg0.CLK
vga_clock => point.x[6]~reg0.CLK
vga_clock => point.x[7]~reg0.CLK
vga_clock => point.x[8]~reg0.CLK
vga_clock => point.x[9]~reg0.CLK
vga_clock => point.x[10]~reg0.CLK
vga_clock => point.x[11]~reg0.CLK
vga_clock => point.x[12]~reg0.CLK
vga_clock => point.x[13]~reg0.CLK
vga_clock => point.x[14]~reg0.CLK
vga_clock => point.x[15]~reg0.CLK
vga_clock => point.x[16]~reg0.CLK
vga_clock => point.x[17]~reg0.CLK
vga_clock => point.x[18]~reg0.CLK
vga_clock => point.x[19]~reg0.CLK
vga_clock => point.x[20]~reg0.CLK
vga_clock => point.x[21]~reg0.CLK
vga_clock => point.x[22]~reg0.CLK
vga_clock => point.x[23]~reg0.CLK
vga_clock => point.x[24]~reg0.CLK
vga_clock => point.x[25]~reg0.CLK
vga_clock => point.x[26]~reg0.CLK
vga_clock => point.x[27]~reg0.CLK
vga_clock => point.x[28]~reg0.CLK
vga_clock => point.x[29]~reg0.CLK
vga_clock => point.x[30]~reg0.CLK
vga_clock => vga_point.y[0].CLK
vga_clock => vga_point.y[1].CLK
vga_clock => vga_point.y[2].CLK
vga_clock => vga_point.y[3].CLK
vga_clock => vga_point.y[4].CLK
vga_clock => vga_point.y[5].CLK
vga_clock => vga_point.y[6].CLK
vga_clock => vga_point.y[7].CLK
vga_clock => vga_point.y[8].CLK
vga_clock => vga_point.y[9].CLK
vga_clock => vga_point.y[10].CLK
vga_clock => vga_point.y[11].CLK
vga_clock => vga_point.y[12].CLK
vga_clock => vga_point.y[13].CLK
vga_clock => vga_point.y[14].CLK
vga_clock => vga_point.y[15].CLK
vga_clock => vga_point.y[16].CLK
vga_clock => vga_point.y[17].CLK
vga_clock => vga_point.y[18].CLK
vga_clock => vga_point.y[19].CLK
vga_clock => vga_point.y[20].CLK
vga_clock => vga_point.y[21].CLK
vga_clock => vga_point.y[22].CLK
vga_clock => vga_point.y[23].CLK
vga_clock => vga_point.y[24].CLK
vga_clock => vga_point.y[25].CLK
vga_clock => vga_point.y[26].CLK
vga_clock => vga_point.y[27].CLK
vga_clock => vga_point.y[28].CLK
vga_clock => vga_point.y[29].CLK
vga_clock => vga_point.y[30].CLK
vga_clock => vga_point.x[0].CLK
vga_clock => vga_point.x[1].CLK
vga_clock => vga_point.x[2].CLK
vga_clock => vga_point.x[3].CLK
vga_clock => vga_point.x[4].CLK
vga_clock => vga_point.x[5].CLK
vga_clock => vga_point.x[6].CLK
vga_clock => vga_point.x[7].CLK
vga_clock => vga_point.x[8].CLK
vga_clock => vga_point.x[9].CLK
vga_clock => vga_point.x[10].CLK
vga_clock => vga_point.x[11].CLK
vga_clock => vga_point.x[12].CLK
vga_clock => vga_point.x[13].CLK
vga_clock => vga_point.x[14].CLK
vga_clock => vga_point.x[15].CLK
vga_clock => vga_point.x[16].CLK
vga_clock => vga_point.x[17].CLK
vga_clock => vga_point.x[18].CLK
vga_clock => vga_point.x[19].CLK
vga_clock => vga_point.x[20].CLK
vga_clock => vga_point.x[21].CLK
vga_clock => vga_point.x[22].CLK
vga_clock => vga_point.x[23].CLK
vga_clock => vga_point.x[24].CLK
vga_clock => vga_point.x[25].CLK
vga_clock => vga_point.x[26].CLK
vga_clock => vga_point.x[27].CLK
vga_clock => vga_point.x[28].CLK
vga_clock => vga_point.x[29].CLK
vga_clock => vga_point.x[30].CLK
reset => point.y[0]~reg0.ALOAD
reset => point.y[1]~reg0.ALOAD
reset => point.y[2]~reg0.ALOAD
reset => point.y[3]~reg0.ALOAD
reset => point.y[4]~reg0.ALOAD
reset => point.y[5]~reg0.ALOAD
reset => point.y[6]~reg0.ALOAD
reset => point.y[7]~reg0.ALOAD
reset => point.y[8]~reg0.ALOAD
reset => point.y[9]~reg0.ALOAD
reset => point.y[10]~reg0.ALOAD
reset => point.y[11]~reg0.ALOAD
reset => point.y[12]~reg0.ALOAD
reset => point.y[13]~reg0.ALOAD
reset => point.y[14]~reg0.ALOAD
reset => point.y[15]~reg0.ALOAD
reset => point.y[16]~reg0.ALOAD
reset => point.y[17]~reg0.ALOAD
reset => point.y[18]~reg0.ALOAD
reset => point.y[19]~reg0.ALOAD
reset => point.y[20]~reg0.ALOAD
reset => point.y[21]~reg0.ALOAD
reset => point.y[22]~reg0.ALOAD
reset => point.y[23]~reg0.ALOAD
reset => point.y[24]~reg0.ALOAD
reset => point.y[25]~reg0.ALOAD
reset => point.y[26]~reg0.ALOAD
reset => point.y[27]~reg0.ALOAD
reset => point.y[28]~reg0.ALOAD
reset => point.y[29]~reg0.ALOAD
reset => point.y[30]~reg0.ALOAD
reset => point.x[0]~reg0.ALOAD
reset => point.x[1]~reg0.ALOAD
reset => point.x[2]~reg0.ALOAD
reset => point.x[3]~reg0.ALOAD
reset => point.x[4]~reg0.ALOAD
reset => point.x[5]~reg0.ALOAD
reset => point.x[6]~reg0.ALOAD
reset => point.x[7]~reg0.ALOAD
reset => point.x[8]~reg0.ALOAD
reset => point.x[9]~reg0.ALOAD
reset => point.x[10]~reg0.ALOAD
reset => point.x[11]~reg0.ALOAD
reset => point.x[12]~reg0.ALOAD
reset => point.x[13]~reg0.ALOAD
reset => point.x[14]~reg0.ALOAD
reset => point.x[15]~reg0.ALOAD
reset => point.x[16]~reg0.ALOAD
reset => point.x[17]~reg0.ALOAD
reset => point.x[18]~reg0.ALOAD
reset => point.x[19]~reg0.ALOAD
reset => point.x[20]~reg0.ALOAD
reset => point.x[21]~reg0.ALOAD
reset => point.x[22]~reg0.ALOAD
reset => point.x[23]~reg0.ALOAD
reset => point.x[24]~reg0.ALOAD
reset => point.x[25]~reg0.ALOAD
reset => point.x[26]~reg0.ALOAD
reset => point.x[27]~reg0.ALOAD
reset => point.x[28]~reg0.ALOAD
reset => point.x[29]~reg0.ALOAD
reset => point.x[30]~reg0.ALOAD
reset => vga_point.y[0].ACLR
reset => vga_point.y[1].ACLR
reset => vga_point.y[2].ACLR
reset => vga_point.y[3].ACLR
reset => vga_point.y[4].ACLR
reset => vga_point.y[5].ACLR
reset => vga_point.y[6].ACLR
reset => vga_point.y[7].ACLR
reset => vga_point.y[8].ACLR
reset => vga_point.y[9].ACLR
reset => vga_point.y[10].ACLR
reset => vga_point.y[11].ACLR
reset => vga_point.y[12].ACLR
reset => vga_point.y[13].ACLR
reset => vga_point.y[14].ACLR
reset => vga_point.y[15].ACLR
reset => vga_point.y[16].ACLR
reset => vga_point.y[17].ACLR
reset => vga_point.y[18].ACLR
reset => vga_point.y[19].ACLR
reset => vga_point.y[20].ACLR
reset => vga_point.y[21].ACLR
reset => vga_point.y[22].ACLR
reset => vga_point.y[23].ACLR
reset => vga_point.y[24].ACLR
reset => vga_point.y[25].ACLR
reset => vga_point.y[26].ACLR
reset => vga_point.y[27].ACLR
reset => vga_point.y[28].ACLR
reset => vga_point.y[29].ACLR
reset => vga_point.y[30].ACLR
reset => vga_point.x[0].ACLR
reset => vga_point.x[1].ACLR
reset => vga_point.x[2].ACLR
reset => vga_point.x[3].ACLR
reset => vga_point.x[4].ACLR
reset => vga_point.x[5].ACLR
reset => vga_point.x[6].ACLR
reset => vga_point.x[7].ACLR
reset => vga_point.x[8].ACLR
reset => vga_point.x[9].ACLR
reset => vga_point.x[10].ACLR
reset => vga_point.x[11].ACLR
reset => vga_point.x[12].ACLR
reset => vga_point.x[13].ACLR
reset => vga_point.x[14].ACLR
reset => vga_point.x[15].ACLR
reset => vga_point.x[16].ACLR
reset => vga_point.x[17].ACLR
reset => vga_point.x[18].ACLR
reset => vga_point.x[19].ACLR
reset => vga_point.x[20].ACLR
reset => vga_point.x[21].ACLR
reset => vga_point.x[22].ACLR
reset => vga_point.x[23].ACLR
reset => vga_point.x[24].ACLR
reset => vga_point.x[25].ACLR
reset => vga_point.x[26].ACLR
reset => vga_point.x[27].ACLR
reset => vga_point.x[28].ACLR
reset => vga_point.x[29].ACLR
reset => vga_point.x[30].ACLR
reset => h_sync~reg0.ACLR
reset => v_sync~reg0.ACLR
point.y[0] <= point.y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[1] <= point.y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[2] <= point.y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[3] <= point.y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[4] <= point.y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[5] <= point.y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[6] <= point.y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[7] <= point.y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[8] <= point.y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[9] <= point.y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[10] <= point.y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[11] <= point.y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[12] <= point.y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[13] <= point.y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[14] <= point.y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[15] <= point.y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[16] <= point.y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[17] <= point.y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[18] <= point.y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[19] <= point.y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[20] <= point.y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[21] <= point.y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[22] <= point.y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[23] <= point.y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[24] <= point.y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[25] <= point.y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[26] <= point.y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[27] <= point.y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[28] <= point.y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[29] <= point.y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.y[30] <= point.y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[0] <= point.x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[1] <= point.x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[2] <= point.x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[3] <= point.x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[4] <= point.x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[5] <= point.x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[6] <= point.x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[7] <= point.x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[8] <= point.x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[9] <= point.x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[10] <= point.x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[11] <= point.x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[12] <= point.x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[13] <= point.x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[14] <= point.x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[15] <= point.x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[16] <= point.x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[17] <= point.x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[18] <= point.x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[19] <= point.x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[20] <= point.x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[21] <= point.x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[22] <= point.x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[23] <= point.x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[24] <= point.x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[25] <= point.x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[26] <= point.x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[27] <= point.x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[28] <= point.x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[29] <= point.x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point.x[30] <= point.x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
point_valid <= point_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_sync <= h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|vga_output:v0|pipeline_rgb_out:output
reset => color_output.IN0
point.y[0] => ~NO_FANOUT~
point.y[1] => ~NO_FANOUT~
point.y[2] => ~NO_FANOUT~
point.y[3] => ~NO_FANOUT~
point.y[4] => ~NO_FANOUT~
point.y[5] => ~NO_FANOUT~
point.y[6] => ~NO_FANOUT~
point.y[7] => ~NO_FANOUT~
point.y[8] => ~NO_FANOUT~
point.y[9] => ~NO_FANOUT~
point.y[10] => ~NO_FANOUT~
point.y[11] => ~NO_FANOUT~
point.y[12] => ~NO_FANOUT~
point.y[13] => ~NO_FANOUT~
point.y[14] => ~NO_FANOUT~
point.y[15] => ~NO_FANOUT~
point.y[16] => ~NO_FANOUT~
point.y[17] => ~NO_FANOUT~
point.y[18] => ~NO_FANOUT~
point.y[19] => ~NO_FANOUT~
point.y[20] => ~NO_FANOUT~
point.y[21] => ~NO_FANOUT~
point.y[22] => ~NO_FANOUT~
point.y[23] => ~NO_FANOUT~
point.y[24] => ~NO_FANOUT~
point.y[25] => ~NO_FANOUT~
point.y[26] => ~NO_FANOUT~
point.y[27] => ~NO_FANOUT~
point.y[28] => ~NO_FANOUT~
point.y[29] => ~NO_FANOUT~
point.y[30] => ~NO_FANOUT~
point.x[0] => ~NO_FANOUT~
point.x[1] => ~NO_FANOUT~
point.x[2] => ~NO_FANOUT~
point.x[3] => ~NO_FANOUT~
point.x[4] => ~NO_FANOUT~
point.x[5] => ~NO_FANOUT~
point.x[6] => ~NO_FANOUT~
point.x[7] => ~NO_FANOUT~
point.x[8] => ~NO_FANOUT~
point.x[9] => ~NO_FANOUT~
point.x[10] => ~NO_FANOUT~
point.x[11] => ~NO_FANOUT~
point.x[12] => ~NO_FANOUT~
point.x[13] => ~NO_FANOUT~
point.x[14] => ~NO_FANOUT~
point.x[15] => ~NO_FANOUT~
point.x[16] => ~NO_FANOUT~
point.x[17] => ~NO_FANOUT~
point.x[18] => ~NO_FANOUT~
point.x[19] => ~NO_FANOUT~
point.x[20] => ~NO_FANOUT~
point.x[21] => ~NO_FANOUT~
point.x[22] => ~NO_FANOUT~
point.x[23] => ~NO_FANOUT~
point.x[24] => ~NO_FANOUT~
point.x[25] => ~NO_FANOUT~
point.x[26] => ~NO_FANOUT~
point.x[27] => ~NO_FANOUT~
point.x[28] => ~NO_FANOUT~
point.x[29] => ~NO_FANOUT~
point.x[30] => ~NO_FANOUT~
point_valid => color_output.IN1
table_index[0] => Mux0.IN69
table_index[0] => Mux1.IN69
table_index[0] => Mux2.IN69
table_index[0] => Mux3.IN69
table_index[0] => Mux4.IN69
table_index[0] => Mux5.IN69
table_index[0] => Mux6.IN69
table_index[0] => Mux7.IN69
table_index[0] => Mux9.IN69
table_index[0] => Mux10.IN69
table_index[0] => Mux11.IN69
table_index[0] => Mux12.IN69
table_index[0] => Mux13.IN69
table_index[0] => Mux14.IN69
table_index[0] => Mux15.IN69
table_index[0] => Mux16.IN19
table_index[0] => Mux17.IN69
table_index[0] => Mux18.IN69
table_index[0] => Mux19.IN69
table_index[0] => Mux20.IN19
table_index[0] => Mux21.IN69
table_index[0] => Mux22.IN69
table_index[0] => Mux23.IN69
table_index[1] => Mux0.IN68
table_index[1] => Mux1.IN68
table_index[1] => Mux2.IN68
table_index[1] => Mux3.IN68
table_index[1] => Mux4.IN68
table_index[1] => Mux5.IN68
table_index[1] => Mux6.IN68
table_index[1] => Mux7.IN68
table_index[1] => Mux8.IN36
table_index[1] => Mux9.IN68
table_index[1] => Mux10.IN68
table_index[1] => Mux11.IN68
table_index[1] => Mux12.IN68
table_index[1] => Mux13.IN68
table_index[1] => Mux14.IN68
table_index[1] => Mux15.IN68
table_index[1] => Mux16.IN18
table_index[1] => Mux17.IN68
table_index[1] => Mux18.IN68
table_index[1] => Mux19.IN68
table_index[1] => Mux20.IN18
table_index[1] => Mux21.IN68
table_index[1] => Mux22.IN68
table_index[1] => Mux23.IN68
table_index[2] => Mux0.IN67
table_index[2] => Mux1.IN67
table_index[2] => Mux2.IN67
table_index[2] => Mux3.IN67
table_index[2] => Mux4.IN67
table_index[2] => Mux5.IN67
table_index[2] => Mux6.IN67
table_index[2] => Mux7.IN67
table_index[2] => Mux8.IN35
table_index[2] => Mux9.IN67
table_index[2] => Mux10.IN67
table_index[2] => Mux11.IN67
table_index[2] => Mux12.IN67
table_index[2] => Mux13.IN67
table_index[2] => Mux14.IN67
table_index[2] => Mux15.IN67
table_index[2] => Mux16.IN17
table_index[2] => Mux17.IN67
table_index[2] => Mux18.IN67
table_index[2] => Mux19.IN67
table_index[2] => Mux20.IN17
table_index[2] => Mux21.IN67
table_index[2] => Mux22.IN67
table_index[2] => Mux23.IN67
table_index[3] => Mux0.IN66
table_index[3] => Mux1.IN66
table_index[3] => Mux2.IN66
table_index[3] => Mux3.IN66
table_index[3] => Mux4.IN66
table_index[3] => Mux5.IN66
table_index[3] => Mux6.IN66
table_index[3] => Mux7.IN66
table_index[3] => Mux8.IN34
table_index[3] => Mux9.IN66
table_index[3] => Mux10.IN66
table_index[3] => Mux11.IN66
table_index[3] => Mux12.IN66
table_index[3] => Mux13.IN66
table_index[3] => Mux14.IN66
table_index[3] => Mux15.IN66
table_index[3] => Mux17.IN66
table_index[3] => Mux18.IN66
table_index[3] => Mux19.IN66
table_index[3] => Mux21.IN66
table_index[3] => Mux22.IN66
table_index[3] => Mux23.IN66
table_index[4] => Mux0.IN65
table_index[4] => Mux1.IN65
table_index[4] => Mux2.IN65
table_index[4] => Mux3.IN65
table_index[4] => Mux4.IN65
table_index[4] => Mux5.IN65
table_index[4] => Mux6.IN65
table_index[4] => Mux7.IN65
table_index[4] => Mux8.IN33
table_index[4] => Mux9.IN65
table_index[4] => Mux10.IN65
table_index[4] => Mux11.IN65
table_index[4] => Mux12.IN65
table_index[4] => Mux13.IN65
table_index[4] => Mux14.IN65
table_index[4] => Mux15.IN65
table_index[4] => Mux17.IN65
table_index[4] => Mux18.IN65
table_index[4] => Mux19.IN65
table_index[4] => Mux21.IN65
table_index[4] => Mux22.IN65
table_index[4] => Mux23.IN65
table_index[5] => Mux0.IN64
table_index[5] => Mux1.IN64
table_index[5] => Mux2.IN64
table_index[5] => Mux3.IN64
table_index[5] => Mux4.IN64
table_index[5] => Mux5.IN64
table_index[5] => Mux6.IN64
table_index[5] => Mux7.IN64
table_index[5] => Mux8.IN32
table_index[5] => Mux9.IN64
table_index[5] => Mux10.IN64
table_index[5] => Mux11.IN64
table_index[5] => Mux12.IN64
table_index[5] => Mux13.IN64
table_index[5] => Mux14.IN64
table_index[5] => Mux15.IN64
table_index[5] => Mux16.IN16
table_index[5] => Mux17.IN64
table_index[5] => Mux18.IN64
table_index[5] => Mux19.IN64
table_index[5] => Mux20.IN16
table_index[5] => Mux21.IN64
table_index[5] => Mux22.IN64
table_index[5] => Mux23.IN64
table_index[6] => ~NO_FANOUT~
table_index[7] => ~NO_FANOUT~
table_index[8] => ~NO_FANOUT~
table_index[9] => ~NO_FANOUT~
table_index[10] => ~NO_FANOUT~
table_index[11] => ~NO_FANOUT~
table_index[12] => ~NO_FANOUT~
table_index[13] => ~NO_FANOUT~
table_index[14] => ~NO_FANOUT~
table_index[15] => ~NO_FANOUT~
table_index[16] => ~NO_FANOUT~
table_index[17] => ~NO_FANOUT~
table_index[18] => ~NO_FANOUT~
table_index[19] => ~NO_FANOUT~
table_index[20] => ~NO_FANOUT~
table_index[21] => ~NO_FANOUT~
table_index[22] => ~NO_FANOUT~
table_index[23] => ~NO_FANOUT~
table_index[24] => ~NO_FANOUT~
table_index[25] => ~NO_FANOUT~
table_index[26] => ~NO_FANOUT~
table_index[27] => ~NO_FANOUT~
table_index[28] => ~NO_FANOUT~
table_index[29] => ~NO_FANOUT~
table_index[30] => ~NO_FANOUT~
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE


|project2_ads|clock_25:clk
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|project2_ads|clock_25:clk|altpll:altpll_component
inclk[0] => clock_25_altpll:auto_generated.inclk[0]
inclk[1] => clock_25_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clock_25_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|project2_ads|clock_25:clk|altpll:altpll_component|clock_25_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


