#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 12 20:18:39 2021
# Process ID: 3288
# Current directory: E:/arch_labs_2021/lab6/Exp6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2336 E:\arch_labs_2021\lab6\Exp6\Exp6.xpr
# Log file: E:/arch_labs_2021/lab6/Exp6/vivado.log
# Journal file: E:/arch_labs_2021/lab6/Exp6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/arch_labs_2021/lab6/Exp6/Exp6.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci'.
Scanning sources...
Finished scanning sources
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'multiplier'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'divider'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.676 ; gain = 0.000
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider
set_property -dict [list CONFIG.Component_Name {divider} CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.fractional_width {32} CONFIG.latency {36}] [get_ips divider]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'divider' to 'divider' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
WARNING: [Vivado 12-1783] Unsupported target specified: 'instantiation_template'. Supported targets for this IP are: 'all'. File: 'divider.xci'. 
ERROR: [Vivado 12-1773] No legal targets specified.  Supported targets for this IP are: all. File: 'divider.xci'.
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiplier
set_property -dict [list CONFIG.Component_Name {multiplier} CONFIG.MultType {Parallel_Multiplier} CONFIG.PortAWidth {32} CONFIG.PortBWidth {32} CONFIG.OutputWidthHigh {63}] [get_ips multiplier]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'multiplier' to 'multiplier' is not allowed and is ignored.
generate_target {instantiation_template} [get_files E:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci]
WARNING: [Vivado 12-1783] Unsupported target specified: 'instantiation_template'. Supported targets for this IP are: 'all'. File: 'multiplier.xci'. 
ERROR: [Vivado 12-1773] No legal targets specified.  Supported targets for this IP are: all. File: 'multiplier.xci'.
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
update_compile_order -fileset sources_1
generate_target all [get_files e:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'divider'...
ERROR: [IP_Flow 19-100] No files associated with the core file: 'E:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci'
generate_target all [get_files -of_objects [get_filesets sources_1] e:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci]
catch { config_ip_cache -export [get_ips -all divider] }
export_ip_user_files -of_objects [get_files e:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
launch_runs divider_synth_1 -jobs 4
[Sun Dec 12 22:54:14 2021] Launched divider_synth_1...
Run output will be captured here: E:/arch_labs_2021/lab6/Exp6/Exp6.runs/divider_synth_1/runme.log
export_simulation -of_objects [get_files e:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/divider/divider.xci] -directory E:/arch_labs_2021/lab6/Exp6/Exp6.ip_user_files/sim_scripts -ip_user_files_dir E:/arch_labs_2021/lab6/Exp6/Exp6.ip_user_files -ipstatic_source_dir E:/arch_labs_2021/lab6/Exp6/Exp6.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/arch_labs_2021/lab6/Exp6/Exp6.cache/compile_simlib/modelsim} {questa=E:/arch_labs_2021/lab6/Exp6/Exp6.cache/compile_simlib/questa} {riviera=E:/arch_labs_2021/lab6/Exp6/Exp6.cache/compile_simlib/riviera} {activehdl=E:/arch_labs_2021/lab6/Exp6/Exp6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -reset -force -quiet
remove_files  E:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/multiplier/multiplier.xci
file delete -force E:/arch_labs_2021/lab6/Exp6/Exp6.srcs/sources_1/ip/multiplier
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 23:16:07 2021...
