Analysis & Synthesis report for viterbi
Tue Jun 10 01:27:52 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: pDFF:dff7
 10. Parameter Settings for User Entity Instance: pDFF:dff6
 11. Parameter Settings for User Entity Instance: pDFF:dff5
 12. Parameter Settings for User Entity Instance: pDFF:dff4
 13. Parameter Settings for User Entity Instance: pDFF:dff3
 14. Parameter Settings for User Entity Instance: pDFF:dff2
 15. Parameter Settings for User Entity Instance: pDFF:dff1
 16. Parameter Settings for User Entity Instance: pDFF:dff0
 17. Parameter Settings for User Entity Instance: pDFF:dffy1
 18. Parameter Settings for User Entity Instance: pDFF:dffy0
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Tue Jun 10 01:27:52 2025        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; viterbi                                      ;
; Top-level Entity Name         ; viterbi_encode9                              ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 3                                            ;
;     Dedicated logic registers ; 10                                           ;
; Total registers               ; 10                                           ;
; Total pins                    ; 5                                            ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; viterbi_encode9    ; viterbi            ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 14     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                            ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------+
; rtl/dff.v                        ; yes             ; User Verilog HDL File  ; C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/dff.v         ;
; viterbi_encode9.v                ; yes             ; User Verilog HDL File  ; C:/Users/shimmer/Desktop/ASIC/viterbi/viterbi_encode9.v ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+----------------------------------------------+-------+
; Resource                                     ; Usage ;
+----------------------------------------------+-------+
; Estimated ALUTs Used                         ; 3     ;
; Dedicated logic registers                    ; 10    ;
;                                              ;       ;
; Estimated ALUTs Unavailable                  ; 0     ;
;                                              ;       ;
; Total combinational functions                ; 3     ;
; Combinational ALUT usage by number of inputs ;       ;
;     -- 7 input functions                     ; 0     ;
;     -- 6 input functions                     ; 0     ;
;     -- 5 input functions                     ; 1     ;
;     -- 4 input functions                     ; 2     ;
;     -- <=3 input functions                   ; 0     ;
;                                              ;       ;
; Combinational ALUTs by mode                  ;       ;
;     -- normal mode                           ; 3     ;
;     -- extended LUT mode                     ; 0     ;
;     -- arithmetic mode                       ; 0     ;
;     -- shared arithmetic mode                ; 0     ;
;                                              ;       ;
; Estimated ALUT/register pairs used           ; 0     ;
;                                              ;       ;
; Total registers                              ; 10    ;
;     -- Dedicated logic registers             ; 10    ;
;     -- I/O registers                         ; 0     ;
;                                              ;       ;
;                                              ;       ;
; I/O pins                                     ; 5     ;
; Maximum fan-out node                         ; Clock ;
; Maximum fan-out                              ; 10    ;
; Total fan-out                                ; 45    ;
; Average fan-out                              ; 2.50  ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                   ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name         ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------+--------------+
; |viterbi_encode9           ; 3 (3)             ; 10 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 5    ; 0            ; |viterbi_encode9            ; work         ;
;    |pDFF:dff0|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dff0  ; work         ;
;    |pDFF:dff1|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dff1  ; work         ;
;    |pDFF:dff2|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dff2  ; work         ;
;    |pDFF:dff3|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dff3  ; work         ;
;    |pDFF:dff4|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dff4  ;              ;
;    |pDFF:dff5|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dff5  ; work         ;
;    |pDFF:dff6|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dff6  ;              ;
;    |pDFF:dff7|             ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dff7  ;              ;
;    |pDFF:dffy0|            ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dffy0 ; work         ;
;    |pDFF:dffy1|            ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |viterbi_encode9|pDFF:dffy1 ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dff7 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dff6 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dff5 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dff4 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dff3 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dff2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dff1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dff0 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dffy1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 1     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: pDFF:dffy0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 1     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jun 10 01:27:51 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi -c viterbi
Info: Found 6 design units, including 6 entities, in source file rtl/acs.v
    Info: Found entity 1: ACSUNIT
    Info: Found entity 2: RAMINTERFACE
    Info: Found entity 3: ACS
    Info: Found entity 4: COMPARATOR
    Info: Found entity 5: LOWESTPICK
    Info: Found entity 6: LOWEST_OF_FOUR
Info: Found 3 design units, including 3 entities, in source file rtl/bmg.v
    Info: Found entity 1: BMG
    Info: Found entity 2: HARD_DIST_CALC
    Info: Found entity 3: ENC
Info: Found 1 design units, including 1 entities, in source file rtl/control.v
    Info: Found entity 1: CONTROL
Info: Found 1 design units, including 1 entities, in source file rtl/dff.v
    Info: Found entity 1: pDFF
Info: Found 2 design units, including 2 entities, in source file rtl/mmu.v
    Info: Found entity 1: MMU
    Info: Found entity 2: ACSSURVIVORBUFFER
Info: Found 3 design units, including 3 entities, in source file rtl/ram.v
    Info: Found entity 1: RAM
    Info: Found entity 2: RAMMODULE
    Info: Found entity 3: METRICMEMORY
Info: Found 2 design units, including 2 entities, in source file rtl/tbu.v
    Info: Found entity 1: TBU
    Info: Found entity 2: TRACEUNIT
Info: Found 1 design units, including 1 entities, in source file tb/tb_acs.v
    Info: Found entity 1: tb_ACS
Info: Found 1 design units, including 1 entities, in source file tb/tb_acsunit.v
    Info: Found entity 1: tb_ACSUNIT
Info: Found 1 design units, including 1 entities, in source file tb/tb_bmg.v
    Info: Found entity 1: tb_BMG
Info: Found 1 design units, including 1 entities, in source file tb/tb_control.v
    Info: Found entity 1: tb_CONTROL
Info: Found 1 design units, including 1 entities, in source file tb/tb_metricmemory.v
    Info: Found entity 1: tb_METRICMEMORY
Info: Found 1 design units, including 1 entities, in source file tb/tb_mmu.v
    Info: Found entity 1: mmu_tb
Info: Found 1 design units, including 1 entities, in source file tb/tb_mmu2.v
    Info: Found entity 1: buff_tb
Info: Found 1 design units, including 1 entities, in source file tb/tb_ram.v
    Info: Found entity 1: tb_RAM
Info: Found 1 design units, including 1 entities, in source file tb/tb_tbu.v
    Info: Found entity 1: tb_TBU_min
Info: Found 1 design units, including 1 entities, in source file decoder.v
    Info: Found entity 1: VITERBIDECODER
Info: Found 0 design units, including 0 entities, in source file params.v
Info: Found 2 design units, including 2 entities, in source file testbench.v
    Info: Found entity 1: VD
    Info: Found entity 2: VD_err
Info: Found 1 design units, including 1 entities, in source file viterbi_encode9.v
    Info: Found entity 1: viterbi_encode9
Info: Elaborating entity "viterbi_encode9" for the top level hierarchy
Info: Elaborating entity "pDFF" for hierarchy "pDFF:dff7"
Warning: Ignored assignments for entity "viterbi" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity viterbi -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity viterbi -section_id "Root Region" was ignored
Info: Generated suppressed messages file C:/Users/shimmer/Desktop/ASIC/viterbi/viterbi.map.smsg
Info: Implemented 16 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 2 output pins
    Info: Implemented 11 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 226 megabytes
    Info: Processing ended: Tue Jun 10 01:27:52 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/shimmer/Desktop/ASIC/viterbi/viterbi.map.smsg.


