<stg><name>bigint_math_bigint_zero</name>


<trans_list>

<trans id="15" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16" from="2" to="2">
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i8]* %in_r, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i = phi i9 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond = icmp eq i9 %i, -256

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_1 = add i9 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp = zext i9 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %in_addr = getelementptr [256 x i8]* %in_r, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  store i8 0, i8* %in_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="17" name="in_r" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in_r"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="19" from="_ssdm_op_SpecMemCore" to="empty" fromId="18" toId="3">
</dataflow>
<dataflow id="20" from="in_r" to="empty" fromId="17" toId="3">
</dataflow>
<dataflow id="22" from="p_str10" to="empty" fromId="21" toId="3">
</dataflow>
<dataflow id="24" from="RAM_1P_str" to="empty" fromId="23" toId="3">
</dataflow>
<dataflow id="25" from="p_str10" to="empty" fromId="21" toId="3">
</dataflow>
<dataflow id="27" from="stg_26" to="empty" fromId="26" toId="3">
</dataflow>
<dataflow id="28" from="p_str10" to="empty" fromId="21" toId="3">
</dataflow>
<dataflow id="29" from="p_str10" to="empty" fromId="21" toId="3">
</dataflow>
<dataflow id="30" from="p_str10" to="empty" fromId="21" toId="3">
</dataflow>
<dataflow id="31" from="p_str10" to="empty" fromId="21" toId="3">
</dataflow>
<dataflow id="32" from="p_str10" to="empty" fromId="21" toId="3">
</dataflow>
<dataflow id="34" from="stg_33" to="i" fromId="33" toId="5">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="35" from="stg_4" to="i" fromId="4" toId="5">
</dataflow>
<dataflow id="36" from="i_1" to="i" fromId="8" toId="5">
<BackEdge/>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="37" from="stg_13" to="i" fromId="13" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="38" from="i" to="exitcond" fromId="5" toId="6">
</dataflow>
<dataflow id="40" from="stg_39" to="exitcond" fromId="39" toId="6">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="41" toId="7">
</dataflow>
<dataflow id="44" from="stg_43" to="empty_7" fromId="43" toId="7">
</dataflow>
<dataflow id="45" from="stg_43" to="empty_7" fromId="43" toId="7">
</dataflow>
<dataflow id="46" from="stg_43" to="empty_7" fromId="43" toId="7">
</dataflow>
<dataflow id="47" from="i" to="i_1" fromId="5" toId="8">
</dataflow>
<dataflow id="49" from="stg_48" to="i_1" fromId="48" toId="8">
</dataflow>
<dataflow id="50" from="exitcond" to="stg_9" fromId="6" toId="9">
</dataflow>
<dataflow id="51" from="i" to="tmp" fromId="5" toId="10">
</dataflow>
<dataflow id="52" from="in_r" to="in_addr" fromId="17" toId="11">
</dataflow>
<dataflow id="54" from="stg_53" to="in_addr" fromId="53" toId="11">
</dataflow>
<dataflow id="55" from="tmp" to="in_addr" fromId="10" toId="11">
</dataflow>
<dataflow id="57" from="stg_56" to="stg_12" fromId="56" toId="12">
</dataflow>
<dataflow id="58" from="in_addr" to="stg_12" fromId="11" toId="12">
</dataflow>
<dataflow id="59" from="exitcond" to="stg_2" fromId="6" toId="2">
</dataflow>
</dataflows>


</stg>
