
*** Running vivado
    with args -log design_1_floating_point_4_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_floating_point_4_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_floating_point_4_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.359 ; gain = 237.980 ; free physical = 7080 ; free virtual = 27010
INFO: [Synth 8-638] synthesizing module 'design_1_floating_point_4_0' [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_4_0/synth/design_1_floating_point_4_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'design_1_floating_point_4_0' (13#1) [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_floating_point_4_0/synth/design_1_floating_point_4_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.832 ; gain = 316.453 ; free physical = 6899 ; free virtual = 26842
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.832 ; gain = 316.453 ; free physical = 6894 ; free virtual = 26837
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1676.078 ; gain = 0.004 ; free physical = 6232 ; free virtual = 26175
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1676.078 ; gain = 740.699 ; free physical = 5721 ; free virtual = 25674
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1676.078 ; gain = 740.699 ; free physical = 5721 ; free virtual = 25674
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1676.078 ; gain = 740.699 ; free physical = 5721 ; free virtual = 25673
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1676.078 ; gain = 740.699 ; free physical = 5764 ; free virtual = 25721
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1676.082 ; gain = 740.703 ; free physical = 5720 ; free virtual = 25673
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1847.168 ; gain = 911.789 ; free physical = 5905 ; free virtual = 25873
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1859.184 ; gain = 923.805 ; free physical = 5893 ; free virtual = 25861
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1869.199 ; gain = 933.820 ; free physical = 5884 ; free virtual = 25851
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5828 ; free virtual = 25795
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5828 ; free virtual = 25795
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5827 ; free virtual = 25795
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5827 ; free virtual = 25795
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5827 ; free virtual = 25795
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5827 ; free virtual = 25794

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     2|
|2     |LUT2   |    44|
|3     |LUT3   |    52|
|4     |LUT4   |    16|
|5     |LUT5   |    21|
|6     |LUT6   |    93|
|7     |MUXCY  |    38|
|8     |MUXF7  |     2|
|9     |MUXF8  |     1|
|10    |SRL16E |     5|
|11    |XORCY  |    32|
|12    |FDE    |     6|
|13    |FDRE   |   297|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1869.203 ; gain = 933.824 ; free physical = 5827 ; free virtual = 25794
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1894.203 ; gain = 842.312 ; free physical = 5766 ; free virtual = 25719
