

================================================================
== Vitis HLS Report for 'hwmm_layer1'
================================================================
* Date:           Mon Nov 18 06:18:35 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3409|     3409|  34.090 us|  34.090 us|  3409|  3409|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |     3408|     3408|       213|          -|          -|    16|        no|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    566|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    160|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    373|    -|
|Register         |        -|    -|     425|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    0|     425|   1099|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_10s_32s_40_1_1_U1  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U2  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U3  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U4  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U5  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U6  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U7  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    |mul_10s_32s_40_1_1_U8  |mul_10s_32s_40_1_1  |        0|   0|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0| 160|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_layer1_weights_V_U  |hwmm_layer1_weights_layer1_weights_V  |        5|  0|   0|    0|  6400|   10|     1|        64000|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                      |        5|  0|   0|    0|  6400|   10|     1|        64000|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1118_fu_450_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln21_fu_923_p2       |         +|   0|  0|  14|           7|           3|
    |add_ln25_1_fu_536_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln25_2_fu_670_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln25_3_fu_804_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln25_fu_385_p2       |         +|   0|  0|  14|           7|           2|
    |ret_V_25_fu_505_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_26_fu_602_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_27_fu_639_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_28_fu_736_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_29_fu_773_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_30_fu_870_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_31_fu_907_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_fu_468_p2          |         +|   0|  0|  47|          40|          40|
    |icmp_ln25_1_fu_530_p2    |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln25_2_fu_664_p2    |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln25_3_fu_798_p2    |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln25_fu_379_p2      |      icmp|   0|  0|  10|           7|           6|
    |or_ln21_1_fu_655_p2      |        or|   0|  0|   6|           6|           2|
    |or_ln21_2_fu_789_p2      |        or|   0|  0|   6|           6|           2|
    |or_ln21_fu_521_p2        |        or|   0|  0|   6|           6|           1|
    |or_ln25_1_fu_559_p2      |        or|   0|  0|   7|           7|           1|
    |or_ln25_2_fu_693_p2      |        or|   0|  0|   7|           7|           1|
    |or_ln25_3_fu_827_p2      |        or|   0|  0|   7|           7|           1|
    |or_ln25_fu_419_p2        |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 566|         452|         388|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |  14|          3|    1|          3|
    |input_r_address0                   |  26|          5|    7|         35|
    |input_r_address1                   |  26|          5|    7|         35|
    |j_reg_251                          |   9|          2|    7|         14|
    |k_10_reg_287                       |   9|          2|    7|         14|
    |k_11_reg_311                       |   9|          2|    7|         14|
    |k_12_reg_335                       |   9|          2|    7|         14|
    |k_reg_263                          |   9|          2|    7|         14|
    |output_0_address0                  |  26|          5|    6|         30|
    |output_0_d0                        |  26|          5|   32|        160|
    |sum_V_41_reg_274                   |   9|          2|   32|         64|
    |sum_V_42_reg_298                   |   9|          2|   32|         64|
    |sum_V_43_reg_322                   |   9|          2|   32|         64|
    |sum_V_44_reg_346                   |   9|          2|   32|         64|
    |weights_layer1_weights_V_address0  |  26|          5|   13|         65|
    |weights_layer1_weights_V_address1  |  26|          5|   13|         65|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 373|         76|  250|        744|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |icmp_ln25_1_reg_1006                |   1|   0|    1|          0|
    |icmp_ln25_1_reg_1006_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln25_2_reg_1062                |   1|   0|    1|          0|
    |icmp_ln25_2_reg_1062_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln25_3_reg_1118                |   1|   0|    1|          0|
    |icmp_ln25_3_reg_1118_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln25_reg_950                   |   1|   0|    1|          0|
    |icmp_ln25_reg_950_pp0_iter1_reg     |   1|   0|    1|          0|
    |j_reg_251                           |   7|   0|    7|          0|
    |k_10_reg_287                        |   7|   0|    7|          0|
    |k_11_reg_311                        |   7|   0|    7|          0|
    |k_12_reg_335                        |   7|   0|    7|          0|
    |k_reg_263                           |   7|   0|    7|          0|
    |mul_ln1192_23_reg_1031              |  40|   0|   40|          0|
    |mul_ln1192_25_reg_1087              |  40|   0|   40|          0|
    |mul_ln1192_27_reg_1143              |  40|   0|   40|          0|
    |mul_ln1192_reg_975                  |  40|   0|   40|          0|
    |or_ln21_1_reg_1051                  |   5|   0|    6|          1|
    |or_ln21_2_reg_1107                  |   4|   0|    6|          2|
    |or_ln21_reg_995                     |   5|   0|    6|          1|
    |or_ln25_1_reg_1025                  |   6|   0|    7|          1|
    |or_ln25_2_reg_1081                  |   6|   0|    7|          1|
    |or_ln25_3_reg_1137                  |   6|   0|    7|          1|
    |or_ln25_reg_969                     |   6|   0|    7|          1|
    |sum_V_41_reg_274                    |  32|   0|   32|          0|
    |sum_V_42_reg_298                    |  32|   0|   32|          0|
    |sum_V_43_reg_322                    |  32|   0|   32|          0|
    |sum_V_44_reg_346                    |  32|   0|   32|          0|
    |trunc_ln21_reg_943                  |   6|   0|    6|          0|
    |zext_ln21_1_reg_938                 |   7|   0|   13|          6|
    |zext_ln21_reg_933                   |   7|   0|   64|         57|
    |zext_ln25_1_reg_1057                |   5|   0|   64|         59|
    |zext_ln25_2_reg_1113                |   4|   0|   64|         60|
    |zext_ln25_reg_1001                  |   5|   0|   64|         59|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 425|   0|  674|        249|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   hwmm_layer1|  return value|
|input_r_address0   |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1   |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   32|   ap_memory|       input_r|         array|
|output_0_address0  |  out|    6|   ap_memory|      output_0|         array|
|output_0_ce0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0        |  out|   32|   ap_memory|      output_0|         array|
+-------------------+-----+-----+------------+--------------+--------------+

