#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Apr 14 23:31:30 2018
# Process ID: 5812
# Current directory: C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1
# Command line: vivado.exe -log System_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace
# Log file: C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper.vdi
# Journal file: C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'System_auto_pc_0' generated file not found 'c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 249.875 ; gain = 33.980
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.dcp' for cell 'System_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.dcp' for cell 'System_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_rst_ps7_0_5M_0/System_rst_ps7_0_5M_0.dcp' for cell 'System_i/rst_ps7_0_5M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0.dcp' for cell 'System_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.xdc] for cell 'System_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_axi_timer_0_1/System_axi_timer_0_1.xdc] for cell 'System_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_rst_ps7_0_5M_0/System_rst_ps7_0_5M_0_board.xdc] for cell 'System_i/rst_ps7_0_5M/U0'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_rst_ps7_0_5M_0/System_rst_ps7_0_5M_0_board.xdc] for cell 'System_i/rst_ps7_0_5M/U0'
Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_rst_ps7_0_5M_0/System_rst_ps7_0_5M_0.xdc] for cell 'System_i/rst_ps7_0_5M/U0'
Finished Parsing XDC File [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_rst_ps7_0_5M_0/System_rst_ps7_0_5M_0.xdc] for cell 'System_i/rst_ps7_0_5M/U0'
Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc]
WARNING: [Vivado 12-584] No ports matched 'BUFH_O_1[0]'. [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUFH_O_1[0]'. [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BUFH_O_1[0]'. [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SDIO_0_clk_fb'. [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/constrs_1/new/MiniZed_PS_SPI.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 583.316 ; gain = 333.441
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s-clg225'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 592.828 ; gain = 9.512
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2da60584f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1130.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24111a921

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 1130.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 45 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2c8bea8a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1130.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 294 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2c8bea8a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1130.824 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2c8bea8a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1130.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1130.824 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2c8bea8a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1130.824 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 248978958

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1130.824 ; gain = 0.000
28 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1130.824 ; gain = 547.508
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1130.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_opt.dcp' has been generated.
Command: report_drc -file System_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s-clg225'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1130.824 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ae0d279c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1130.824 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 100c93c45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14f0d5cbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14f0d5cbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1130.824 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14f0d5cbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: cad4b5b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cad4b5b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15a0ec851

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e470b907

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e470b907

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: e1c78081

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13acbba76

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15fe20fe2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15fe20fe2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1130.824 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15fe20fe2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c87a5174

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c87a5174

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.824 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=190.033. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ff6320c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.824 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ff6320c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ff6320c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ff6320c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.824 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18d0a79f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.824 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18d0a79f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.824 ; gain = 0.000
Ending Placer Task | Checksum: ec950a51

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1130.824 ; gain = 0.000
47 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1130.824 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1130.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1133.105 ; gain = 2.281
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1133.105 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1133.105 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s-clg225'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s-clg225'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7398757a ConstDB: 0 ShapeSum: 78fc94d7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: afc6e301

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: afc6e301

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: afc6e301

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: afc6e301

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1216.605 ; gain = 80.902
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fce1d80d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1216.605 ; gain = 80.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=190.046| TNS=0.000  | WHS=-0.147 | THS=-15.431|

Phase 2 Router Initialization | Checksum: 25ac81b6c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 193aaa52e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=188.164| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 188f12e47

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=188.164| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2a395e0d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902
Phase 4 Rip-up And Reroute | Checksum: 2a395e0d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2a395e0d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a395e0d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902
Phase 5 Delay and Skew Optimization | Checksum: 2a395e0d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27b44c90c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=188.313| TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22db1b4f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902
Phase 6 Post Hold Fix | Checksum: 22db1b4f8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.70214 %
  Global Horizontal Routing Utilization  = 0.860983 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 280049f8d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 280049f8d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d3d3fab0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=188.313| TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d3d3fab0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.605 ; gain = 80.902

Routing Is Done.
60 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1216.605 ; gain = 83.500
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.495 . Memory (MB): peak = 1216.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_routed.dcp' has been generated.
Command: report_drc -file System_wrapper_drc_routed.rpt -pb System_wrapper_drc_routed.pb -rpx System_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file System_wrapper_methodology_drc_routed.rpt -rpx System_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.runs/impl_1/System_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Apr 14 23:33:00 2018...
