0.7
2020.2
Nov 18 2020
09:47:47
D:/work_FPGA/20240521_SV_adder/20240521_SV_adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/work_FPGA/20240521_SV_adder/20240521_SV_adder.srcs/sim_1/new/tb_adder.sv,1716279558,systemVerilog,,,,$unit_tb_adder_sv;adder_inif;tb_adder,,uvm,,,,,,
D:/work_FPGA/20240521_SV_adder/20240521_SV_adder.srcs/sources_1/new/adder.v,1716271296,verilog,,,,adder,,uvm,,,,,,
