<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Sat Nov 30 19:46:07 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt squat_hero_test_1.twr squat_hero_test_1.udb -gui -msgset C:/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat_hero/promote.xml

-----------------------------------------
Design:          vga
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at Speed Grade m Corner at -40 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  Timing Overview</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 
create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 43.0678%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE  |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{vgaCont/vcnt_26__i0/SR   vgaCont/vcnt_26__i1/SR}                           
                                        |           No arrival time
vgaCont/hcnt_27__i4/SR                  |           No arrival time
{vgaCont/hcnt_27__i0/SR   vgaCont/hcnt_27__i3/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_27__i8/SR   vgaCont/hcnt_27__i9/SR}                           
                                        |           No arrival time
vgaCont/vcnt_26__i9/SR                  |           No arrival time
{vgaCont/vcnt_26__i8/SR   vgaCont/vcnt_26__i6/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_27__i5/SR   vgaCont/hcnt_27__i2/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_26__i5/SR   vgaCont/vcnt_26__i4/SR}                           
                                        |           No arrival time
{vgaCont/vcnt_26__i3/SR   vgaCont/vcnt_26__i2/SR}                           
                                        |           No arrival time
{vgaCont/hcnt_27__i7/SR   vgaCont/hcnt_27__i6/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        12
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
frame_switch                            |                     input
reset                                   |                     input
clk                                     |                     input
blank_b                                 |                    output
vsync                                   |                    output
b[0]                                    |                    output
b[1]                                    |                    output
b[2]                                    |                    output
b[3]                                    |                    output
hsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "vgaclk_c"</big></U></B>

create_generated_clock -name {vgaclk_c} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |             Target |          39.801 ns |         25.125 MHz 
                                        | Actual (all paths) |          13.045 ns |         76.658 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vgaclk_c             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From int_osc                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.1.2 Clock "int_osc"</big></U></B>

create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock int_osc              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclk_c                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vgaCont/vcnt_26__i0/SP   vgaCont/vcnt_26__i1/SP}              
                                         |   26.756 ns 
vgaCont/vcnt_26__i9/D                    |   27.869 ns 
vgaCont/hcnt_27__i7/D                    |   27.972 ns 
vgaCont/hcnt_27__i8/D                    |   27.972 ns 
vgaCont/hcnt_27__i6/D                    |   28.025 ns 
vgaCont/hcnt_27__i9/D                    |   28.025 ns 
vgaCont/hcnt_27__i5/D                    |   28.064 ns 
vgaCont/vcnt_26__i0/D                    |   28.065 ns 
vgaCont/hcnt_27__i1/D                    |   28.117 ns 
vgaCont/hcnt_27__i2/D                    |   28.117 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : {vgaCont/vcnt_26__i0/SP   vgaCont/vcnt_26__i1/SP}  (SLICE_R18C27A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.344 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 26.755 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/CK",
        "phy_name":"vgaCont.SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":9.191,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.191,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/Q",
        "phy_name":"vgaCont.SLICE_86/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vgaCont/vcnt_26__i0/SP   vgaCont/vcnt_26__i1/SP}",
        "phy_name":"vgaCont.SLICE_12/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i1/CK",
            "phy_name":"vgaCont.SLICE_86/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i1/Q",
            "phy_name":"vgaCont.SLICE_86/Q1"
        },
        "arrive":10.579,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]_2",
            "phy_name":"vgaCont.x[1]_2"
        },
        "arrive":13.196,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/C",
            "phy_name":"vgaCont.SLICE_65/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/Z",
            "phy_name":"vgaCont.SLICE_65/F0"
        },
        "arrive":13.645,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n84",
            "phy_name":"vgaCont.n84"
        },
        "arrive":16.130,
        "delay":2.485
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1292_4_lut/D",
            "phy_name":"vgaCont.SLICE_64/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1292_4_lut/Z",
            "phy_name":"vgaCont.SLICE_64/F0"
        },
        "arrive":16.579,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n939",
            "phy_name":"vgaCont.n939"
        },
        "arrive":22.382,
        "delay":5.803
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":22.382,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           5.803                 22.382  16      
{vgaCont/vcnt_26__i0/SP   vgaCont/vcnt_26__i1/SP}
                                                             ENDPOINT            0.000                 22.382  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":49.335,
        "delay":4.032
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":49.335,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.032                 49.335  13      
{vgaCont/vcnt_26__i0/CK   vgaCont/vcnt_26__i1/CK}
                                                             CLOCK PIN           0.000                 49.335  1       
                                                             Uncertainty      -(0.000)                 49.335  
                                                             Setup time       -(0.198)                 49.137  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.137  
Arrival Time                                                                                        -(22.381)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.755  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i3/Q  (SLICE_R19C27D)
Path End         : vgaCont/vcnt_26__i9/D  (SLICE_R18C25D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 9
Delay Ratio      : 64.0% (route), 36.0% (logic)
Clock Skew       : -0.502 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.868 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i3/CK",
        "phy_name":"vgaCont.SLICE_24/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.129,
        "delay":4.626
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.129,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY               5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                             0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                             0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY               4.626                 10.129  13      
{vgaCont/vcnt_26__i3/CK   vgaCont/vcnt_26__i2/CK}
                                                             CLOCK PIN               0.000                 10.129  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i3/Q",
        "phy_name":"vgaCont.SLICE_24/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i9/D",
        "phy_name":"vgaCont.SLICE_17/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26__i3/CK",
            "phy_name":"vgaCont.SLICE_24/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26__i3/Q",
            "phy_name":"vgaCont.SLICE_24/Q0"
        },
        "arrive":11.517,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[3]",
            "phy_name":"vgaCont.y[3]"
        },
        "arrive":14.729,
        "delay":3.212
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_5/C0",
            "phy_name":"vgaCont.SLICE_0/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_5/CO0",
            "phy_name":"vgaCont.SLICE_0/COUT0"
        },
        "arrive":15.072,
        "delay":0.343
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n1606",
            "phy_name":"vgaCont.n1606"
        },
        "arrive":15.072,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_5/CI1",
            "phy_name":"vgaCont.SLICE_0/CIN1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_5/CO1",
            "phy_name":"vgaCont.SLICE_0/COUT1"
        },
        "arrive":15.349,
        "delay":0.277
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n1069",
            "phy_name":"vgaCont.n1069"
        },
        "arrive":15.349,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_7/CI0",
            "phy_name":"vgaCont.SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_7/CO0",
            "phy_name":"vgaCont.SLICE_11/COUT0"
        },
        "arrive":15.626,
        "delay":0.277
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n1609",
            "phy_name":"vgaCont.n1609"
        },
        "arrive":15.626,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_7/CI1",
            "phy_name":"vgaCont.SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_7/CO1",
            "phy_name":"vgaCont.SLICE_11/COUT1"
        },
        "arrive":15.903,
        "delay":0.277
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n1071",
            "phy_name":"vgaCont.n1071"
        },
        "arrive":16.458,
        "delay":0.555
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_9/CI0",
            "phy_name":"vgaCont.SLICE_5/CIN0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_9/CO0",
            "phy_name":"vgaCont.SLICE_5/COUT0"
        },
        "arrive":16.735,
        "delay":0.277
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n1612",
            "phy_name":"vgaCont.n1612"
        },
        "arrive":16.735,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_9/CI1",
            "phy_name":"vgaCont.SLICE_5/CIN1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_9/CO1",
            "phy_name":"vgaCont.SLICE_5/COUT1"
        },
        "arrive":17.012,
        "delay":0.277
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n1073",
            "phy_name":"vgaCont.n1073"
        },
        "arrive":17.673,
        "delay":0.661
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_11/D0",
            "phy_name":"vgaCont.SLICE_3/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_11/S0",
            "phy_name":"vgaCont.SLICE_3/F0"
        },
        "arrive":18.122,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[9]",
            "phy_name":"vgaCont.n35[9]"
        },
        "arrive":20.885,
        "delay":2.763
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_28/B",
            "phy_name":"vgaCont.SLICE_17/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_28/Z",
            "phy_name":"vgaCont.SLICE_17/F0"
        },
        "arrive":21.361,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[9]",
            "phy_name":"vgaCont.n46[9]"
        },
        "arrive":21.361,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":21.361,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
vgaCont/vcnt_26__i3/CK->vgaCont/vcnt_26__i3/Q
                                          SLICE_R19C27D      CLK_TO_Q0_DELAY         1.388                 11.517  8       
vgaCont/y[3]                                                 NET DELAY               3.212                 14.729  8       
vgaCont/vcnt_26_add_4_5/C0->vgaCont/vcnt_26_add_4_5/CO0
                                          SLICE_R19C26C      C0_TO_COUT0_DELAY       0.343                 15.072  2       
vgaCont/n1606                                                NET DELAY               0.000                 15.072  2       
vgaCont/vcnt_26_add_4_5/CI1->vgaCont/vcnt_26_add_4_5/CO1
                                          SLICE_R19C26C      CIN1_TO_COUT1_DELAY     0.277                 15.349  2       
vgaCont/n1069                                                NET DELAY               0.000                 15.349  2       
vgaCont/vcnt_26_add_4_7/CI0->vgaCont/vcnt_26_add_4_7/CO0
                                          SLICE_R19C26D      CIN0_TO_COUT0_DELAY     0.277                 15.626  2       
vgaCont/n1609                                                NET DELAY               0.000                 15.626  2       
vgaCont/vcnt_26_add_4_7/CI1->vgaCont/vcnt_26_add_4_7/CO1
                                          SLICE_R19C26D      CIN1_TO_COUT1_DELAY     0.277                 15.903  2       
vgaCont/n1071                                                NET DELAY               0.555                 16.458  2       
vgaCont/vcnt_26_add_4_9/CI0->vgaCont/vcnt_26_add_4_9/CO0
                                          SLICE_R19C27A      CIN0_TO_COUT0_DELAY     0.277                 16.735  2       
vgaCont/n1612                                                NET DELAY               0.000                 16.735  2       
vgaCont/vcnt_26_add_4_9/CI1->vgaCont/vcnt_26_add_4_9/CO1
                                          SLICE_R19C27A      CIN1_TO_COUT1_DELAY     0.277                 17.012  2       
vgaCont/n1073                                                NET DELAY               0.661                 17.673  2       
vgaCont/vcnt_26_add_4_11/D0->vgaCont/vcnt_26_add_4_11/S0
                                          SLICE_R19C27B      D0_TO_F0_DELAY          0.449                 18.122  1       
vgaCont/n35[9]                                               NET DELAY               2.763                 20.885  1       
vgaCont/i1_2_lut_adj_28/B->vgaCont/i1_2_lut_adj_28/Z
                                          SLICE_R18C25D      D0_TO_F0_DELAY          0.476                 21.361  1       
vgaCont/n46[9]                                               NET DELAY               0.000                 21.361  1       
vgaCont/vcnt_26__i9/D                                        ENDPOINT                0.000                 21.361  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i9/CK",
        "phy_name":"vgaCont.SLICE_17/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":49.427,
        "delay":4.124
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":49.427,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY               5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                             0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                             0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY               4.124                 49.427  13      
vgaCont/vcnt_26__i9/CK                                       CLOCK PIN               0.000                 49.427  1       
                                                             Uncertainty          -(0.000)                 49.427  
                                                             Setup time           -(0.198)                 49.229  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              49.229  
Arrival Time                                                                                            -(21.360)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       27.868  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i7/D  (SLICE_R16C26D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.423 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.971 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/CK",
        "phy_name":"vgaCont.SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":9.191,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.191,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/Q",
        "phy_name":"vgaCont.SLICE_86/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i7/D",
        "phy_name":"vgaCont.SLICE_30/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i1/CK",
            "phy_name":"vgaCont.SLICE_86/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i1/Q",
            "phy_name":"vgaCont.SLICE_86/Q1"
        },
        "arrive":10.579,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]_2",
            "phy_name":"vgaCont.x[1]_2"
        },
        "arrive":13.196,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/C",
            "phy_name":"vgaCont.SLICE_65/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/Z",
            "phy_name":"vgaCont.SLICE_65/F0"
        },
        "arrive":13.645,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n84",
            "phy_name":"vgaCont.n84"
        },
        "arrive":16.130,
        "delay":2.485
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1292_4_lut/D",
            "phy_name":"vgaCont.SLICE_64/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1292_4_lut/Z",
            "phy_name":"vgaCont.SLICE_64/F0"
        },
        "arrive":16.579,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n939",
            "phy_name":"vgaCont.n939"
        },
        "arrive":20.769,
        "delay":4.190
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_23/A",
            "phy_name":"vgaCont.SLICE_30/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_23/Z",
            "phy_name":"vgaCont.SLICE_30/F0"
        },
        "arrive":21.245,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[7]",
            "phy_name":"vgaCont.x_9__N_1[7]"
        },
        "arrive":21.245,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":21.245,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           4.190                 20.769  16      
vgaCont/i1_2_lut_adj_23/A->vgaCont/i1_2_lut_adj_23/Z
                                          SLICE_R16C26D      B0_TO_F0_DELAY      0.476                 21.245  1       
vgaCont/x_9__N_1[7]                                          NET DELAY           0.000                 21.245  1       
vgaCont/hcnt_27__i7/D                                        ENDPOINT            0.000                 21.245  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i7/CK",
        "phy_name":"vgaCont.SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":49.414,
        "delay":4.111
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":49.414,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.111                 49.414  13      
{vgaCont/hcnt_27__i7/CK   vgaCont/hcnt_27__i6/CK}
                                                             CLOCK PIN           0.000                 49.414  1       
                                                             Uncertainty      -(0.000)                 49.414  
                                                             Setup time       -(0.198)                 49.216  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.216  
Arrival Time                                                                                        -(21.244)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.971  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i8/D  (SLICE_R16C26C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.423 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 27.971 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/CK",
        "phy_name":"vgaCont.SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":9.191,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.191,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/Q",
        "phy_name":"vgaCont.SLICE_86/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i8/D",
        "phy_name":"vgaCont.SLICE_16/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i1/CK",
            "phy_name":"vgaCont.SLICE_86/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i1/Q",
            "phy_name":"vgaCont.SLICE_86/Q1"
        },
        "arrive":10.579,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]_2",
            "phy_name":"vgaCont.x[1]_2"
        },
        "arrive":13.196,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/C",
            "phy_name":"vgaCont.SLICE_65/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/Z",
            "phy_name":"vgaCont.SLICE_65/F0"
        },
        "arrive":13.645,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n84",
            "phy_name":"vgaCont.n84"
        },
        "arrive":16.130,
        "delay":2.485
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1292_4_lut/D",
            "phy_name":"vgaCont.SLICE_64/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1292_4_lut/Z",
            "phy_name":"vgaCont.SLICE_64/F0"
        },
        "arrive":16.579,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n939",
            "phy_name":"vgaCont.n939"
        },
        "arrive":20.769,
        "delay":4.190
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_31/A",
            "phy_name":"vgaCont.SLICE_16/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_31/Z",
            "phy_name":"vgaCont.SLICE_16/F0"
        },
        "arrive":21.245,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[8]",
            "phy_name":"vgaCont.x_9__N_1[8]"
        },
        "arrive":21.245,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":21.245,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           4.190                 20.769  16      
vgaCont/i1_2_lut_adj_31/A->vgaCont/i1_2_lut_adj_31/Z
                                          SLICE_R16C26C      B0_TO_F0_DELAY      0.476                 21.245  1       
vgaCont/x_9__N_1[8]                                          NET DELAY           0.000                 21.245  1       
vgaCont/hcnt_27__i8/D                                        ENDPOINT            0.000                 21.245  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i8/CK",
        "phy_name":"vgaCont.SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":49.414,
        "delay":4.111
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":49.414,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.111                 49.414  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN           0.000                 49.414  1       
                                                             Uncertainty      -(0.000)                 49.414  
                                                             Setup time       -(0.198)                 49.216  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.216  
Arrival Time                                                                                        -(21.244)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.971  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i6/D  (SLICE_R16C26D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.423 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.024 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/CK",
        "phy_name":"vgaCont.SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":9.191,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.191,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/Q",
        "phy_name":"vgaCont.SLICE_86/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i6/D",
        "phy_name":"vgaCont.SLICE_30/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i1/CK",
            "phy_name":"vgaCont.SLICE_86/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i1/Q",
            "phy_name":"vgaCont.SLICE_86/Q1"
        },
        "arrive":10.579,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]_2",
            "phy_name":"vgaCont.x[1]_2"
        },
        "arrive":13.196,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/C",
            "phy_name":"vgaCont.SLICE_65/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/Z",
            "phy_name":"vgaCont.SLICE_65/F0"
        },
        "arrive":13.645,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n84",
            "phy_name":"vgaCont.n84"
        },
        "arrive":16.130,
        "delay":2.485
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1292_4_lut/D",
            "phy_name":"vgaCont.SLICE_64/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1292_4_lut/Z",
            "phy_name":"vgaCont.SLICE_64/F0"
        },
        "arrive":16.579,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n939",
            "phy_name":"vgaCont.n939"
        },
        "arrive":20.716,
        "delay":4.137
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_9/A",
            "phy_name":"vgaCont.SLICE_30/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_9/Z",
            "phy_name":"vgaCont.SLICE_30/F1"
        },
        "arrive":21.192,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[6]",
            "phy_name":"vgaCont.x_9__N_1[6]"
        },
        "arrive":21.192,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":21.192,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           4.137                 20.716  16      
vgaCont/i1_2_lut_adj_9/A->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R16C26D      C1_TO_F1_DELAY      0.476                 21.192  1       
vgaCont/x_9__N_1[6]                                          NET DELAY           0.000                 21.192  1       
vgaCont/hcnt_27__i6/D                                        ENDPOINT            0.000                 21.192  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i7/CK",
        "phy_name":"vgaCont.SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":49.414,
        "delay":4.111
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":49.414,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.111                 49.414  13      
{vgaCont/hcnt_27__i7/CK   vgaCont/hcnt_27__i6/CK}
                                                             CLOCK PIN           0.000                 49.414  1       
                                                             Uncertainty      -(0.000)                 49.414  
                                                             Setup time       -(0.198)                 49.216  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.216  
Arrival Time                                                                                        -(21.191)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.024  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i9/D  (SLICE_R16C26C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.423 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.024 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/CK",
        "phy_name":"vgaCont.SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":9.191,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.191,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/Q",
        "phy_name":"vgaCont.SLICE_86/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i9/D",
        "phy_name":"vgaCont.SLICE_16/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i1/CK",
            "phy_name":"vgaCont.SLICE_86/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i1/Q",
            "phy_name":"vgaCont.SLICE_86/Q1"
        },
        "arrive":10.579,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]_2",
            "phy_name":"vgaCont.x[1]_2"
        },
        "arrive":13.196,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/C",
            "phy_name":"vgaCont.SLICE_65/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/Z",
            "phy_name":"vgaCont.SLICE_65/F0"
        },
        "arrive":13.645,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n84",
            "phy_name":"vgaCont.n84"
        },
        "arrive":16.130,
        "delay":2.485
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1292_4_lut/D",
            "phy_name":"vgaCont.SLICE_64/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1292_4_lut/Z",
            "phy_name":"vgaCont.SLICE_64/F0"
        },
        "arrive":16.579,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n939",
            "phy_name":"vgaCont.n939"
        },
        "arrive":20.716,
        "delay":4.137
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_25/A",
            "phy_name":"vgaCont.SLICE_16/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_25/Z",
            "phy_name":"vgaCont.SLICE_16/F1"
        },
        "arrive":21.192,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[9]",
            "phy_name":"vgaCont.x_9__N_1[9]"
        },
        "arrive":21.192,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":21.192,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           4.137                 20.716  16      
vgaCont/i1_2_lut_adj_25/A->vgaCont/i1_2_lut_adj_25/Z
                                          SLICE_R16C26C      C1_TO_F1_DELAY      0.476                 21.192  1       
vgaCont/x_9__N_1[9]                                          NET DELAY           0.000                 21.192  1       
vgaCont/hcnt_27__i9/D                                        ENDPOINT            0.000                 21.192  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i8/CK",
        "phy_name":"vgaCont.SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":49.414,
        "delay":4.111
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":49.414,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.111                 49.414  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN           0.000                 49.414  1       
                                                             Uncertainty      -(0.000)                 49.414  
                                                             Setup time       -(0.198)                 49.216  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.216  
Arrival Time                                                                                        -(21.191)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.024  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i5/D  (SLICE_R17C26B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.1% (route), 23.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.063 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/CK",
        "phy_name":"vgaCont.SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":9.191,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.191,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/Q",
        "phy_name":"vgaCont.SLICE_86/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i5/D",
        "phy_name":"vgaCont.SLICE_19/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i1/CK",
            "phy_name":"vgaCont.SLICE_86/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i1/Q",
            "phy_name":"vgaCont.SLICE_86/Q1"
        },
        "arrive":10.579,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]_2",
            "phy_name":"vgaCont.x[1]_2"
        },
        "arrive":13.196,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/C",
            "phy_name":"vgaCont.SLICE_65/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/Z",
            "phy_name":"vgaCont.SLICE_65/F0"
        },
        "arrive":13.645,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n84",
            "phy_name":"vgaCont.n84"
        },
        "arrive":16.130,
        "delay":2.485
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1292_4_lut/D",
            "phy_name":"vgaCont.SLICE_64/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1292_4_lut/Z",
            "phy_name":"vgaCont.SLICE_64/F0"
        },
        "arrive":16.579,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n939",
            "phy_name":"vgaCont.n939"
        },
        "arrive":20.254,
        "delay":3.675
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_37/A",
            "phy_name":"vgaCont.SLICE_19/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_37/Z",
            "phy_name":"vgaCont.SLICE_19/F0"
        },
        "arrive":20.730,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[5]",
            "phy_name":"vgaCont.x_9__N_1[5]"
        },
        "arrive":20.730,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           3.675                 20.254  16      
vgaCont/i1_2_lut_adj_37/A->vgaCont/i1_2_lut_adj_37/Z
                                          SLICE_R17C26B      B0_TO_F0_DELAY      0.476                 20.730  1       
vgaCont/x_9__N_1[5]                                          NET DELAY           0.000                 20.730  1       
vgaCont/hcnt_27__i5/D                                        ENDPOINT            0.000                 20.730  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i5/CK",
        "phy_name":"vgaCont.SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":48.991,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":48.991,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                 48.991  13      
{vgaCont/hcnt_27__i5/CK   vgaCont/hcnt_27__i2/CK}
                                                             CLOCK PIN           0.000                 48.991  1       
                                                             Uncertainty      -(0.000)                 48.991  
                                                             Setup time       -(0.198)                 48.793  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          48.793  
Arrival Time                                                                                        -(20.729)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.063  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i3/Q  (SLICE_R19C27D)
Path End         : vgaCont/vcnt_26__i0/D  (SLICE_R18C27A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : -0.594 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.064 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i3/CK",
        "phy_name":"vgaCont.SLICE_24/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":10.129,
        "delay":4.626
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":10.129,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.626                 10.129  13      
{vgaCont/vcnt_26__i3/CK   vgaCont/vcnt_26__i2/CK}
                                                             CLOCK PIN           0.000                 10.129  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i3/Q",
        "phy_name":"vgaCont.SLICE_24/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i0/D",
        "phy_name":"vgaCont.SLICE_12/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26__i3/CK",
            "phy_name":"vgaCont.SLICE_24/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26__i3/Q",
            "phy_name":"vgaCont.SLICE_24/Q0"
        },
        "arrive":11.517,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[3]",
            "phy_name":"vgaCont.y[3]"
        },
        "arrive":14.980,
        "delay":3.463
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1205_2_lut/A",
            "phy_name":"vgaCont.SLICE_85/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1205_2_lut/Z",
            "phy_name":"vgaCont.SLICE_85/F0"
        },
        "arrive":15.429,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n1327",
            "phy_name":"vgaCont.n1327"
        },
        "arrive":17.597,
        "delay":2.168
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i7_4_lut/A",
            "phy_name":"vgaCont.SLICE_39/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i7_4_lut/Z",
            "phy_name":"vgaCont.SLICE_39/F1"
        },
        "arrive":18.046,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n375",
            "phy_name":"vgaCont.n375"
        },
        "arrive":20.597,
        "delay":2.551
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_7/A",
            "phy_name":"vgaCont.SLICE_12/A0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_7/Z",
            "phy_name":"vgaCont.SLICE_12/F0"
        },
        "arrive":21.073,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[0]",
            "phy_name":"vgaCont.n46[0]"
        },
        "arrive":21.073,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":21.073,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/vcnt_26__i3/CK->vgaCont/vcnt_26__i3/Q
                                          SLICE_R19C27D      CLK_TO_Q0_DELAY     1.388                 11.517  8       
vgaCont/y[3]                                                 NET DELAY           3.463                 14.980  8       
vgaCont/i1205_2_lut/A->vgaCont/i1205_2_lut/Z
                                          SLICE_R18C26D      D0_TO_F0_DELAY      0.449                 15.429  1       
vgaCont/n1327                                                NET DELAY           2.168                 17.597  1       
vgaCont/i7_4_lut/A->vgaCont/i7_4_lut/Z    SLICE_R18C26C      D1_TO_F1_DELAY      0.449                 18.046  10      
vgaCont/n375                                                 NET DELAY           2.551                 20.597  10      
vgaCont/i1_2_lut_adj_7/A->vgaCont/i1_2_lut_adj_7/Z
                                          SLICE_R18C27A      A0_TO_F0_DELAY      0.476                 21.073  1       
vgaCont/n46[0]                                               NET DELAY           0.000                 21.073  1       
vgaCont/vcnt_26__i0/D                                        ENDPOINT            0.000                 21.073  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i0/CK",
        "phy_name":"vgaCont.SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":49.335,
        "delay":4.032
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":49.335,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           4.032                 49.335  13      
{vgaCont/vcnt_26__i0/CK   vgaCont/vcnt_26__i1/CK}
                                                             CLOCK PIN           0.000                 49.335  1       
                                                             Uncertainty      -(0.000)                 49.335  
                                                             Setup time       -(0.198)                 49.137  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          49.137  
Arrival Time                                                                                        -(21.072)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.064  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i1/D  (SLICE_R17C26A)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.116 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/CK",
        "phy_name":"vgaCont.SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":9.191,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.191,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/Q",
        "phy_name":"vgaCont.SLICE_86/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/D",
        "phy_name":"vgaCont.SLICE_86/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i1/CK",
            "phy_name":"vgaCont.SLICE_86/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i1/Q",
            "phy_name":"vgaCont.SLICE_86/Q1"
        },
        "arrive":10.579,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]_2",
            "phy_name":"vgaCont.x[1]_2"
        },
        "arrive":13.196,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/C",
            "phy_name":"vgaCont.SLICE_65/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/Z",
            "phy_name":"vgaCont.SLICE_65/F0"
        },
        "arrive":13.645,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n84",
            "phy_name":"vgaCont.n84"
        },
        "arrive":16.130,
        "delay":2.485
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1292_4_lut/D",
            "phy_name":"vgaCont.SLICE_64/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1292_4_lut/Z",
            "phy_name":"vgaCont.SLICE_64/F0"
        },
        "arrive":16.579,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n939",
            "phy_name":"vgaCont.n939"
        },
        "arrive":20.201,
        "delay":3.622
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_24/A",
            "phy_name":"vgaCont.SLICE_86/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_24/Z",
            "phy_name":"vgaCont.SLICE_86/F1"
        },
        "arrive":20.677,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[1]",
            "phy_name":"vgaCont.x_9__N_1[1]"
        },
        "arrive":20.677,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.677,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           3.622                 20.201  16      
vgaCont/i1_2_lut_adj_24/A->vgaCont/i1_2_lut_adj_24/Z
                                          SLICE_R17C26A      C1_TO_F1_DELAY      0.476                 20.677  1       
vgaCont/x_9__N_1[1]                                          NET DELAY           0.000                 20.677  1       
vgaCont/hcnt_27__i1/D                                        ENDPOINT            0.000                 20.677  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/CK",
        "phy_name":"vgaCont.SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":48.991,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":48.991,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                 48.991  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                 48.991  1       
                                                             Uncertainty      -(0.000)                 48.991  
                                                             Setup time       -(0.198)                 48.793  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          48.793  
Arrival Time                                                                                        -(20.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.116  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i1/Q  (SLICE_R17C26A)
Path End         : vgaCont/hcnt_27__i2/D  (SLICE_R17C26B)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 4
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 39.800 ns 
Path Slack       : 28.116 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/CK",
        "phy_name":"vgaCont.SLICE_86/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":5.353,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.353,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":5.503,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":9.191,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":9.191,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                  5.353  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                  5.353  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                  5.503  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                  9.191  13      
vgaCont/hcnt_27__i1/CK                                       CLOCK PIN           0.000                  9.191  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i1/Q",
        "phy_name":"vgaCont.SLICE_86/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i2/D",
        "phy_name":"vgaCont.SLICE_19/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i1/CK",
            "phy_name":"vgaCont.SLICE_86/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i1/Q",
            "phy_name":"vgaCont.SLICE_86/Q1"
        },
        "arrive":10.579,
        "delay":1.388
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[1]_2",
            "phy_name":"vgaCont.x[1]_2"
        },
        "arrive":13.196,
        "delay":2.617
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/C",
            "phy_name":"vgaCont.SLICE_65/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_3_lut_adj_39/Z",
            "phy_name":"vgaCont.SLICE_65/F0"
        },
        "arrive":13.645,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n84",
            "phy_name":"vgaCont.n84"
        },
        "arrive":16.130,
        "delay":2.485
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1292_4_lut/D",
            "phy_name":"vgaCont.SLICE_64/B0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1292_4_lut/Z",
            "phy_name":"vgaCont.SLICE_64/F0"
        },
        "arrive":16.579,
        "delay":0.449
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n939",
            "phy_name":"vgaCont.n939"
        },
        "arrive":20.201,
        "delay":3.622
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_26/A",
            "phy_name":"vgaCont.SLICE_19/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_26/Z",
            "phy_name":"vgaCont.SLICE_19/F1"
        },
        "arrive":20.677,
        "delay":0.476
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[2]",
            "phy_name":"vgaCont.x_9__N_1[2]"
        },
        "arrive":20.677,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":20.677,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
vgaCont/hcnt_27__i1/CK->vgaCont/hcnt_27__i1/Q
                                          SLICE_R17C26A      CLK_TO_Q1_DELAY     1.388                 10.579  5       
vgaCont/x[1]_2                                               NET DELAY           2.617                 13.196  5       
vgaCont/i1_2_lut_3_lut_adj_39/C->vgaCont/i1_2_lut_3_lut_adj_39/Z
                                          SLICE_R17C24A      C0_TO_F0_DELAY      0.449                 13.645  2       
vgaCont/n84                                                  NET DELAY           2.485                 16.130  2       
vgaCont/i1292_4_lut/D->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      B0_TO_F0_DELAY      0.449                 16.579  16      
vgaCont/n939                                                 NET DELAY           3.622                 20.201  16      
vgaCont/i1_2_lut_adj_26/A->vgaCont/i1_2_lut_adj_26/Z
                                          SLICE_R17C26B      C1_TO_F1_DELAY      0.476                 20.677  1       
vgaCont/x_9__N_1[2]                                          NET DELAY           0.000                 20.677  1       
vgaCont/hcnt_27__i2/D                                        ENDPOINT            0.000                 20.677  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i5/CK",
        "phy_name":"vgaCont.SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":39.800,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":45.153,
        "delay":5.353
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.153,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":45.303,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":48.991,
        "delay":3.688
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":48.991,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 39.800  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 39.800  2       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY           5.353                 45.153  2       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                         0.000                 45.153  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                         0.150                 45.303  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY           3.688                 48.991  13      
{vgaCont/hcnt_27__i5/CK   vgaCont/hcnt_27__i2/CK}
                                                             CLOCK PIN           0.000                 48.991  1       
                                                             Uncertainty      -(0.000)                 48.991  
                                                             Setup time       -(0.198)                 48.793  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          48.793  
Arrival Time                                                                                        -(20.676)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   28.116  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegreeNoAV"></A><B><U><big>3  Hold at Speed Grade m Corner at -40 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vgaCont/hcnt_27__i0/D                    |    3.068 ns 
vgaCont/hcnt_27__i6/D                    |    3.113 ns 
vgaCont/vcnt_26__i5/D                    |    3.113 ns 
vgaCont/vcnt_26__i4/D                    |    3.113 ns 
vgaCont/vcnt_26__i8/D                    |    3.113 ns 
vgaCont/vcnt_26__i6/D                    |    3.113 ns 
vgaCont/hcnt_27__i8/D                    |    3.113 ns 
vgaCont/hcnt_27__i9/D                    |    3.113 ns 
vgaCont/hcnt_27__i3/D                    |    3.113 ns 
vgaCont/hcnt_27__i4/D                    |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vgaCont/hcnt_27__i5/Q  (SLICE_R17C26B)
Path End         : vgaCont/hcnt_27__i0/D  (SLICE_R16C24C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 60.8% (route), 39.2% (logic)
Clock Skew       : 0.238 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.068 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i5/CK",
        "phy_name":"vgaCont.SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.220,
        "delay":2.068
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.220,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.068                  5.220  13      
{vgaCont/hcnt_27__i5/CK   vgaCont/hcnt_27__i2/CK}
                                                             CLOCK PIN        0.000                  5.220  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i5/Q",
        "phy_name":"vgaCont.SLICE_19/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i0/D",
        "phy_name":"vgaCont.SLICE_14/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i5/CK",
            "phy_name":"vgaCont.SLICE_19/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i5/Q",
            "phy_name":"vgaCont.SLICE_19/Q0"
        },
        "arrive":5.999,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[5]_2",
            "phy_name":"vgaCont.x[5]_2"
        },
        "arrive":7.074,
        "delay":1.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1292_4_lut/A",
            "phy_name":"vgaCont.SLICE_64/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1292_4_lut/Z",
            "phy_name":"vgaCont.SLICE_64/F0"
        },
        "arrive":7.340,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n939",
            "phy_name":"vgaCont.n939"
        },
        "arrive":8.274,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i605_2_lut/B",
            "phy_name":"vgaCont.SLICE_14/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i605_2_lut/Z",
            "phy_name":"vgaCont.SLICE_14/F0"
        },
        "arrive":8.526,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[0]",
            "phy_name":"vgaCont.x_9__N_1[0]"
        },
        "arrive":8.526,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.526,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i5/CK->vgaCont/hcnt_27__i5/Q
                                          SLICE_R17C26B      CLK_TO_Q0_DELAY  0.779                  5.999  9       
vgaCont/x[5]_2                                               NET DELAY        1.075                  7.074  9       
vgaCont/i1292_4_lut/A->vgaCont/i1292_4_lut/Z
                                          SLICE_R16C24B      D0_TO_F0_DELAY   0.266                  7.340  16      
vgaCont/n939                                                 NET DELAY        0.934                  8.274  16      
vgaCont/i605_2_lut/B->vgaCont/i605_2_lut/Z
                                          SLICE_R16C24C      D0_TO_F0_DELAY   0.252                  8.526  1       
vgaCont/x_9__N_1[0]                                          NET DELAY        0.000                  8.526  1       
vgaCont/hcnt_27__i0/D                                        ENDPOINT         0.000                  8.526  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i0/CK",
        "phy_name":"vgaCont.SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.458,
        "delay":2.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i0/CK   vgaCont/hcnt_27__i3/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.526  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.068  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i6/Q  (SLICE_R16C26D)
Path End         : vgaCont/hcnt_27__i6/D  (SLICE_R16C26D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i7/CK",
        "phy_name":"vgaCont.SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.458,
        "delay":2.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i7/CK   vgaCont/hcnt_27__i6/CK}
                                                             CLOCK PIN        0.000                  5.458  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i6/Q",
        "phy_name":"vgaCont.SLICE_30/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i6/D",
        "phy_name":"vgaCont.SLICE_30/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i6/CK",
            "phy_name":"vgaCont.SLICE_30/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i6/Q",
            "phy_name":"vgaCont.SLICE_30/Q1"
        },
        "arrive":6.237,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[6]_2",
            "phy_name":"x[6]"
        },
        "arrive":7.119,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27_add_4_7/C1",
            "phy_name":"vgaCont.SLICE_9/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27_add_4_7/S1",
            "phy_name":"vgaCont.SLICE_9/F1"
        },
        "arrive":7.385,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[6]",
            "phy_name":"vgaCont.n45[6]"
        },
        "arrive":8.319,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_9/B",
            "phy_name":"vgaCont.SLICE_30/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_9/Z",
            "phy_name":"vgaCont.SLICE_30/F1"
        },
        "arrive":8.571,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[6]",
            "phy_name":"vgaCont.x_9__N_1[6]"
        },
        "arrive":8.571,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.571,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i6/CK->vgaCont/hcnt_27__i6/Q
                                          SLICE_R16C26D      CLK_TO_Q1_DELAY  0.779                  6.237  7       
vgaCont/x[6]_2                                               NET DELAY        0.882                  7.119  7       
vgaCont/hcnt_27_add_4_7/C1->vgaCont/hcnt_27_add_4_7/S1
                                          SLICE_R16C25D      C1_TO_F1_DELAY   0.266                  7.385  1       
vgaCont/n45[6]                                               NET DELAY        0.934                  8.319  1       
vgaCont/i1_2_lut_adj_9/B->vgaCont/i1_2_lut_adj_9/Z
                                          SLICE_R16C26D      D1_TO_F1_DELAY   0.252                  8.571  1       
vgaCont/x_9__N_1[6]                                          NET DELAY        0.000                  8.571  1       
vgaCont/hcnt_27__i6/D                                        ENDPOINT         0.000                  8.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i7/CK",
        "phy_name":"vgaCont.SLICE_30/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.458,
        "delay":2.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i7/CK   vgaCont/hcnt_27__i6/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i5/Q  (SLICE_R19C25D)
Path End         : vgaCont/vcnt_26__i5/D  (SLICE_R19C25D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i5/CK",
        "phy_name":"vgaCont.SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.747,
        "delay":2.595
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.747,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i5/CK   vgaCont/vcnt_26__i4/CK}
                                                             CLOCK PIN        0.000                  5.747  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i5/Q",
        "phy_name":"vgaCont.SLICE_22/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i5/D",
        "phy_name":"vgaCont.SLICE_22/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26__i5/CK",
            "phy_name":"vgaCont.SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26__i5/Q",
            "phy_name":"vgaCont.SLICE_22/Q0"
        },
        "arrive":6.526,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[5]",
            "phy_name":"vgaCont.y[5]"
        },
        "arrive":7.408,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_7/C0",
            "phy_name":"vgaCont.SLICE_11/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_7/S0",
            "phy_name":"vgaCont.SLICE_11/F0"
        },
        "arrive":7.674,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[5]",
            "phy_name":"vgaCont.n35[5]"
        },
        "arrive":8.608,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_34/B",
            "phy_name":"vgaCont.SLICE_22/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_34/Z",
            "phy_name":"vgaCont.SLICE_22/F0"
        },
        "arrive":8.860,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[5]",
            "phy_name":"vgaCont.n46[5]"
        },
        "arrive":8.860,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.860,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_26__i5/CK->vgaCont/vcnt_26__i5/Q
                                          SLICE_R19C25D      CLK_TO_Q0_DELAY  0.779                  6.526  8       
vgaCont/y[5]                                                 NET DELAY        0.882                  7.408  8       
vgaCont/vcnt_26_add_4_7/C0->vgaCont/vcnt_26_add_4_7/S0
                                          SLICE_R19C26D      C0_TO_F0_DELAY   0.266                  7.674  1       
vgaCont/n35[5]                                               NET DELAY        0.934                  8.608  1       
vgaCont/i1_2_lut_adj_34/B->vgaCont/i1_2_lut_adj_34/Z
                                          SLICE_R19C25D      D0_TO_F0_DELAY   0.252                  8.860  1       
vgaCont/n46[5]                                               NET DELAY        0.000                  8.860  1       
vgaCont/vcnt_26__i5/D                                        ENDPOINT         0.000                  8.860  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i5/CK",
        "phy_name":"vgaCont.SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.747,
        "delay":2.595
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.747,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i5/CK   vgaCont/vcnt_26__i4/CK}
                                                             CLOCK PIN        0.000                  5.747  1       
                                                             Uncertainty      0.000                  5.747  
                                                             Hold time        0.000                  5.747  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.747  
Arrival Time                                                                                         8.860  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i4/Q  (SLICE_R19C25D)
Path End         : vgaCont/vcnt_26__i4/D  (SLICE_R19C25D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i5/CK",
        "phy_name":"vgaCont.SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.747,
        "delay":2.595
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.747,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i5/CK   vgaCont/vcnt_26__i4/CK}
                                                             CLOCK PIN        0.000                  5.747  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i4/Q",
        "phy_name":"vgaCont.SLICE_22/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i4/D",
        "phy_name":"vgaCont.SLICE_22/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26__i4/CK",
            "phy_name":"vgaCont.SLICE_22/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26__i4/Q",
            "phy_name":"vgaCont.SLICE_22/Q1"
        },
        "arrive":6.526,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[4]",
            "phy_name":"vgaCont.y[4]"
        },
        "arrive":7.408,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_5/C1",
            "phy_name":"vgaCont.SLICE_0/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_5/S1",
            "phy_name":"vgaCont.SLICE_0/F1"
        },
        "arrive":7.674,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[4]",
            "phy_name":"vgaCont.n35[4]"
        },
        "arrive":8.608,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_33/B",
            "phy_name":"vgaCont.SLICE_22/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_33/Z",
            "phy_name":"vgaCont.SLICE_22/F1"
        },
        "arrive":8.860,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[4]",
            "phy_name":"vgaCont.n46[4]"
        },
        "arrive":8.860,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.860,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_26__i4/CK->vgaCont/vcnt_26__i4/Q
                                          SLICE_R19C25D      CLK_TO_Q1_DELAY  0.779                  6.526  8       
vgaCont/y[4]                                                 NET DELAY        0.882                  7.408  8       
vgaCont/vcnt_26_add_4_5/C1->vgaCont/vcnt_26_add_4_5/S1
                                          SLICE_R19C26C      C1_TO_F1_DELAY   0.266                  7.674  1       
vgaCont/n35[4]                                               NET DELAY        0.934                  8.608  1       
vgaCont/i1_2_lut_adj_33/B->vgaCont/i1_2_lut_adj_33/Z
                                          SLICE_R19C25D      D1_TO_F1_DELAY   0.252                  8.860  1       
vgaCont/n46[4]                                               NET DELAY        0.000                  8.860  1       
vgaCont/vcnt_26__i4/D                                        ENDPOINT         0.000                  8.860  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i5/CK",
        "phy_name":"vgaCont.SLICE_22/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.747,
        "delay":2.595
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.747,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i5/CK   vgaCont/vcnt_26__i4/CK}
                                                             CLOCK PIN        0.000                  5.747  1       
                                                             Uncertainty      0.000                  5.747  
                                                             Hold time        0.000                  5.747  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.747  
Arrival Time                                                                                         8.860  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i8/Q  (SLICE_R19C27C)
Path End         : vgaCont/vcnt_26__i8/D  (SLICE_R19C27C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i8/CK",
        "phy_name":"vgaCont.SLICE_18/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.747,
        "delay":2.595
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.747,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i8/CK   vgaCont/vcnt_26__i6/CK}
                                                             CLOCK PIN        0.000                  5.747  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i8/Q",
        "phy_name":"vgaCont.SLICE_18/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i8/D",
        "phy_name":"vgaCont.SLICE_18/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26__i8/CK",
            "phy_name":"vgaCont.SLICE_18/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26__i8/Q",
            "phy_name":"vgaCont.SLICE_18/Q0"
        },
        "arrive":6.526,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[8]",
            "phy_name":"vgaCont.y[8]"
        },
        "arrive":7.408,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_9/C1",
            "phy_name":"vgaCont.SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_9/S1",
            "phy_name":"vgaCont.SLICE_5/F1"
        },
        "arrive":7.674,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[8]",
            "phy_name":"vgaCont.n35[8]"
        },
        "arrive":8.608,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_40/B",
            "phy_name":"vgaCont.SLICE_18/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_40/Z",
            "phy_name":"vgaCont.SLICE_18/F0"
        },
        "arrive":8.860,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[8]",
            "phy_name":"vgaCont.n46[8]"
        },
        "arrive":8.860,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.860,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_26__i8/CK->vgaCont/vcnt_26__i8/Q
                                          SLICE_R19C27C      CLK_TO_Q0_DELAY  0.779                  6.526  5       
vgaCont/y[8]                                                 NET DELAY        0.882                  7.408  5       
vgaCont/vcnt_26_add_4_9/C1->vgaCont/vcnt_26_add_4_9/S1
                                          SLICE_R19C27A      C1_TO_F1_DELAY   0.266                  7.674  1       
vgaCont/n35[8]                                               NET DELAY        0.934                  8.608  1       
vgaCont/i1_2_lut_adj_40/B->vgaCont/i1_2_lut_adj_40/Z
                                          SLICE_R19C27C      D0_TO_F0_DELAY   0.252                  8.860  1       
vgaCont/n46[8]                                               NET DELAY        0.000                  8.860  1       
vgaCont/vcnt_26__i8/D                                        ENDPOINT         0.000                  8.860  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i8/CK",
        "phy_name":"vgaCont.SLICE_18/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.747,
        "delay":2.595
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.747,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i8/CK   vgaCont/vcnt_26__i6/CK}
                                                             CLOCK PIN        0.000                  5.747  1       
                                                             Uncertainty      0.000                  5.747  
                                                             Hold time        0.000                  5.747  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.747  
Arrival Time                                                                                         8.860  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/vcnt_26__i6/Q  (SLICE_R19C27C)
Path End         : vgaCont/vcnt_26__i6/D  (SLICE_R19C27C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i8/CK",
        "phy_name":"vgaCont.SLICE_18/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.747,
        "delay":2.595
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.747,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i8/CK   vgaCont/vcnt_26__i6/CK}
                                                             CLOCK PIN        0.000                  5.747  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i6/Q",
        "phy_name":"vgaCont.SLICE_18/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i6/D",
        "phy_name":"vgaCont.SLICE_18/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26__i6/CK",
            "phy_name":"vgaCont.SLICE_18/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26__i6/Q",
            "phy_name":"vgaCont.SLICE_18/Q1"
        },
        "arrive":6.526,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/y[6]",
            "phy_name":"vgaCont.y[6]"
        },
        "arrive":7.408,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/vcnt_26_add_4_7/C1",
            "phy_name":"vgaCont.SLICE_11/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/vcnt_26_add_4_7/S1",
            "phy_name":"vgaCont.SLICE_11/F1"
        },
        "arrive":7.674,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n35[6]",
            "phy_name":"vgaCont.n35[6]"
        },
        "arrive":8.608,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_35/B",
            "phy_name":"vgaCont.SLICE_18/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_35/Z",
            "phy_name":"vgaCont.SLICE_18/F1"
        },
        "arrive":8.860,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n46[6]",
            "phy_name":"vgaCont.n46[6]"
        },
        "arrive":8.860,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.860,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/vcnt_26__i6/CK->vgaCont/vcnt_26__i6/Q
                                          SLICE_R19C27C      CLK_TO_Q1_DELAY  0.779                  6.526  8       
vgaCont/y[6]                                                 NET DELAY        0.882                  7.408  8       
vgaCont/vcnt_26_add_4_7/C1->vgaCont/vcnt_26_add_4_7/S1
                                          SLICE_R19C26D      C1_TO_F1_DELAY   0.266                  7.674  1       
vgaCont/n35[6]                                               NET DELAY        0.934                  8.608  1       
vgaCont/i1_2_lut_adj_35/B->vgaCont/i1_2_lut_adj_35/Z
                                          SLICE_R19C27C      D1_TO_F1_DELAY   0.252                  8.860  1       
vgaCont/n46[6]                                               NET DELAY        0.000                  8.860  1       
vgaCont/vcnt_26__i6/D                                        ENDPOINT         0.000                  8.860  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/vcnt_26__i8/CK",
        "phy_name":"vgaCont.SLICE_18/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.747,
        "delay":2.595
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.747,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.595                  5.747  13      
{vgaCont/vcnt_26__i8/CK   vgaCont/vcnt_26__i6/CK}
                                                             CLOCK PIN        0.000                  5.747  1       
                                                             Uncertainty      0.000                  5.747  
                                                             Hold time        0.000                  5.747  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.747  
Arrival Time                                                                                         8.860  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i8/Q  (SLICE_R16C26C)
Path End         : vgaCont/hcnt_27__i8/D  (SLICE_R16C26C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i8/CK",
        "phy_name":"vgaCont.SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.458,
        "delay":2.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN        0.000                  5.458  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i8/Q",
        "phy_name":"vgaCont.SLICE_16/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i8/D",
        "phy_name":"vgaCont.SLICE_16/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i8/CK",
            "phy_name":"vgaCont.SLICE_16/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i8/Q",
            "phy_name":"vgaCont.SLICE_16/Q0"
        },
        "arrive":6.237,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[8]",
            "phy_name":"x[8]"
        },
        "arrive":7.119,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27_add_4_9/C1",
            "phy_name":"vgaCont.SLICE_7/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27_add_4_9/S1",
            "phy_name":"vgaCont.SLICE_7/F1"
        },
        "arrive":7.385,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[8]",
            "phy_name":"vgaCont.n45[8]"
        },
        "arrive":8.319,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_31/B",
            "phy_name":"vgaCont.SLICE_16/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_31/Z",
            "phy_name":"vgaCont.SLICE_16/F0"
        },
        "arrive":8.571,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[8]",
            "phy_name":"vgaCont.x_9__N_1[8]"
        },
        "arrive":8.571,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.571,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i8/CK->vgaCont/hcnt_27__i8/Q
                                          SLICE_R16C26C      CLK_TO_Q0_DELAY  0.779                  6.237  11      
vgaCont/x[8]                                                 NET DELAY        0.882                  7.119  11      
vgaCont/hcnt_27_add_4_9/C1->vgaCont/hcnt_27_add_4_9/S1
                                          SLICE_R16C26A      C1_TO_F1_DELAY   0.266                  7.385  1       
vgaCont/n45[8]                                               NET DELAY        0.934                  8.319  1       
vgaCont/i1_2_lut_adj_31/B->vgaCont/i1_2_lut_adj_31/Z
                                          SLICE_R16C26C      D0_TO_F0_DELAY   0.252                  8.571  1       
vgaCont/x_9__N_1[8]                                          NET DELAY        0.000                  8.571  1       
vgaCont/hcnt_27__i8/D                                        ENDPOINT         0.000                  8.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i8/CK",
        "phy_name":"vgaCont.SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.458,
        "delay":2.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i9/Q  (SLICE_R16C26C)
Path End         : vgaCont/hcnt_27__i9/D  (SLICE_R16C26C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i8/CK",
        "phy_name":"vgaCont.SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.458,
        "delay":2.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN        0.000                  5.458  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i9/Q",
        "phy_name":"vgaCont.SLICE_16/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i9/D",
        "phy_name":"vgaCont.SLICE_16/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i9/CK",
            "phy_name":"vgaCont.SLICE_16/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i9/Q",
            "phy_name":"vgaCont.SLICE_16/Q1"
        },
        "arrive":6.237,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[9]",
            "phy_name":"x[9]"
        },
        "arrive":7.119,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27_add_4_11/C0",
            "phy_name":"vgaCont.SLICE_6/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27_add_4_11/S0",
            "phy_name":"vgaCont.SLICE_6/F0"
        },
        "arrive":7.385,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[9]",
            "phy_name":"vgaCont.n45[9]"
        },
        "arrive":8.319,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_25/B",
            "phy_name":"vgaCont.SLICE_16/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_25/Z",
            "phy_name":"vgaCont.SLICE_16/F1"
        },
        "arrive":8.571,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[9]",
            "phy_name":"vgaCont.x_9__N_1[9]"
        },
        "arrive":8.571,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.571,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i9/CK->vgaCont/hcnt_27__i9/Q
                                          SLICE_R16C26C      CLK_TO_Q1_DELAY  0.779                  6.237  8       
vgaCont/x[9]                                                 NET DELAY        0.882                  7.119  8       
vgaCont/hcnt_27_add_4_11/C0->vgaCont/hcnt_27_add_4_11/S0
                                          SLICE_R16C26B      C0_TO_F0_DELAY   0.266                  7.385  1       
vgaCont/n45[9]                                               NET DELAY        0.934                  8.319  1       
vgaCont/i1_2_lut_adj_25/B->vgaCont/i1_2_lut_adj_25/Z
                                          SLICE_R16C26C      D1_TO_F1_DELAY   0.252                  8.571  1       
vgaCont/x_9__N_1[9]                                          NET DELAY        0.000                  8.571  1       
vgaCont/hcnt_27__i9/D                                        ENDPOINT         0.000                  8.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i8/CK",
        "phy_name":"vgaCont.SLICE_16/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.458,
        "delay":2.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i8/CK   vgaCont/hcnt_27__i9/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i3/Q  (SLICE_R16C24C)
Path End         : vgaCont/hcnt_27__i3/D  (SLICE_R16C24C)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i0/CK",
        "phy_name":"vgaCont.SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.458,
        "delay":2.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i0/CK   vgaCont/hcnt_27__i3/CK}
                                                             CLOCK PIN        0.000                  5.458  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i3/Q",
        "phy_name":"vgaCont.SLICE_14/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i3/D",
        "phy_name":"vgaCont.SLICE_14/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i3/CK",
            "phy_name":"vgaCont.SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i3/Q",
            "phy_name":"vgaCont.SLICE_14/Q1"
        },
        "arrive":6.237,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[3]_2",
            "phy_name":"vgaCont.x[3]_2"
        },
        "arrive":7.119,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27_add_4_5/C0",
            "phy_name":"vgaCont.SLICE_10/C0"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27_add_4_5/S0",
            "phy_name":"vgaCont.SLICE_10/F0"
        },
        "arrive":7.385,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[3]",
            "phy_name":"vgaCont.n45[3]"
        },
        "arrive":8.319,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_41/B",
            "phy_name":"vgaCont.SLICE_14/D1"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_41/Z",
            "phy_name":"vgaCont.SLICE_14/F1"
        },
        "arrive":8.571,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[3]",
            "phy_name":"vgaCont.x_9__N_1[3]"
        },
        "arrive":8.571,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.571,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i3/CK->vgaCont/hcnt_27__i3/Q
                                          SLICE_R16C24C      CLK_TO_Q1_DELAY  0.779                  6.237  8       
vgaCont/x[3]_2                                               NET DELAY        0.882                  7.119  8       
vgaCont/hcnt_27_add_4_5/C0->vgaCont/hcnt_27_add_4_5/S0
                                          SLICE_R16C25C      C0_TO_F0_DELAY   0.266                  7.385  1       
vgaCont/n45[3]                                               NET DELAY        0.934                  8.319  1       
vgaCont/i1_2_lut_adj_41/B->vgaCont/i1_2_lut_adj_41/Z
                                          SLICE_R16C24C      D1_TO_F1_DELAY   0.252                  8.571  1       
vgaCont/x_9__N_1[3]                                          NET DELAY        0.000                  8.571  1       
vgaCont/hcnt_27__i3/D                                        ENDPOINT         0.000                  8.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i0/CK",
        "phy_name":"vgaCont.SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.458,
        "delay":2.306
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.306                  5.458  13      
{vgaCont/hcnt_27__i0/CK   vgaCont/hcnt_27__i3/CK}
                                                             CLOCK PIN        0.000                  5.458  1       
                                                             Uncertainty      0.000                  5.458  
                                                             Hold time        0.000                  5.458  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.458  
Arrival Time                                                                                         8.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vgaCont/hcnt_27__i4/Q  (SLICE_R17C25D)
Path End         : vgaCont/hcnt_27__i4/D  (SLICE_R17C25D)
Source Clock     : vgaclk_c (R)
Destination Clock: vgaclk_c (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i4/CK",
        "phy_name":"vgaCont.SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.524,
        "delay":2.372
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.524,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.372                  5.524  13      
vgaCont/hcnt_27__i4/CK                                       CLOCK PIN        0.000                  5.524  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i4/Q",
        "phy_name":"vgaCont.SLICE_13/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i4/D",
        "phy_name":"vgaCont.SLICE_13/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27__i4/CK",
            "phy_name":"vgaCont.SLICE_13/CLK"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27__i4/Q",
            "phy_name":"vgaCont.SLICE_13/Q0"
        },
        "arrive":6.303,
        "delay":0.779
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x[4]_2",
            "phy_name":"vgaCont.x[4]_2"
        },
        "arrive":7.185,
        "delay":0.882
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/hcnt_27_add_4_5/C1",
            "phy_name":"vgaCont.SLICE_10/C1"
        },
        "pin1":
        {
            "log_name":"vgaCont/hcnt_27_add_4_5/S1",
            "phy_name":"vgaCont.SLICE_10/F1"
        },
        "arrive":7.451,
        "delay":0.266
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/n45[4]",
            "phy_name":"vgaCont.n45[4]"
        },
        "arrive":8.385,
        "delay":0.934
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vgaCont/i1_2_lut_adj_42/B",
            "phy_name":"vgaCont.SLICE_13/D0"
        },
        "pin1":
        {
            "log_name":"vgaCont/i1_2_lut_adj_42/Z",
            "phy_name":"vgaCont.SLICE_13/F0"
        },
        "arrive":8.637,
        "delay":0.252
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vgaCont/x_9__N_1[4]",
            "phy_name":"vgaCont.x_9__N_1[4]"
        },
        "arrive":8.637,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":8.637,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
vgaCont/hcnt_27__i4/CK->vgaCont/hcnt_27__i4/Q
                                          SLICE_R17C25D      CLK_TO_Q0_DELAY  0.779                  6.303  9       
vgaCont/x[4]_2                                               NET DELAY        0.882                  7.185  9       
vgaCont/hcnt_27_add_4_5/C1->vgaCont/hcnt_27_add_4_5/S1
                                          SLICE_R16C25C      C1_TO_F1_DELAY   0.266                  7.451  1       
vgaCont/n45[4]                                               NET DELAY        0.934                  8.385  1       
vgaCont/i1_2_lut_adj_42/B->vgaCont/i1_2_lut_adj_42/Z
                                          SLICE_R17C25D      D0_TO_F0_DELAY   0.252                  8.637  1       
vgaCont/x_9__N_1[4]                                          NET DELAY        0.000                  8.637  1       
vgaCont/hcnt_27__i4/D                                        ENDPOINT         0.000                  8.637  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"hf_osc/CLKHF",
        "phy_name":"hf_osc/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vgaCont/hcnt_27__i4/CK",
        "phy_name":"vgaCont.SLICE_13/CLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/int_osc",
            "phy_name":"int_osc"
        },
        "arrive":3.002,
        "delay":3.002
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.002,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":3.152,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pll_inst/lscc_pll_inst/vgaclk_c",
            "phy_name":"vgaclk_c"
        },
        "arrive":5.524,
        "delay":2.372
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":5.524,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
pll_inst/lscc_pll_inst/int_osc                               NET DELAY        3.002                  3.002  3       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                      0.000                  3.002  13      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                      0.150                  3.152  13      
pll_inst/lscc_pll_inst/vgaclk_c                              NET DELAY        2.372                  5.524  13      
vgaCont/hcnt_27__i4/CK                                       CLOCK PIN        0.000                  5.524  1       
                                                             Uncertainty      0.000                  5.524  
                                                             Hold time        0.000                  5.524  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -5.524  
Arrival Time                                                                                         8.637  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  Timing Overview</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {    backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Physical Designer Placement Mode";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical Designer Routing Mode";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

