[{"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\.gitignore": "ASCII"}, {"E:\\FPGA\\rtl_template\\.gitignore": "ASCII"}, {"E:\\FPGA\\rtl_template\\xilinx_primitives.v": "ASCII"}, {"C:\\Users\\Kuangxin\\.gitconfig": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.sim\\sim_1\\behav\\modelsim.ini": "ASCII"}, {"C:\\modeltech_10.0a\\modelsim.ini": "ASCII"}, {"C:\\modeltech64_10.1c\\modelsim.ini": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_tx_ctrl.sv": "ASCII"}, {"E:\\FPGA\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_gt_frame_check.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\tob_tb.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart.sv": "ASCII"}, {"E:\\FPGA\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_exdes.v": "ASCII"}, {"E:\\FPGA\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.srcs\\sim_1\\imports\\simulation\\serdes_tb.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.sim\\sim_1\\behav\\top_tb_simulate.do": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.sim\\sim_3\\behav\\top_tb_compile.do": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\top.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart_user.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\SystemVerilog.sublime-settings": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart_rx.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\dac_if.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\top.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilog_completion.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilog_module.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\verilogutil\\verilogutil.py": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\User\\Default (Windows).sublime-keymap": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\uart_tb.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_tx_ctrl_tb.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_rx_ctrl.sv": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_tx_ctrl.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.srcs\\sources_1\\new\\serdes_tx_ctrl1.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\User\\Preferences.sublime-settings": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\comment_short.sublime-snippet": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\comment_long.sublime-snippet": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\comment_box.sublime-snippet": "ASCII"}, {"H:\\sublimesystemverilog\\Snippets\\initial.sublime-snippet": "ASCII"}, {"H:\\serdes_tx_ctrl.sv": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes\\example_design\\gt_rom_init_tx.dat": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes\\example_design\\serdes_gt_frame_check.v": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\serdes_ram.veo": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\generate.sublime-snippet": "ASCII"}, {"D:\\BaiduYunDownload\\Sublime Text 2\\Sublime Text 2\\Packages\\Verilog\\Snippets\\generate.tmSnippet": "ASCII"}, {"G:\\\u8f6f\u4ef6\u5b89\u88c5\u5305\\\u5e38\u7528\u8f6f\u4ef6\\Sublime Text 2\\Packages\\Verilog\\Snippets\\always_async.tmSnippet": "ASCII"}, {"G:\\\u8f6f\u4ef6\u5b89\u88c5\u5305\\\u5e38\u7528\u8f6f\u4ef6\\Sublime Text 2\\Packages\\Verilog\\Snippets\\generate.tmSnippet": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\module.sublime-snippet": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\if.sublime-snippet": "ASCII"}, {"G:\\\u8f6f\u4ef6\u5b89\u88c5\u5305\\\u5e38\u7528\u8f6f\u4ef6\\Sublime Text 2\\Packages\\Verilog\\Snippets\\if_else.tmSnippet": "ASCII"}, {"G:\\\u8f6f\u4ef6\u5b89\u88c5\u5305\\\u5e38\u7528\u8f6f\u4ef6\\Sublime Text 2\\Packages\\Verilog\\Snippets\\if.tmSnippet": "ASCII"}, {"G:\\\u8f6f\u4ef6\u5b89\u88c5\u5305\\\u5e38\u7528\u8f6f\u4ef6\\Sublime Text 2\\Packages\\Verilog\\Snippets\\begin.tmSnippet": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\begin-end.sublime-snippet": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Sublime Text 3\\Packages\\sublimesystemverilog\\Snippets\\case.sublime-snippet": "ASCII"}, {"G:\\\u8f6f\u4ef6\u5b89\u88c5\u5305\\\u5e38\u7528\u8f6f\u4ef6\\Sublime Text 2\\Packages\\Verilog\\Snippets\\case.tmSnippet": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\serdes_ram.vho": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Local\\Temp\\fifo_uart.veo": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.sim\\sim_2\\behav\\uart_tb_compile.do": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.sim\\sim_2\\behav\\uart_tb_wave.do": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.sim\\sim_2\\behav\\glbl.v": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.sim\\sim_2\\behav\\gt_rom_init_tx.dat": "ASCII"}, {"E:\\FPGA\\A7_changzhou\\changzhou.sim\\sim_2\\behav\\modelsim.ini": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes\\example_design\\serdes_exdes.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\serdes\\K7_vivado_serdes_x4\\serdes_exdes.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_exdes.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes.v": "ASCII"}, {"E:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sim_1\\imports\\simulation\\functional\\gt_rom_init_tx.dat": "ASCII"}, {"E:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\gt_rom_init_tx.dat": "ASCII"}, {"E:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sim_1\\imports\\simulation\\functional\\gt_rom_init_rx.dat": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sim_1\\imports\\simulation\\serdes_tb.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_gt_frame_check.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\serdes_gt_frame_gen.v": "ASCII"}, {"E:\\FPGA\\rtl_template\\mac\\gmac_if.v": "ASCII"}, {"E:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\imports\\example_design\\gt_rom_init_rx.dat": "ASCII"}, {"C:\\Users\\Kuangxin\\AppData\\Roaming\\Xilinx\\Vivado\\debug_nets.ltx": "ASCII"}, {"E:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.runs\\impl_1\\debug_nets.ltx": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes.xdc": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\constrs_1\\imports\\example_design\\serdes_exdes.xdc": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes\\example_design\\serdes_sync_block.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes_init.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes\\example_design\\serdes_rx_startup_fsm.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes_multi_gt.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes_support.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes\\example_design\\serdes_tx_startup_fsm.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes_gt.v": "ASCII"}, {"E:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\Vivado_2016_0317_18bit\\V7_585_xpr.srcs\\sources_1\\rtl_723\\Beamf_top.sv": "GB2312"}, {"E:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\Vivado_2016_0317_18bit\\V7_585_xpr.srcs\\sources_1\\rtl_723\\beamrecv.sv": "ASCII"}, {"E:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.runs\\impl_1\\debug_nets.ltx": "ASCII"}, {"C:\\Users\\Kuangxin\\Documents\\python\\print_increase.py": "ASCII"}, {"C:\\Users\\Kuangxin\\Documents\\python\\bin2hex.py": "ASCII"}, {"C:\\Users\\Kuangxin\\Documents\\python\\creat license.py": "ASCII"}, {"C:\\Users\\Kuangxin\\Documents\\python\\kkxxai.py": "ASCII"}, {"C:\\Users\\Kuangxin\\Documents\\python\\kkxx.py": "ASCII"}, {"C:\\Users\\Kuangxin\\Documents\\python\\row_data.py": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\serdes\\serdes_ooc.xdc": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\vio_0\\vio_0_ooc.xdc": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\ila_1\\ila_1_ooc.xdc": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\ila_0\\ila_0_ooc.xdc": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\clk_wiz_0\\clk_wiz_0.veo": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\ila_0\\ila_v6_0\\constraints\\ila.xdc": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\ila_0\\ila_0_ooc.xdc": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.srcs\\constrs_1\\imports\\example_design\\serdes_exdes.xdc": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\vio_0\\synth\\vio_0.v": "ASCII"}, {"e:\\FPGA\\yangzhou_signaldetect2\\FPGA_PRJ\\K7_serdes\\serdes_example\\serdes_example\\serdes_example.srcs\\sources_1\\ip\\vio_0\\vio_0_ooc.xdc": "ASCII"}]