<root><simulation><result_generated_time />2023-05-24 00:52:24<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 589824, 'I': 65536, 'O': 50176}<total_data_reuse />{'W': 196, 'I': 1764.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'OY_8']}, {'Row': ['FX_2', 'FY_2', 'OX_8']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [144, 1, 1], 'I': [576, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OX', 2)]], [[('C', 16)], [('FX', 3), ('FY', 3)]], [], []]<I />[[], [[('C', 16), ('OY', 2)], [('FX', 3), ('FY', 3), ('OX', 2)]], [], []]<O />[[[('C', 16)], [('FX', 3), ('FY', 3)]], [[('OY', 2)], [('OX', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 64), ('OY', 7), ('OX', 7)], [('K', 4), ('C', 16)], []]<I />[[('K', 64), ('OY', 7), ('OX', 7), ('K', 4)], [('C', 16)], []]<O />[[('K', 64)], [('OY', 7), ('OX', 7), ('K', 4), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 49, 1, 1], 'I': [2.25, 784.0, 1.0, 1.0], 'O': [144.0, 1, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [512, 4718592, 4718592], 'I': [392, 524288, 524288], 'O': [512, 401408, 401408], 'O_partial': [512, 401408, 0], 'O_final': [0, 0, 401408]}<actual_mem_utilization_individual />{'W': [1.0, 0.14, 0.0], 'I': [0.77, 0.02, 0.0], 'O': [1.0, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.17, 0.0], 'I': [0.77, 0.17, 0.0], 'O': [1.0, 0.17, 0.0]}<effective_mem_size_bit />{'W': [512, 1179648, 4718592], 'I': [392, 32768, 524288], 'O': [8, 401408, 401408], 'O_partial': [8, 401408, 0], 'O_final': [0, 0, 401408]}<total_unit_count />{'W': [576, 144, 1, 1], 'I': [576, 576, 1, 1], 'O': [576, 4, 1, 1]}<unique_unit_count />{'W': [144, 144, 1, 1], 'I': [256, 256, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [2.25, 2.25, 1.0, 1.0], 'O': [144.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[28901376, 589824], [589824, 589824], [589824, 0]]<I />[[1806336, 147456], [65536, 65536], [65536, 0]]<O />[[(752640, 802816), (802816, 752640)], [(752640, 802816), (50176, 0)], [(0, 50176), (0, 0)]]<O_partial />[[(752640, 802816), (802816, 752640)], [(752640, 802816), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (50176, 0)], [(0, 50176), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[3612672, 73728], [9216, 9216], [2304, 0]]<I />[[225792, 18432], [1024, 1024], [256, 0]]<O />[[(94080, 100352), (100352, 94080)], [(11760, 12544), (784, 0)], [(0, 196), (0, 0)]]<O_partial />[([94080, 100352], [100352, 94080]), ([11760, 12544], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [784, 0]), ([0, 196], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />89915392</mac_count></basic_info><energy><total_energy />257219047.1<mem_energy_breakdown><W />[1240.8, 1826.5, 3068.6]<I />[82.6, 202.9, 341.0]<O />[136.2, 2486.1, 261.0]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />4495769.6<total />257209401.29999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5224<utilization_without_data_loading />0.5487<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.9286<mac_utilize_temporal_without_data_loading />0.9755</mac_array_utilization><latency><latency_cycle_with_data_loading />216128<latency_cycle_without_data_loading />205744<ideal_computing_cycle />200704<data_loading><load_cycle_total />10384<load_cycle_individual />{'W': [144, 9216, 0], 'I': [196, 1024, 0]}<load_cycle_combined />{'W': 9216, 'I': 1024}</data_loading><mem_stalling><mem_stall_cycle_total />5040<mem_stall_cycle_individual />{'W': [[-200703], [-3528, 5040], [-200704, -200704]], 'I': [[-200703], [-46950, -44100], [-200704, -200704]], 'O': [[-200704], [-175616, -188160], [-199920, -200508]]}<mem_stall_cycle_shared />{'W': [[-200703], [-3528, 5040], [0, 0]], 'I': [[-200703], [-46950, 5040], [0, 0]], 'O': [[-200704], [-175616, -188160], [-199920, -200508]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 4718592, 4718592], 'I': [392, 524288, 524288], 'O': [512, 401408, 401408], 'O_partial': [512, 401408, 0], 'O_final': [0, 0, 401408]}<data_size_each_level_total />{'W': [73728, 4718592, 4718592], 'I': [100352, 524288, 524288], 'O': [2048, 401408, 401408]}<loop_cycles_each_level />{'W': [3136, 200704, 200704], 'I': [12544, 200704, 200704], 'O': [64, 200704, 200704]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [4, 1, 1], 'O': [1, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [23.5, 23.5], [23.5, 23.5]], 'I': [[8.0, 0.0], [8.0, 2.6], [2.6, 2.6]], 'O': [[8.0, 8.0], [32.0, 2.0], [2.0, 2.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1152.0, 23.5], [23.5, 23.5]], 'I': [[8.0, 0.1], [32.0, 2.6], [2.6, 2.6]], 'O': [[8.0, 8.0], [32.0, 32.0], [32.0, 2.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1152.0, 23.5], [23.5, 0]], 'I': [[8.0, 0.1], [32.0, 2.6], [2.6, 0]], 'O': [[8.0, 8.0], [32.0, 2.0], [2.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1218.0, 58.1], [26.1, 2.0]], 'I': [[8.0, 0.1], [1218.0, 58.1], [26.1, 2.0]], 'O': [[8.0, 8.0], [1218.0, 58.1], [26.1, 2.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 200704], [64, 3136, 64], [200704, 200704, 1]], 'I': [[1, 1, 200704], [3136, 12544, 16], [200704, 200704, 1]], 'O': [[1, 1, 200704], [64, 64, 3136], [200704, 200704, 1]]}<trans_time_real />{'W': [[0, 1, 200704], [[8, 3136, 64], [144, 3136, 64]], [[9216, 200704, 1], [2304, 200704, 1]]], 'I': [[0, 1, 200704], [[6, 12544, 16], [196, 12544, 16]], [[1024, 200704, 1], [256, 200704, 1]]], 'O': [[0, 1, 200704], [[8, 64, 3136], [4, 64, 3136]], [[784, 200704, 1], [196, 200704, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, 80], [-191488, -198400]], 'I': [[-1], [-3130, -2940], [-199680, -200448]], 'O': [[-1], [-56, -60], [-199920, -200508]]}<single_stall_count />{'W': [200703, 63, 0], 'I': [200703, 15, 0], 'O': [200704, 3136, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [4032, 0], 'I': [2940, 0], 'O': [25088, 784]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-168644, -200704], [-175616, -199920]], 1: [[-200704, -200704], [-199920, -200704]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.8<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>