`timescale 1ns / 1ps

module myAND(
    input a,
    input b,
    output out
    );
    
    and a0 (out,a,b);

endmodule
