##==================================================
# Synplify project file generated by 'edk2syn'
##==================================================

#TCL Variables 
set SYN_DIR .
set XMP_DIR ..
run_tcl $SYN_DIR/syn.tcl 
set XILINX_EDK $env(XILINX_EDK)
set EDK_PCORES_DIR $XILINX_EDK/hw/XilinxProcessorIPLib/pcores

#add_file options

# Core Name = microblaze, Core Instance = microblaze_0, Core Version = 6.00.b
# An encrypted file found. Definition file added below if needed.
add_file -xilinx "$XMP_DIR/implementation/microblaze_0_wrapper.ngc"

# Core Name = opb_v20, Core Instance = mb_opb, Core Version = 1.10.c
add_file -lib proc_utils_v1_00_a -vhdl "$EDK_PCORES_DIR/proc_utils_v1_00_a/hdl/vhdl/conv_funs_pkg.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/family.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/conv_funs_pkg.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/addsub.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/counter.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/eval_timer.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg2.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/or_bits.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pselect.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pselect_mask.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd"
add_file -lib interrupt_control_v1_00_a -vhdl "$EDK_PCORES_DIR/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd"
add_file -lib wrpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd"
add_file -lib wrpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd"
add_file -lib wrpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd"
add_file -lib wrpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd"
add_file -lib rdpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd"
add_file -lib rdpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd"
add_file -lib rdpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd"
add_file -lib opb_ipif_v3_01_a -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_a/hdl/vhdl/reset_mir.vhd"
add_file -lib opb_ipif_v3_01_a -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr.vhd"
add_file -lib opb_ipif_v3_01_a -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_a/hdl/vhdl/opb_flex_addr_cntr.vhd"
add_file -lib opb_ipif_v3_01_a -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr_reg.vhd"
add_file -lib opb_ipif_v3_01_a -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_a/hdl/vhdl/opb_be_gen.vhd"
add_file -lib opb_ipif_v3_01_a -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_a/hdl/vhdl/srl_fifo3.vhd"
add_file -lib opb_ipif_v3_01_a -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_a/hdl/vhdl/write_buffer.vhd"
add_file -lib opb_ipif_v3_01_a -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd"
add_file -lib opb_ipif_v3_01_a -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/opb_arb_pkg.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/or_muxcy.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/mux_onehot.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/or_bits.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/or_gate.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/priority_reg.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/onehot2encoded.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/arbitration_logic.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/park_lock_logic.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/watchdog_timer.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/arb2bus_data_mux.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/control_register_logic.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/ipif_regonly_slave.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/priority_register_logic.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/opb_arbiter_core.vhd"
add_file -lib opb_arbiter_v1_02_e -vhdl "$EDK_PCORES_DIR/opb_arbiter_v1_02_e/hdl/vhdl/opb_arbiter.vhd"
add_file -lib opb_v20_v1_10_c -vhdl "$EDK_PCORES_DIR/opb_v20_v1_10_c/hdl/vhdl/opb_v20.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/mb_opb_wrapper.vhd"

# Core Name = opb_mdm, Core Instance = debug_module, Core Version = 2.00.a
add_file -lib proc_common_v1_00_c -vhdl "$EDK_PCORES_DIR/proc_common_v1_00_c/hdl/vhdl/pselect.vhd"
add_file -lib proc_common_v1_00_c -vhdl "$EDK_PCORES_DIR/proc_common_v1_00_c/hdl/vhdl/family.vhd"
add_file -lib opb_mdm_v2_00_a -vhdl "$EDK_PCORES_DIR/opb_mdm_v2_00_a/hdl/vhdl/bscan_virtex.vhd"
add_file -lib opb_mdm_v2_00_a -vhdl "$EDK_PCORES_DIR/opb_mdm_v2_00_a/hdl/vhdl/srl_fifo.vhd"
add_file -lib opb_mdm_v2_00_a -vhdl "$EDK_PCORES_DIR/opb_mdm_v2_00_a/hdl/vhdl/jtag_control.vhd"
add_file -lib opb_mdm_v2_00_a -vhdl "$EDK_PCORES_DIR/opb_mdm_v2_00_a/hdl/vhdl/mdm_core.vhd"
add_file -lib opb_mdm_v2_00_a -vhdl "$EDK_PCORES_DIR/opb_mdm_v2_00_a/hdl/vhdl/mdm.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/debug_module_wrapper.vhd"

# Core Name = lmb_v10, Core Instance = ilmb, Core Version = 1.00.a
add_file -lib lmb_v10_v1_00_a -vhdl "$EDK_PCORES_DIR/lmb_v10_v1_00_a/hdl/vhdl/lmb_v10.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/ilmb_wrapper.vhd"

# Core Name = lmb_v10, Core Instance = dlmb, Core Version = 1.00.a
#Exists# add_file -lib lmb_v10_v1_00_a -vhdl "$EDK_PCORES_DIR/lmb_v10_v1_00_a/hdl/vhdl/lmb_v10.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/dlmb_wrapper.vhd"

# Core Name = lmb_bram_if_cntlr, Core Instance = dlmb_cntlr, Core Version = 2.00.a
add_file -lib proc_common_v1_00_c -vhdl "$EDK_PCORES_DIR/proc_common_v1_00_c/hdl/vhdl/pselect_mask.vhd"
add_file -lib lmb_bram_if_cntlr_v2_00_a -vhdl "$EDK_PCORES_DIR/lmb_bram_if_cntlr_v2_00_a/hdl/vhdl/lmb_bram_if_cntlr.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/dlmb_cntlr_wrapper.vhd"

# Core Name = lmb_bram_if_cntlr, Core Instance = ilmb_cntlr, Core Version = 2.00.a
#Exists# add_file -lib proc_common_v1_00_c -vhdl "$EDK_PCORES_DIR/proc_common_v1_00_c/hdl/vhdl/pselect_mask.vhd"
#Exists# add_file -lib lmb_bram_if_cntlr_v2_00_a -vhdl "$EDK_PCORES_DIR/lmb_bram_if_cntlr_v2_00_a/hdl/vhdl/lmb_bram_if_cntlr.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/ilmb_cntlr_wrapper.vhd"

# Core Name = bram_block, Core Instance = lmb_bram, Core Version = 1.00.a
add_file -lib lmb_bram_elaborate_v1_00_a -vhdl "$XMP_DIR/hdl/elaborate/lmb_bram_elaborate_v1_00_a/hdl/vhdl/lmb_bram_elaborate.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/lmb_bram_wrapper.vhd"

# Core Name = opb_uartlite, Core Instance = rs232_uart_1, Core Version = 1.00.b
add_file -lib common_v1_00_a -vhdl "$EDK_PCORES_DIR/common_v1_00_a/hdl/vhdl/pselect.vhd"
add_file -lib opb_uartlite_v1_00_b -vhdl "$EDK_PCORES_DIR/opb_uartlite_v1_00_b/hdl/vhdl/baudrate.vhd"
add_file -lib opb_uartlite_v1_00_b -vhdl "$EDK_PCORES_DIR/opb_uartlite_v1_00_b/hdl/vhdl/srl_fifo.vhd"
add_file -lib opb_uartlite_v1_00_b -vhdl "$EDK_PCORES_DIR/opb_uartlite_v1_00_b/hdl/vhdl/opb_uartlite_rx.vhd"
add_file -lib opb_uartlite_v1_00_b -vhdl "$EDK_PCORES_DIR/opb_uartlite_v1_00_b/hdl/vhdl/opb_uartlite_tx.vhd"
add_file -lib opb_uartlite_v1_00_b -vhdl "$EDK_PCORES_DIR/opb_uartlite_v1_00_b/hdl/vhdl/opb_uartlite_core.vhd"
add_file -lib opb_uartlite_v1_00_b -vhdl "$EDK_PCORES_DIR/opb_uartlite_v1_00_b/hdl/vhdl/opb_uartlite.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/rs232_uart_1_wrapper.vhd"

# Core Name = mch_opb_ddr, Core Instance = ddr_512mb_64mx64_rank2_row13_col10_cl2_5, Core Version = 1.00.c
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/family.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/family_support.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/compare_vectors_f.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/counter.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/pselect.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd"
add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/mux_onehot_f.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd"
#Exists# add_file -lib proc_common_v2_00_a -vhdl "$EDK_PCORES_DIR/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd"
#Exists# add_file -lib interrupt_control_v1_00_a -vhdl "$EDK_PCORES_DIR/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd"
#Exists# add_file -lib wrpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd"
#Exists# add_file -lib wrpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd"
#Exists# add_file -lib wrpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd"
#Exists# add_file -lib wrpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd"
#Exists# add_file -lib rdpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd"
#Exists# add_file -lib rdpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd"
#Exists# add_file -lib rdpfifo_v1_01_b -vhdl "$EDK_PCORES_DIR/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd"
add_file -lib opb_ipif_v3_01_c -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_c/hdl/vhdl/reset_mir.vhd"
add_file -lib opb_ipif_v3_01_c -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_c/hdl/vhdl/brst_addr_cntr.vhd"
add_file -lib opb_ipif_v3_01_c -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_c/hdl/vhdl/opb_flex_addr_cntr.vhd"
add_file -lib opb_ipif_v3_01_c -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_c/hdl/vhdl/brst_addr_cntr_reg.vhd"
add_file -lib opb_ipif_v3_01_c -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_c/hdl/vhdl/opb_be_gen.vhd"
add_file -lib opb_ipif_v3_01_c -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_c/hdl/vhdl/srl_fifo3.vhd"
add_file -lib opb_ipif_v3_01_c -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_c/hdl/vhdl/write_buffer.vhd"
add_file -lib opb_ipif_v3_01_c -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd"
add_file -lib opb_ipif_v3_01_c -vhdl "$EDK_PCORES_DIR/opb_ipif_v3_01_c/hdl/vhdl/opb_ipif.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/access_buffer.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/readdata_buffer.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/addr_be_gen.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/ipic_logic.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/chnl_logic.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_interface.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/timeout_cntr.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/ipic_pipe.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/addr_data_mux_demux.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/arbitration_logic.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/opb_retry_toutsup.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/arb_mux_demux.vhd"
add_file -lib mch_opb_ipif_v1_00_e -vhdl "$EDK_PCORES_DIR/mch_opb_ipif_v1_00_e/hdl/vhdl/mch_opb_ipif.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/init_statemachine.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/counters.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/command_statemachine.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/data_statemachine.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/write_async_fifo.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/fifo_read_control.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/reg_unreg.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/io_registers.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/ipic_pipe.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/ipic_if.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/read_data_path.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/multiple_datawidth.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/clock_gen.vhd"
add_file -lib ddr_v2_01_c -vhdl "$EDK_PCORES_DIR/ddr_v2_01_c/hdl/vhdl/ddr_controller.vhd"
add_file -lib mch_opb_ddr_v1_00_c -vhdl "$EDK_PCORES_DIR/mch_opb_ddr_v1_00_c/hdl/vhdl/mch_opb_ddr.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.vhd"

# Core Name = util_vector_logic, Core Instance = sysclk_inv, Core Version = 1.00.a
add_file -lib util_vector_logic_v1_00_a -vhdl "$EDK_PCORES_DIR/util_vector_logic_v1_00_a/hdl/vhdl/util_vector_logic.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/sysclk_inv_wrapper.vhd"

# Core Name = util_vector_logic, Core Instance = clk90_inv, Core Version = 1.00.a
#Exists# add_file -lib util_vector_logic_v1_00_a -vhdl "$EDK_PCORES_DIR/util_vector_logic_v1_00_a/hdl/vhdl/util_vector_logic.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/clk90_inv_wrapper.vhd"

# Core Name = util_vector_logic, Core Instance = ddr_clk90_inv, Core Version = 1.00.a
#Exists# add_file -lib util_vector_logic_v1_00_a -vhdl "$EDK_PCORES_DIR/util_vector_logic_v1_00_a/hdl/vhdl/util_vector_logic.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/ddr_clk90_inv_wrapper.vhd"

# Core Name = dcm_module, Core Instance = dcm_0, Core Version = 1.00.c
add_file -lib dcm_module_v1_00_c -vhdl "$EDK_PCORES_DIR/dcm_module_v1_00_c/hdl/vhdl/dcm_module.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/dcm_0_wrapper.vhd"

# Core Name = dcm_module, Core Instance = dcm_1, Core Version = 1.00.c
#Exists# add_file -lib dcm_module_v1_00_c -vhdl "$EDK_PCORES_DIR/dcm_module_v1_00_c/hdl/vhdl/dcm_module.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/dcm_1_wrapper.vhd"

# Core Name = fsl_v20, Core Instance = aes_accel_0_to_microblaze_0, Core Version = 2.10.a
add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_srlfifo.vhd"
add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_sync_bram.vhd"
add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_sync_dpram.vhd"
add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/sync_fifo.vhd"
add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/async_fifo.vhd"
add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/async_fifo_bram.vhd"
add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/fsl_v20.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/aes_accel_0_to_microblaze_0_wrapper.vhd"

# Core Name = aes_accel, Core Instance = aes_accel_0, Core Version = 1.00.a
add_file -lib aes_accel_v1_00_a -verilog "$XMP_DIR/pcores/aes_accel_v1_00_a/hdl/verilog/aes_accel.v"
add_file -lib aes_accel_v1_00_a -verilog "$XMP_DIR/pcores/aes_accel_v1_00_a/hdl/verilog/fifo_rd_32_to_128.v"
add_file -lib aes_accel_v1_00_a -verilog "$XMP_DIR/pcores/aes_accel_v1_00_a/hdl/verilog/fifo_wr_128_to_32.v"
add_file -lib aes_accel_v1_00_a -verilog "$XMP_DIR/pcores/aes_accel_v1_00_a/hdl/verilog/aes_cipher_top.v"
add_file -lib aes_accel_v1_00_a -verilog "$XMP_DIR/pcores/aes_accel_v1_00_a/hdl/verilog/aes_key_expand_128.v"
add_file -lib aes_accel_v1_00_a -verilog "$XMP_DIR/pcores/aes_accel_v1_00_a/hdl/verilog/aes_rcon.v"
add_file -lib aes_accel_v1_00_a -verilog "$XMP_DIR/pcores/aes_accel_v1_00_a/hdl/verilog/aes_sbox.v"
add_file -lib work -verilog "$XMP_DIR/hdl/aes_accel_0_wrapper.v"

# Core Name = fsl_v20, Core Instance = microblaze_0_to_aes_accel_0, Core Version = 2.10.a
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_srlfifo.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_sync_bram.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_sync_dpram.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/sync_fifo.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/async_fifo.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/async_fifo_bram.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/fsl_v20.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/microblaze_0_to_aes_accel_0_wrapper.vhd"

# Core Name = fsl_v20, Core Instance = tlb_bram_0_to_microblaze_0, Core Version = 2.10.a
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_srlfifo.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_sync_bram.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_sync_dpram.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/sync_fifo.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/async_fifo.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/async_fifo_bram.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/fsl_v20.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/tlb_bram_0_to_microblaze_0_wrapper.vhd"

# Core Name = tlb_bram, Core Instance = tlb_bram_0, Core Version = 1.00.a
add_file -lib tlb_bram_v1_00_a -verilog "$XMP_DIR/pcores/tlb_bram_v1_00_a/hdl/verilog/tlb_bram.v"
add_file -lib tlb_bram_v1_00_a -verilog "$XMP_DIR/pcores/tlb_bram_v1_00_a/hdl/verilog/smem.v"
add_file -lib work -verilog "$XMP_DIR/hdl/tlb_bram_0_wrapper.v"

# Core Name = fsl_v20, Core Instance = microblaze_0_to_tlb_bram_0, Core Version = 2.10.a
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_srlfifo.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_sync_bram.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/gen_sync_dpram.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/sync_fifo.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/async_fifo.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/async_fifo_bram.vhd"
#Exists# add_file -lib fsl_v20_v2_10_a -vhdl "$EDK_PCORES_DIR/fsl_v20_v2_10_a/hdl/vhdl/fsl_v20.vhd"
add_file -lib work -vhdl "$XMP_DIR/hdl/microblaze_0_to_tlb_bram_0_wrapper.vhd"

# Top level HDL file(s)
add_file -lib work -vhdl "$SYN_DIR/system.vhd"

# SDC, UCF, OPT files
add_file -constraint "$SYN_DIR/synplify.sdc"
add_file -ucf "$XMP_DIR/data/system.ucf"
add_file -xflow "$SYN_DIR/fast_runtime.opt"
add_file "$SYN_DIR/rev_1/par_1/system.bmm" 

#implementation: rev_1
impl -add rev_1

#device options 
set_option -technology virtex2p
set_option -part xc2vp30
set_option -package ff896
set_option -speed_grade -7

#compilation/mapping options 
set_option -frequency 100
set_option -top_module system
set_option -library_path "$XMP_DIR/pcores;$SYN_DIR;../../../"
set_option -include_path "$XMP_DIR/pcores;$SYN_DIR;../../../"
set_option -dup 0

#par_1 attributes 
set_option -job par_1 -add par
set_option -job par_1 -option enable_run 1 
set_option -job par_1 -option run_backannotation 1 
set_option -job par_1 -option option_file fast_runtime.opt 

#set result format/file last 
project -result_file "rev_1/system.edf"

#user/ini options 
set_option -vlog_std v2001
set_option -vendor_xcompatible_mode 1

impl -active "rev_1"



