<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AXI4Stream XUS VirtualTDL: Behavioral Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AXI4Stream XUS VirtualTDL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html">tb_AXI4Stream_XUS_VirtualTDLWrapper</a></li><li class="navelem"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html">Behavioral</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">Behavioral Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:ac5bb218131b813f7908ec89476b31fca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ac5bb218131b813f7908ec89476b31fca">clk_process</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:abb6372882d52b78b5d5d9ce9ec1d7774"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#abb6372882d52b78b5d5d9ce9ec1d7774">AsyncInput_process</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:a0b8fb7ca6216b26c45a3ae388c361fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a0b8fb7ca6216b26c45a3ae388c361fea">reset_process</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:ae87e95a87aced4b8f90cc9e41245a532"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae87e95a87aced4b8f90cc9e41245a532">AXI4Stream_XUS_VirtualTDLWrapper</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html">&lt;Entity AXI4Stream_XUS_VirtualTDLWrapper&gt; </a></em></td></tr>
<tr class="memdesc:ae87e95a87aced4b8f90cc9e41245a532"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu...">AXI4Stream_XUS_VirtualTDLWrapper</a> is the Device Under Test.  <a href="#ae87e95a87aced4b8f90cc9e41245a532"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:af067f310ac2a52d557e3e7f872a545b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af067f310ac2a52d557e3e7f872a545b3">CLK_PERIOD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a680f1f28fa94f8b74139bfb11fc49c2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a680f1f28fa94f8b74139bfb11fc49c2e">ASYNCINPUT_PERIOD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a36d890ea44b2c102f43a7ce375fb3a17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a36d890ea44b2c102f43a7ce375fb3a17">TYPE_TDL_ARRAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><a class="el" href="class_local_package___t_d_l.html#a05818f2c311c2993c2a34552a0558014">CO_VS_O_ARRAY_STRING</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; C &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a36d890ea44b2c102f43a7ce375fb3a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">CO vs O Sampling.  <a href="#a36d890ea44b2c102f43a7ce375fb3a17"></a><br /></td></tr>
<tr class="memitem:a99a974d7c0b8f849f7c08056555f55f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a99a974d7c0b8f849f7c08056555f55f2">DEBUG_MODE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a99a974d7c0b8f849f7c08056555f55f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">It allows us to choose the valid by port if it is true.  <a href="#a99a974d7c0b8f849f7c08056555f55f2"></a><br /></td></tr>
<tr class="memitem:a27961deb3d6036e9fb2115d9df0f4285"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a27961deb3d6036e9fb2115d9df0f4285">SIM_VS_IMP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">To</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; SIM &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a27961deb3d6036e9fb2115d9df0f4285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simulation or Implementation.  <a href="#a27961deb3d6036e9fb2115d9df0f4285"></a><br /></td></tr>
<tr class="memitem:a45251905a5f84101aad1411d9a15e2bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a45251905a5f84101aad1411d9a15e2bd">FILE_PATH_NAME_CO_DELAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; /home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/CO_Delay.txt &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a45251905a5f84101aad1411d9a15e2bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Path of the .txt file that contains the CO delays for Simulation.  <a href="#a45251905a5f84101aad1411d9a15e2bd"></a><br /></td></tr>
<tr class="memitem:a8531634a51e59b9896ab2e4e67398c88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a8531634a51e59b9896ab2e4e67398c88">FILE_PATH_NAME_O_DELAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; /home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/O_Delay.txt &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8531634a51e59b9896ab2e4e67398c88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Path of the .txt file that contains the O delays for Simulation.  <a href="#a8531634a51e59b9896ab2e4e67398c88"></a><br /></td></tr>
<tr class="memitem:a2e13bf46aee2ee0f08d017b30060713d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e13bf46aee2ee0f08d017b30060713d">NUMBER_OF_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2e13bf46aee2ee0f08d017b30060713d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of TDL in parallel.  <a href="#a2e13bf46aee2ee0f08d017b30060713d"></a><br /></td></tr>
<tr class="memitem:aef369d1571c0eb94629961778dcfb89c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aef369d1571c0eb94629961778dcfb89c">NUM_TAP_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aef369d1571c0eb94629961778dcfb89c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits of Tapped Delay-Line (number of buffers in the TDL)  <a href="#aef369d1571c0eb94629961778dcfb89c"></a><br /></td></tr>
<tr class="memitem:af239a5fe2e476d1587542ca8e98222a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af239a5fe2e476d1587542ca8e98222a6">BUFFERING_STAGE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af239a5fe2e476d1587542ca8e98222a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffering stage for the valid synch, it allows us to align the data and the corresponding valid to the same clock pulse.  <a href="#af239a5fe2e476d1587542ca8e98222a6"></a><br /></td></tr>
<tr class="memitem:aa2edd351f33aa33cfa133aa7592cee76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aa2edd351f33aa33cfa133aa7592cee76">MIN_VALID_TAP_POS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">NATURAL</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa2edd351f33aa33cfa133aa7592cee76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimal position inside SampledTaps used by ValidPositionTap to extract the valid (MIN = LOW that is RIGHT attribute downto vect)  <a href="#aa2edd351f33aa33cfa133aa7592cee76"></a><br /></td></tr>
<tr class="memitem:aae833d5ffa7c2120bd3a51e8f2c570dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aae833d5ffa7c2120bd3a51e8f2c570dc">STEP_VALID_TAP_POS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aae833d5ffa7c2120bd3a51e8f2c570dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Step used between MAX_VALID_TAP_POS and MIM_VALID_POS for assigned ValidPositionTap.  <a href="#aae833d5ffa7c2120bd3a51e8f2c570dc"></a><br /></td></tr>
<tr class="memitem:a2d40cd0e07298b9b08f566a52b2201be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2d40cd0e07298b9b08f566a52b2201be">MAX_VALID_TAP_POS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">NATURAL</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2d40cd0e07298b9b08f566a52b2201be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximal position inside SampledTaps used by ValidPositionTap to extract the valid (MAX = HIGH that is LEFT attribute downto vect)  <a href="#a2d40cd0e07298b9b08f566a52b2201be"></a><br /></td></tr>
<tr class="memitem:a089ca27d515831f15c5c480d68dc4fc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a089ca27d515831f15c5c480d68dc4fc8">VALID_POSITION_TAP_INIT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a089ca27d515831f15c5c480d68dc4fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initial position along the TDL from which we want to extract the valid in case of *DEBUG_MODE= FALSE*.  <a href="#a089ca27d515831f15c5c480d68dc4fc8"></a><br /></td></tr>
<tr class="memitem:a8d263b9f8772e6fd3bfa501dcdc9aa46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a8d263b9f8772e6fd3bfa501dcdc9aa46">VALID_NUMBER_OF_TDL_INIT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8d263b9f8772e6fd3bfa501dcdc9aa46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initial number of TDL from which we want to extract the valid in case of *DEBUG_MODE= FALSE*.  <a href="#a8d263b9f8772e6fd3bfa501dcdc9aa46"></a><br /></td></tr>
<tr class="memitem:a49fc3802854ad42a9bbe46777d3a7905"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a49fc3802854ad42a9bbe46777d3a7905">OFFSET_TAP_TDL_ARRAY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">FSET_TAP_TDL_ARRAY_TYPE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a49fc3802854ad42a9bbe46777d3a7905"><td class="mdescLeft">&#160;</td><td class="mdescRight">The TDL is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_SMP_TDL, one different for each TDL for more flexibility.  <a href="#a49fc3802854ad42a9bbe46777d3a7905"></a><br /></td></tr>
<tr class="memitem:a6b98c10ca89aa80d5e970646d47ad026"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a6b98c10ca89aa80d5e970646d47ad026">BIT_SMP_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6b98c10ca89aa80d5e970646d47ad026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits Sampled from the TDL each NUM_TAP_TDL/BIT_SMP_TDL after OFFSET_TAP_TDL, obviously equal in each TDLs. Basically it is the number of Flip Flops.  <a href="#a6b98c10ca89aa80d5e970646d47ad026"></a><br /></td></tr>
<tr class="memitem:a36da7b4b3bc0b0b2da64167f40c05249"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a36da7b4b3bc0b0b2da64167f40c05249">NUM_TAP_PRE_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a36da7b4b3bc0b0b2da64167f40c05249"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL)  <a href="#a36da7b4b3bc0b0b2da64167f40c05249"></a><br /></td></tr>
<tr class="memitem:af7309348f7a4f430c5bb267acadf6e51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af7309348f7a4f430c5bb267acadf6e51">BIT_SMP_PRE_TDL</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af7309348f7a4f430c5bb267acadf6e51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits Sampled from the PRE-TDL each NUM_TAP_PRE_TDL/BIT_SMP_PRE_TDL after OFFSET_TAP_TDL, obviously equal in each TDLs.  <a href="#af7309348f7a4f430c5bb267acadf6e51"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a79cad31eab08242b464ef1db78853046"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a79cad31eab08242b464ef1db78853046">reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a79cad31eab08242b464ef1db78853046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asyncronous system reset, active '1'.  <a href="#a79cad31eab08242b464ef1db78853046"></a><br /></td></tr>
<tr class="memitem:aedbbaf69ba8c00d9652f993df758229e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aedbbaf69ba8c00d9652f993df758229e">clk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aedbbaf69ba8c00d9652f993df758229e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TDC Sampling clock.  <a href="#aedbbaf69ba8c00d9652f993df758229e"></a><br /></td></tr>
<tr class="memitem:a37dc8e317fd023ba341347fcbc2f9eb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a37dc8e317fd023ba341347fcbc2f9eb7">AsyncInput</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a37dc8e317fd023ba341347fcbc2f9eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous input data.  <a href="#a37dc8e317fd023ba341347fcbc2f9eb7"></a><br /></td></tr>
<tr class="memitem:a7c4776bdc584935e784e9bac4303b48f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a7c4776bdc584935e784e9bac4303b48f">m00_axis_undeco_tvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7c4776bdc584935e784e9bac4303b48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Valid Uncalibrated Virtual TDL.  <a href="#a7c4776bdc584935e784e9bac4303b48f"></a><br /></td></tr>
<tr class="memitem:adcf817750655500d9a53175b559dd4ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#adcf817750655500d9a53175b559dd4ec">m00_axis_undeco_tdata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e13bf46aee2ee0f08d017b30060713d">NUMBER_OF_TDL</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a6b98c10ca89aa80d5e970646d47ad026">BIT_SMP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adcf817750655500d9a53175b559dd4ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Uncalibrated Virtual TDL.  <a href="#adcf817750655500d9a53175b559dd4ec"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a8d241393befb00ae6e57de7fcbe282c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a8d241393befb00ae6e57de7fcbe282c3">dut_axi4stream_xus_virtualtdlwrapper</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AXI4Stream_XUS_VirtualTDLWrapper</b>  <em><a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html">&lt;Entity AXI4Stream_XUS_VirtualTDLWrapper&gt;</a></em></td></tr>
<tr class="memdesc:a8d241393befb00ae6e57de7fcbe282c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instantiation of the Device Under Test.  <a href="#a8d241393befb00ae6e57de7fcbe282c3"></a><br /></td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="abb6372882d52b78b5d5d9ce9ec1d7774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6372882d52b78b5d5d9ce9ec1d7774">&#9670;&nbsp;</a></span>AsyncInput_process()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> AsyncInput_process ( ) </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>AsyncInput Process </p><p>flowchart: <a href="AsyncInput_process.svg">AsyncInput_process</a><br />[AsyncInput_process]</p> </p>

</div>
</div>
<a id="ac5bb218131b813f7908ec89476b31fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5bb218131b813f7908ec89476b31fca">&#9670;&nbsp;</a></span>clk_process()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">clk_process</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Process </p><p>flowchart: <a href="clk_process.svg">clk_process</a><br />[clock_process]</p> </p>

</div>
</div>
<a id="a0b8fb7ca6216b26c45a3ae388c361fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8fb7ca6216b26c45a3ae388c361fea">&#9670;&nbsp;</a></span>reset_process()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> reset_process ( ) </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Reset Process </p><p>flowchart: <a href="reset_process.svg">reset_process</a><br />[reset_process]</p> </p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a37dc8e317fd023ba341347fcbc2f9eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37dc8e317fd023ba341347fcbc2f9eb7">&#9670;&nbsp;</a></span>AsyncInput</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a37dc8e317fd023ba341347fcbc2f9eb7">AsyncInput</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asynchronous input data. </p>

</div>
</div>
<a id="a680f1f28fa94f8b74139bfb11fc49c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a680f1f28fa94f8b74139bfb11fc49c2e">&#9670;&nbsp;</a></span>ASYNCINPUT_PERIOD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a680f1f28fa94f8b74139bfb11fc49c2e">ASYNCINPUT_PERIOD</a> <b><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ae87e95a87aced4b8f90cc9e41245a532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87e95a87aced4b8f90cc9e41245a532">&#9670;&nbsp;</a></span>AXI4Stream_XUS_VirtualTDLWrapper</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#ae87e95a87aced4b8f90cc9e41245a532">AXI4Stream_XUS_VirtualTDLWrapper</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The <a class="el" href="class_a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper.html" title="This module basically manages the creation of a NUMBER_OF_TDL TDLs in parallel, with a NUM_TAP_TDL nu...">AXI4Stream_XUS_VirtualTDLWrapper</a> is the Device Under Test. </p>

</div>
</div>
<a id="af7309348f7a4f430c5bb267acadf6e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7309348f7a4f430c5bb267acadf6e51">&#9670;&nbsp;</a></span>BIT_SMP_PRE_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af7309348f7a4f430c5bb267acadf6e51">BIT_SMP_PRE_TDL</a> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits Sampled from the PRE-TDL each NUM_TAP_PRE_TDL/BIT_SMP_PRE_TDL after OFFSET_TAP_TDL, obviously equal in each TDLs. </p>

</div>
</div>
<a id="a6b98c10ca89aa80d5e970646d47ad026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b98c10ca89aa80d5e970646d47ad026">&#9670;&nbsp;</a></span>BIT_SMP_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a6b98c10ca89aa80d5e970646d47ad026">BIT_SMP_TDL</a> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits Sampled from the TDL each NUM_TAP_TDL/BIT_SMP_TDL after OFFSET_TAP_TDL, obviously equal in each TDLs. Basically it is the number of Flip Flops. </p>

</div>
</div>
<a id="af239a5fe2e476d1587542ca8e98222a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af239a5fe2e476d1587542ca8e98222a6">&#9670;&nbsp;</a></span>BUFFERING_STAGE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af239a5fe2e476d1587542ca8e98222a6">BUFFERING_STAGE</a> <b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Buffering stage for the valid synch, it allows us to align the data and the corresponding valid to the same clock pulse. </p>

</div>
</div>
<a id="aedbbaf69ba8c00d9652f993df758229e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbbaf69ba8c00d9652f993df758229e">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aedbbaf69ba8c00d9652f993df758229e">clk</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>TDC Sampling clock. </p>

</div>
</div>
<a id="af067f310ac2a52d557e3e7f872a545b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af067f310ac2a52d557e3e7f872a545b3">&#9670;&nbsp;</a></span>CLK_PERIOD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#af067f310ac2a52d557e3e7f872a545b3">CLK_PERIOD</a> <b><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a99a974d7c0b8f849f7c08056555f55f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99a974d7c0b8f849f7c08056555f55f2">&#9670;&nbsp;</a></span>DEBUG_MODE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a99a974d7c0b8f849f7c08056555f55f2">DEBUG_MODE</a> <b><span class="keywordtype">BOOLEAN</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TRUE</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>It allows us to choose the valid by port if it is true. </p>

</div>
</div>
<a id="a8d241393befb00ae6e57de7fcbe282c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d241393befb00ae6e57de7fcbe282c3">&#9670;&nbsp;</a></span>dut_axi4stream_xus_virtualtdlwrapper</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a8d241393befb00ae6e57de7fcbe282c3">dut_axi4stream_xus_virtualtdlwrapper</a> <b><span class="vhdlchar">AXI4Stream_XUS_VirtualTDLWrapper</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instantiation of the Device Under Test. </p>

</div>
</div>
<a id="a45251905a5f84101aad1411d9a15e2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45251905a5f84101aad1411d9a15e2bd">&#9670;&nbsp;</a></span>FILE_PATH_NAME_CO_DELAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a45251905a5f84101aad1411d9a15e2bd">FILE_PATH_NAME_CO_DELAY</a> <b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; /home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/CO_Delay.txt &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Path of the .txt file that contains the CO delays for Simulation. </p>

</div>
</div>
<a id="a8531634a51e59b9896ab2e4e67398c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8531634a51e59b9896ab2e4e67398c88">&#9670;&nbsp;</a></span>FILE_PATH_NAME_O_DELAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a8531634a51e59b9896ab2e4e67398c88">FILE_PATH_NAME_O_DELAY</a> <b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; /home/mconsonni/Utility_Ip_Core/ip-repo/AXI4-Stream_XUS_VirtualTDL/src/O_Delay.txt &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Path of the .txt file that contains the O delays for Simulation. </p>

</div>
</div>
<a id="adcf817750655500d9a53175b559dd4ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf817750655500d9a53175b559dd4ec">&#9670;&nbsp;</a></span>m00_axis_undeco_tdata</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#adcf817750655500d9a53175b559dd4ec">m00_axis_undeco_tdata</a> <b><span class="keywordtype">STD_LOGIC_VECTOR</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e13bf46aee2ee0f08d017b30060713d">NUMBER_OF_TDL</a></b> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a6b98c10ca89aa80d5e970646d47ad026">BIT_SMP_TDL</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">DOWNTO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Data Uncalibrated Virtual TDL. </p>

</div>
</div>
<a id="a7c4776bdc584935e784e9bac4303b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4776bdc584935e784e9bac4303b48f">&#9670;&nbsp;</a></span>m00_axis_undeco_tvalid</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a7c4776bdc584935e784e9bac4303b48f">m00_axis_undeco_tvalid</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Valid Uncalibrated Virtual TDL. </p>

</div>
</div>
<a id="a2d40cd0e07298b9b08f566a52b2201be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d40cd0e07298b9b08f566a52b2201be">&#9670;&nbsp;</a></span>MAX_VALID_TAP_POS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2d40cd0e07298b9b08f566a52b2201be">MAX_VALID_TAP_POS</a> <b><span class="keywordtype">NATURAL</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Maximal position inside SampledTaps used by ValidPositionTap to extract the valid (MAX = HIGH that is LEFT attribute downto vect) </p>

</div>
</div>
<a id="aa2edd351f33aa33cfa133aa7592cee76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2edd351f33aa33cfa133aa7592cee76">&#9670;&nbsp;</a></span>MIN_VALID_TAP_POS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aa2edd351f33aa33cfa133aa7592cee76">MIN_VALID_TAP_POS</a> <b><span class="keywordtype">NATURAL</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Minimal position inside SampledTaps used by ValidPositionTap to extract the valid (MIN = LOW that is RIGHT attribute downto vect) </p>

</div>
</div>
<a id="a36da7b4b3bc0b0b2da64167f40c05249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36da7b4b3bc0b0b2da64167f40c05249">&#9670;&nbsp;</a></span>NUM_TAP_PRE_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a36da7b4b3bc0b0b2da64167f40c05249">NUM_TAP_PRE_TDL</a> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">256</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits of the PRE-Tapped Delay-Line (number of buffers in the PRE-TDL) </p>

</div>
</div>
<a id="aef369d1571c0eb94629961778dcfb89c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef369d1571c0eb94629961778dcfb89c">&#9670;&nbsp;</a></span>NUM_TAP_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aef369d1571c0eb94629961778dcfb89c">NUM_TAP_TDL</a> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Bits of Tapped Delay-Line (number of buffers in the TDL) </p>

</div>
</div>
<a id="a2e13bf46aee2ee0f08d017b30060713d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e13bf46aee2ee0f08d017b30060713d">&#9670;&nbsp;</a></span>NUMBER_OF_TDL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a2e13bf46aee2ee0f08d017b30060713d">NUMBER_OF_TDL</a> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of TDL in parallel. </p>

</div>
</div>
<a id="a49fc3802854ad42a9bbe46777d3a7905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49fc3802854ad42a9bbe46777d3a7905">&#9670;&nbsp;</a></span>OFFSET_TAP_TDL_ARRAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a49fc3802854ad42a9bbe46777d3a7905">OFFSET_TAP_TDL_ARRAY</a> <b><span class="vhdlchar">FSET_TAP_TDL_ARRAY_TYPE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The TDL is sampled with an initial offset of bit with respect to the Tap step of NUM_TAP_TDL/BIT_SMP_TDL, one different for each TDL for more flexibility. </p>

</div>
</div>
<a id="a79cad31eab08242b464ef1db78853046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79cad31eab08242b464ef1db78853046">&#9670;&nbsp;</a></span>reset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a79cad31eab08242b464ef1db78853046">reset</a> <b><span class="keywordtype">STD_LOGIC</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asyncronous system reset, active '1'. </p>

</div>
</div>
<a id="a27961deb3d6036e9fb2115d9df0f4285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27961deb3d6036e9fb2115d9df0f4285">&#9670;&nbsp;</a></span>SIM_VS_IMP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a27961deb3d6036e9fb2115d9df0f4285">SIM_VS_IMP</a> <b><span class="keywordtype">STRING</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">To</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; SIM &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Simulation or Implementation. </p>

</div>
</div>
<a id="aae833d5ffa7c2120bd3a51e8f2c570dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae833d5ffa7c2120bd3a51e8f2c570dc">&#9670;&nbsp;</a></span>STEP_VALID_TAP_POS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#aae833d5ffa7c2120bd3a51e8f2c570dc">STEP_VALID_TAP_POS</a> <b><span class="keywordtype">POSITIVE</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Step used between MAX_VALID_TAP_POS and MIM_VALID_POS for assigned ValidPositionTap. </p>

</div>
</div>
<a id="a36d890ea44b2c102f43a7ce375fb3a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d890ea44b2c102f43a7ce375fb3a17">&#9670;&nbsp;</a></span>TYPE_TDL_ARRAY</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a36d890ea44b2c102f43a7ce375fb3a17">TYPE_TDL_ARRAY</a> <b><b><a class="el" href="class_local_package___t_d_l.html#a05818f2c311c2993c2a34552a0558014">CO_VS_O_ARRAY_STRING</a></b> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; C &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CO vs O Sampling. </p>

</div>
</div>
<a id="a8d263b9f8772e6fd3bfa501dcdc9aa46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d263b9f8772e6fd3bfa501dcdc9aa46">&#9670;&nbsp;</a></span>VALID_NUMBER_OF_TDL_INIT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a8d263b9f8772e6fd3bfa501dcdc9aa46">VALID_NUMBER_OF_TDL_INIT</a> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initial number of TDL from which we want to extract the valid in case of *DEBUG_MODE= FALSE*. </p>

</div>
</div>
<a id="a089ca27d515831f15c5c480d68dc4fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a089ca27d515831f15c5c480d68dc4fc8">&#9670;&nbsp;</a></span>VALID_POSITION_TAP_INIT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classtb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_1_1_behavioral.html#a089ca27d515831f15c5c480d68dc4fc8">VALID_POSITION_TAP_INIT</a> <b><span class="keywordtype">INTEGER</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">TO</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4096</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initial position along the TDL from which we want to extract the valid in case of *DEBUG_MODE= FALSE*. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/axi4stream_xus_virtualtdl/src/<a class="el" href="tb___a_x_i4_stream___x_u_s___virtual_t_d_l_wrapper_8vhd.html">tb_AXI4Stream_XUS_VirtualTDLWrapper.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
