INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Grade2/RISC_V/CPU/CPU.srcs/sources_1/CPU_CORE/CPU_IFU/pc_reg.v" into library work
INFO: [VRFC 10-311] analyzing module pc_reg
ERROR: [VRFC 10-1412] syntax error near = [D:/Grade2/RISC_V/CPU/CPU.srcs/sources_1/CPU_CORE/CPU_IFU/pc_reg.v:16]
ERROR: [VRFC 10-51] pc_addr is an unknown type [D:/Grade2/RISC_V/CPU/CPU.srcs/sources_1/CPU_CORE/CPU_IFU/pc_reg.v:16]
ERROR: [VRFC 10-1040] module pc_reg ignored due to previous errors [D:/Grade2/RISC_V/CPU/CPU.srcs/sources_1/CPU_CORE/CPU_IFU/pc_reg.v:5]
