# VLSI Circuit Design

## Environment
- Layout Rule File: `rule.drc`, `Rule.lvs`, `Rule.rce`  
- Manufacturing File: `cic018.l`(confidential)  
1. OS
- `CenterOS v6`

2. Software

|Name|Functionality|
|---|---|
|Virtuoso|Produce `*.cir`|
|HSPICE|Take `*.cir`, `.*sp` as input to model the circuit.|
|Laker|Layout and check rules of DRC, LVS, PEX|
|Matlab|Analyze the circuit with numerical data|

## hw1
- Pass Transistor, 2-1 MUX
- D Latch, D Flip-Flop
- Combinational Logic Design

## hw2
- Device, logic effort
- Delay Estimation and Optimization
- Elmore Delay Model
- Layout Effect on Diffusion Capacitance
## hw3

## hw4

## hw5
