var group__emcc__registers =
[
    [ "Register Offsets", "group___e_m_c_c___register___offsets.html", "group___e_m_c_c___register___offsets" ],
    [ "EMCC_CACHE_ID", "group___e_m_c_c___c_a_c_h_e___i_d.html", "group___e_m_c_c___c_a_c_h_e___i_d" ],
    [ "EMCC_MEMCFG", "group___e_m_c_c___m_e_m_c_f_g.html", "group___e_m_c_c___m_e_m_c_f_g" ],
    [ "EMCC_CACHE_CTRL", "group___e_m_c_c___c_a_c_h_e___c_t_r_l.html", "group___e_m_c_c___c_a_c_h_e___c_t_r_l" ],
    [ "EMCC_INVALIDATE", "group___e_m_c_c___i_n_v_a_l_i_d_a_t_e.html", "group___e_m_c_c___i_n_v_a_l_i_d_a_t_e" ],
    [ "mxc_emcc_regs_t", "group__emcc__registers.html#structmxc__emcc__regs__t", [
      [ "cache_ctrl", "group__emcc__registers.html#a002089fa9372858285691a4ac39edfe4", null ],
      [ "cache_id", "group__emcc__registers.html#a04e51ce9b7e70a026222b62533472228", null ],
      [ "invalidate", "group__emcc__registers.html#af614ad0651176983fbfa1a1b34a74932", null ],
      [ "memcfg", "group__emcc__registers.html#ad9a57081b00931fedd4cec001cb47040", null ]
    ] ]
];