# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ClockVHDL.srcs/sources_1/new/Design.vhd" \
"../../../../ClockVHDL.srcs/sim_1/new/setting_mode_tb.vhd" \

# Do not sort compile order
nosort
