<profile>

<section name = "Vivado HLS Report for 'banker_algorithm'" level="0">
<item name = "Date">Thu Mar  1 11:51:50 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">RTL_Banker_Algorithm</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.44</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8, 69, 9, 70, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6, 67, 6 ~ 16, -, -, 1 ~ 4, no</column>
<column name=" + Loop 1.1">4, 14, 4, -, -, 1 ~ 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 656, 277</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 93</column>
<column name="Register">-, -, 221, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="allocated_d0">+, 0, 197, 69, 64, 64</column>
<column name="i_1_fu_138_p2">+, 0, 14, 9, 3, 1</column>
<column name="j_1_fu_170_p2">+, 0, 11, 8, 2, 1</column>
<column name="tmp_6_fu_192_p2">+, 0, 197, 69, 64, 64</column>
<column name="tmp_8_fu_153_p2">+, 0, 20, 10, 5, 5</column>
<column name="tmp_2_fu_176_p2">-, 0, 197, 69, 64, 64</column>
<column name="tmp_7_fu_124_p2">-, 0, 20, 10, 5, 5</column>
<column name="tmp_1_fu_164_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_4_fu_187_p2">icmp, 0, 0, 32, 64, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">45, 8, 1, 8</column>
<column name="available_address0">15, 3, 2, 6</column>
<column name="available_d0">15, 3, 64, 192</column>
<column name="i_reg_77">9, 2, 3, 6</column>
<column name="j_reg_88">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="allocated_addr_reg_214">4, 0, 4, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="available_addr_reg_232">2, 0, 2, 0</column>
<column name="available_load_reg_244">64, 0, 64, 0</column>
<column name="i_1_reg_209">3, 0, 3, 0</column>
<column name="i_reg_77">3, 0, 3, 0</column>
<column name="j_1_reg_227">2, 0, 2, 0</column>
<column name="j_reg_88">2, 0, 2, 0</column>
<column name="need_load_reg_237">64, 0, 64, 0</column>
<column name="p_0_reg_99">1, 0, 2, 1</column>
<column name="tmp_6_reg_253">64, 0, 64, 0</column>
<column name="tmp_7_reg_201">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, banker_algorithm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, banker_algorithm, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, banker_algorithm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, banker_algorithm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, banker_algorithm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, banker_algorithm, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, banker_algorithm, return value</column>
<column name="available_address0">out, 2, ap_memory, available, array</column>
<column name="available_ce0">out, 1, ap_memory, available, array</column>
<column name="available_we0">out, 1, ap_memory, available, array</column>
<column name="available_d0">out, 64, ap_memory, available, array</column>
<column name="available_q0">in, 64, ap_memory, available, array</column>
<column name="allocated_address0">out, 4, ap_memory, allocated, array</column>
<column name="allocated_ce0">out, 1, ap_memory, allocated, array</column>
<column name="allocated_we0">out, 1, ap_memory, allocated, array</column>
<column name="allocated_d0">out, 64, ap_memory, allocated, array</column>
<column name="allocated_q0">in, 64, ap_memory, allocated, array</column>
<column name="max_address0">out, 4, ap_memory, max, array</column>
<column name="max_ce0">out, 1, ap_memory, max, array</column>
<column name="max_we0">out, 1, ap_memory, max, array</column>
<column name="max_d0">out, 64, ap_memory, max, array</column>
<column name="max_q0">in, 64, ap_memory, max, array</column>
<column name="max_address1">out, 4, ap_memory, max, array</column>
<column name="max_ce1">out, 1, ap_memory, max, array</column>
<column name="max_we1">out, 1, ap_memory, max, array</column>
<column name="max_d1">out, 64, ap_memory, max, array</column>
<column name="max_q1">in, 64, ap_memory, max, array</column>
<column name="need_address0">out, 4, ap_memory, need, array</column>
<column name="need_ce0">out, 1, ap_memory, need, array</column>
<column name="need_q0">in, 64, ap_memory, need, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.44</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'allocated_load', RTL_Banker_Algorithm/solution1/banker_algorithm.c:18">load, 2.32, 2.32, -, -, -, -, -, -, &apos;allocated&apos;, -, -, -, -</column>
<column name="'tmp_3', RTL_Banker_Algorithm/solution1/banker_algorithm.c:18">add, 3.79, 6.12, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="RTL_Banker_Algorithm/solution1/banker_algorithm.c:18">store, 2.32, 8.44, &apos;tmp_3&apos;, RTL_Banker_Algorithm/solution1/banker_algorithm.c:18, -, -, -, -, -, &apos;allocated&apos;, -, -, -, -</column>
</table>
</item>
</section>
</profile>
