{
  "module_name": "smu11_driver_if_sienna_cichlid.h",
  "hash_id": "1c701bab6f75ef6b77a53f57d07ba8dc3cea729c355b3d58d2a9015e608bf4ed",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu11_driver_if_sienna_cichlid.h",
  "human_readable_source": " \n\n#ifndef __SMU11_DRIVER_IF_SIENNA_CICHLID_H__\n#define __SMU11_DRIVER_IF_SIENNA_CICHLID_H__\n\n\n\n\n#define SMU11_DRIVER_IF_VERSION 0x40\n\n#define PPTABLE_Sienna_Cichlid_SMU_VERSION 7\n\n#define NUM_GFXCLK_DPM_LEVELS  16\n#define NUM_SMNCLK_DPM_LEVELS  2\n#define NUM_SOCCLK_DPM_LEVELS  8\n#define NUM_MP0CLK_DPM_LEVELS  2\n#define NUM_DCLK_DPM_LEVELS    8\n#define NUM_VCLK_DPM_LEVELS    8\n#define NUM_DCEFCLK_DPM_LEVELS 8\n#define NUM_PHYCLK_DPM_LEVELS  8\n#define NUM_DISPCLK_DPM_LEVELS 8\n#define NUM_PIXCLK_DPM_LEVELS  8\n#define NUM_DTBCLK_DPM_LEVELS  8\n#define NUM_UCLK_DPM_LEVELS    4 \n#define NUM_MP1CLK_DPM_LEVELS  2\n#define NUM_LINK_LEVELS        2\n#define NUM_FCLK_DPM_LEVELS    8 \n#define NUM_XGMI_LEVELS        2\n#define NUM_XGMI_PSTATE_LEVELS 4\n#define NUM_OD_FAN_MAX_POINTS  6\n\n#define MAX_GFXCLK_DPM_LEVEL  (NUM_GFXCLK_DPM_LEVELS  - 1)\n#define MAX_SMNCLK_DPM_LEVEL  (NUM_SMNCLK_DPM_LEVELS  - 1)\n#define MAX_SOCCLK_DPM_LEVEL  (NUM_SOCCLK_DPM_LEVELS  - 1)\n#define MAX_MP0CLK_DPM_LEVEL  (NUM_MP0CLK_DPM_LEVELS  - 1)\n#define MAX_DCLK_DPM_LEVEL    (NUM_DCLK_DPM_LEVELS    - 1)\n#define MAX_VCLK_DPM_LEVEL    (NUM_VCLK_DPM_LEVELS    - 1)\n#define MAX_DCEFCLK_DPM_LEVEL (NUM_DCEFCLK_DPM_LEVELS - 1)\n#define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)\n#define MAX_PIXCLK_DPM_LEVEL  (NUM_PIXCLK_DPM_LEVELS  - 1)\n#define MAX_PHYCLK_DPM_LEVEL  (NUM_PHYCLK_DPM_LEVELS  - 1)\n#define MAX_DTBCLK_DPM_LEVEL  (NUM_DTBCLK_DPM_LEVELS  - 1)\n#define MAX_UCLK_DPM_LEVEL    (NUM_UCLK_DPM_LEVELS    - 1)\n#define MAX_MP1CLK_DPM_LEVEL  (NUM_MP1CLK_DPM_LEVELS  - 1)\n#define MAX_LINK_LEVEL        (NUM_LINK_LEVELS        - 1)\n#define MAX_FCLK_DPM_LEVEL    (NUM_FCLK_DPM_LEVELS    - 1)\n\n\n#define PPSMC_GeminiModeNone   0  \n#define PPSMC_GeminiModeMaster 1  \n#define PPSMC_GeminiModeSlave  2  \n\n\n\n#define FEATURE_DPM_PREFETCHER_BIT      0\n#define FEATURE_DPM_GFXCLK_BIT          1\n#define FEATURE_DPM_GFX_GPO_BIT         2\n#define FEATURE_DPM_UCLK_BIT            3\n#define FEATURE_DPM_FCLK_BIT            4\n#define FEATURE_DPM_SOCCLK_BIT          5\n#define FEATURE_DPM_MP0CLK_BIT          6\n#define FEATURE_DPM_LINK_BIT            7\n#define FEATURE_DPM_DCEFCLK_BIT         8\n#define FEATURE_DPM_XGMI_BIT            9\n#define FEATURE_MEM_VDDCI_SCALING_BIT   10 \n#define FEATURE_MEM_MVDD_SCALING_BIT    11\n                                        \n\n#define FEATURE_DS_GFXCLK_BIT           12\n#define FEATURE_DS_SOCCLK_BIT           13\n#define FEATURE_DS_FCLK_BIT             14\n#define FEATURE_DS_LCLK_BIT             15\n#define FEATURE_DS_DCEFCLK_BIT          16\n#define FEATURE_DS_UCLK_BIT             17\n#define FEATURE_GFX_ULV_BIT             18  \n#define FEATURE_FW_DSTATE_BIT           19 \n#define FEATURE_GFXOFF_BIT              20\n#define FEATURE_BACO_BIT                21\n#define FEATURE_MM_DPM_PG_BIT           22  \n#define FEATURE_SPARE_23_BIT            23\n\n#define FEATURE_PPT_BIT                 24\n#define FEATURE_TDC_BIT                 25\n#define FEATURE_APCC_PLUS_BIT           26\n#define FEATURE_GTHR_BIT                27\n#define FEATURE_ACDC_BIT                28\n#define FEATURE_VR0HOT_BIT              29\n#define FEATURE_VR1HOT_BIT              30  \n#define FEATURE_FW_CTF_BIT              31\n#define FEATURE_FAN_CONTROL_BIT         32\n#define FEATURE_THERMAL_BIT             33\n#define FEATURE_GFX_DCS_BIT             34\n\n#define FEATURE_RM_BIT                  35\n#define FEATURE_LED_DISPLAY_BIT         36\n\n#define FEATURE_GFX_SS_BIT              37\n#define FEATURE_OUT_OF_BAND_MONITOR_BIT 38\n#define FEATURE_TEMP_DEPENDENT_VMIN_BIT 39\n\n#define FEATURE_MMHUB_PG_BIT            40 \n#define FEATURE_ATHUB_PG_BIT            41\n#define FEATURE_APCC_DFLL_BIT           42\n#define FEATURE_DF_SUPERV_BIT           43\n#define FEATURE_RSMU_SMN_CG_BIT         44\n#define FEATURE_DF_CSTATE_BIT           45\n#define FEATURE_2_STEP_PSTATE_BIT       46\n#define FEATURE_SMNCLK_DPM_BIT          47\n#define FEATURE_PERLINK_GMIDOWN_BIT     48\n#define FEATURE_GFX_EDC_BIT             49\n#define FEATURE_GFX_PER_PART_VMIN_BIT   50\n#define FEATURE_SMART_SHIFT_BIT         51\n#define FEATURE_APT_BIT                 52\n#define FEATURE_SPARE_53_BIT            53\n#define FEATURE_SPARE_54_BIT            54\n#define FEATURE_SPARE_55_BIT            55\n#define FEATURE_SPARE_56_BIT            56\n#define FEATURE_SPARE_57_BIT            57\n#define FEATURE_SPARE_58_BIT            58\n#define FEATURE_SPARE_59_BIT            59\n#define FEATURE_SPARE_60_BIT            60\n#define FEATURE_SPARE_61_BIT            61\n#define FEATURE_SPARE_62_BIT            62\n#define FEATURE_SPARE_63_BIT            63\n#define NUM_FEATURES                    64\n\n\ntypedef enum {\n  FEATURE_PWR_ALL,\n  FEATURE_PWR_S5,\n  FEATURE_PWR_BACO,\n  FEATURE_PWR_SOC,\n  FEATURE_PWR_GFX,\n  FEATURE_PWR_DOMAIN_COUNT,\n} FEATURE_PWR_DOMAIN_e;\n\n\n\n#define DPM_OVERRIDE_DISABLE_FCLK_PID                0x00000001\n#define DPM_OVERRIDE_DISABLE_UCLK_PID                0x00000002\n#define DPM_OVERRIDE_DISABLE_VOLT_LINK_VCN_FCLK      0x00000004\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_VCLK_FCLK      0x00000008\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_DCLK_FCLK      0x00000010\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_GFXCLK_SOCCLK  0x00000020\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_GFXCLK_UCLK    0x00000040\n#define DPM_OVERRIDE_DISABLE_VOLT_LINK_DCE_FCLK      0x00000080\n#define DPM_OVERRIDE_DISABLE_VOLT_LINK_MP0_SOCCLK    0x00000100\n#define DPM_OVERRIDE_DISABLE_DFLL_PLL_SHUTDOWN       0x00000200\n#define DPM_OVERRIDE_DISABLE_MEMORY_TEMPERATURE_READ 0x00000400\n#define DPM_OVERRIDE_DISABLE_VOLT_LINK_VCN_DCEFCLK   0x00000800\n#define DPM_OVERRIDE_DISABLE_FAST_FCLK_TIMER         0x00001000\n#define DPM_OVERRIDE_DISABLE_VCN_PG                  0x00002000\n#define DPM_OVERRIDE_DISABLE_FMAX_VMAX               0x00004000\n#define DPM_OVERRIDE_ENABLE_eGPU_USB_WA              0x00008000\n\n\n#define VR_MAPPING_VR_SELECT_MASK  0x01\n#define VR_MAPPING_VR_SELECT_SHIFT 0x00\n\n#define VR_MAPPING_PLANE_SELECT_MASK  0x02\n#define VR_MAPPING_PLANE_SELECT_SHIFT 0x01\n\n\n#define PSI_SEL_VR0_PLANE0_PSI0  0x01\n#define PSI_SEL_VR0_PLANE0_PSI1  0x02\n#define PSI_SEL_VR0_PLANE1_PSI0  0x04\n#define PSI_SEL_VR0_PLANE1_PSI1  0x08\n#define PSI_SEL_VR1_PLANE0_PSI0  0x10\n#define PSI_SEL_VR1_PLANE0_PSI1  0x20\n#define PSI_SEL_VR1_PLANE1_PSI0  0x40\n#define PSI_SEL_VR1_PLANE1_PSI1  0x80\n\n\n#define THROTTLER_PADDING_BIT      0\n#define THROTTLER_TEMP_EDGE_BIT    1\n#define THROTTLER_TEMP_HOTSPOT_BIT 2\n#define THROTTLER_TEMP_MEM_BIT     3\n#define THROTTLER_TEMP_VR_GFX_BIT  4\n#define THROTTLER_TEMP_VR_MEM0_BIT 5\n#define THROTTLER_TEMP_VR_MEM1_BIT 6\n#define THROTTLER_TEMP_VR_SOC_BIT  7\n#define THROTTLER_TEMP_LIQUID0_BIT 8\n#define THROTTLER_TEMP_LIQUID1_BIT 9\n#define THROTTLER_TEMP_PLX_BIT     10\n#define THROTTLER_TDC_GFX_BIT      11\n#define THROTTLER_TDC_SOC_BIT      12\n#define THROTTLER_PPT0_BIT         13\n#define THROTTLER_PPT1_BIT         14\n#define THROTTLER_PPT2_BIT         15\n#define THROTTLER_PPT3_BIT         16\n#define THROTTLER_FIT_BIT          17\n#define THROTTLER_PPM_BIT          18\n#define THROTTLER_APCC_BIT         19\n#define THROTTLER_COUNT            20\n\n\n\n#define FW_DSTATE_SOC_ULV_BIT               0\n#define FW_DSTATE_G6_HSR_BIT                1\n#define FW_DSTATE_G6_PHY_VDDCI_OFF_BIT      2\n#define FW_DSTATE_MP0_DS_BIT                3\n#define FW_DSTATE_SMN_DS_BIT                4\n#define FW_DSTATE_MP1_DS_BIT                5\n#define FW_DSTATE_MP1_WHISPER_MODE_BIT      6\n#define FW_DSTATE_SOC_LIV_MIN_BIT           7\n#define FW_DSTATE_SOC_PLL_PWRDN_BIT         8\n#define FW_DSTATE_MEM_PLL_PWRDN_BIT         9   \n#define FW_DSTATE_OPTIMIZE_MALL_REFRESH_BIT 10\n#define FW_DSTATE_MEM_PSI_BIT               11\n#define FW_DSTATE_HSR_NON_STROBE_BIT        12\n#define FW_DSTATE_MP0_ENTER_WFI_BIT         13\n\n#define FW_DSTATE_SOC_ULV_MASK                    (1 << FW_DSTATE_SOC_ULV_BIT          )\n#define FW_DSTATE_G6_HSR_MASK                     (1 << FW_DSTATE_G6_HSR_BIT           )\n#define FW_DSTATE_G6_PHY_VDDCI_OFF_MASK           (1 << FW_DSTATE_G6_PHY_VDDCI_OFF_BIT )\n#define FW_DSTATE_MP1_DS_MASK                     (1 << FW_DSTATE_MP1_DS_BIT           )  \n#define FW_DSTATE_MP0_DS_MASK                     (1 << FW_DSTATE_MP0_DS_BIT           )   \n#define FW_DSTATE_SMN_DS_MASK                     (1 << FW_DSTATE_SMN_DS_BIT           )\n#define FW_DSTATE_MP1_WHISPER_MODE_MASK           (1 << FW_DSTATE_MP1_WHISPER_MODE_BIT )\n#define FW_DSTATE_SOC_LIV_MIN_MASK                (1 << FW_DSTATE_SOC_LIV_MIN_BIT      )\n#define FW_DSTATE_SOC_PLL_PWRDN_MASK              (1 << FW_DSTATE_SOC_PLL_PWRDN_BIT    )\n#define FW_DSTATE_MEM_PLL_PWRDN_MASK              (1 << FW_DSTATE_MEM_PLL_PWRDN_BIT    )\n#define FW_DSTATE_OPTIMIZE_MALL_REFRESH_MASK      (1 << FW_DSTATE_OPTIMIZE_MALL_REFRESH_BIT    )\n#define FW_DSTATE_MEM_PSI_MASK                    (1 << FW_DSTATE_MEM_PSI_BIT    )\n#define FW_DSTATE_HSR_NON_STROBE_MASK             (1 << FW_DSTATE_HSR_NON_STROBE_BIT    )\n#define FW_DSTATE_MP0_ENTER_WFI_MASK              (1 << FW_DSTATE_MP0_ENTER_WFI_BIT    )\n\n\n#define GFX_GPO_PACE_BIT                   0\n#define GFX_GPO_DEM_BIT                    1\n\n#define GFX_GPO_PACE_MASK                  (1 << GFX_GPO_PACE_BIT)\n#define GFX_GPO_DEM_MASK                   (1 << GFX_GPO_DEM_BIT )\n\n#define GPO_UPDATE_REQ_UCLKDPM_MASK  0x1\n#define GPO_UPDATE_REQ_FCLKDPM_MASK  0x2\n#define GPO_UPDATE_REQ_MALLHIT_MASK  0x4\n\n\n\n#define LED_DISPLAY_GFX_DPM_BIT            0\n#define LED_DISPLAY_PCIE_BIT               1\n#define LED_DISPLAY_ERROR_BIT              2\n\n\n#define RLC_PACE_TABLE_NUM_LEVELS          16\n#define SIENNA_CICHLID_UMC_CHANNEL_NUM     16\n\ntypedef struct {\n  uint64_t mca_umc_status;\n  uint64_t mca_umc_addr;\n\n  uint16_t ce_count_lo_chip;\n  uint16_t ce_count_hi_chip;\n\n  uint32_t eccPadding;\n} EccInfo_t;\n\ntypedef struct {\n  EccInfo_t  EccInfo[SIENNA_CICHLID_UMC_CHANNEL_NUM];\n} EccInfoTable_t;\n\ntypedef enum {\n  DRAM_BIT_WIDTH_DISABLED = 0,\n  DRAM_BIT_WIDTH_X_8,\n  DRAM_BIT_WIDTH_X_16,\n  DRAM_BIT_WIDTH_X_32,\n  DRAM_BIT_WIDTH_X_64, \n  DRAM_BIT_WIDTH_X_128,\n  DRAM_BIT_WIDTH_COUNT,\n} DRAM_BIT_WIDTH_TYPE_e;\n\n\n#define NUM_I2C_CONTROLLERS                16\n\n#define I2C_CONTROLLER_ENABLED             1\n#define I2C_CONTROLLER_DISABLED            0\n\n#define MAX_SW_I2C_COMMANDS                24\n\n\ntypedef enum {\n  I2C_CONTROLLER_PORT_0 = 0,  \n  I2C_CONTROLLER_PORT_1 = 1,  \n  I2C_CONTROLLER_PORT_COUNT,\n} I2cControllerPort_e;\n\ntypedef enum {\n  I2C_CONTROLLER_NAME_VR_GFX = 0,\n  I2C_CONTROLLER_NAME_VR_SOC,\n  I2C_CONTROLLER_NAME_VR_VDDCI,\n  I2C_CONTROLLER_NAME_VR_MVDD,\n  I2C_CONTROLLER_NAME_LIQUID0,\n  I2C_CONTROLLER_NAME_LIQUID1,  \n  I2C_CONTROLLER_NAME_PLX,\n  I2C_CONTROLLER_NAME_OTHER,\n  I2C_CONTROLLER_NAME_COUNT,  \n} I2cControllerName_e;\n\ntypedef enum {\n  I2C_CONTROLLER_THROTTLER_TYPE_NONE = 0,\n  I2C_CONTROLLER_THROTTLER_VR_GFX,\n  I2C_CONTROLLER_THROTTLER_VR_SOC,\n  I2C_CONTROLLER_THROTTLER_VR_VDDCI,\n  I2C_CONTROLLER_THROTTLER_VR_MVDD,\n  I2C_CONTROLLER_THROTTLER_LIQUID0,\n  I2C_CONTROLLER_THROTTLER_LIQUID1,  \n  I2C_CONTROLLER_THROTTLER_PLX,\n  I2C_CONTROLLER_THROTTLER_INA3221,\n  I2C_CONTROLLER_THROTTLER_COUNT,  \n} I2cControllerThrottler_e;\n\ntypedef enum {\n  I2C_CONTROLLER_PROTOCOL_VR_XPDE132G5,\n  I2C_CONTROLLER_PROTOCOL_VR_IR35217,\n  I2C_CONTROLLER_PROTOCOL_TMP_TMP102A,\n  I2C_CONTROLLER_PROTOCOL_INA3221,\n  I2C_CONTROLLER_PROTOCOL_COUNT,  \n} I2cControllerProtocol_e;\n\ntypedef struct {\n  uint8_t   Enabled;\n  uint8_t   Speed;\n  uint8_t   SlaveAddress;  \n  uint8_t   ControllerPort;\n  uint8_t   ControllerName;\n  uint8_t   ThermalThrotter;\n  uint8_t   I2cProtocol;\n  uint8_t   PaddingConfig;  \n} I2cControllerConfig_t;\n\ntypedef enum {\n  I2C_PORT_SVD_SCL = 0,  \n  I2C_PORT_GPIO,      \n} I2cPort_e; \n\ntypedef enum {\n  I2C_SPEED_FAST_50K = 0,      \n  I2C_SPEED_FAST_100K,         \n  I2C_SPEED_FAST_400K,         \n  I2C_SPEED_FAST_PLUS_1M,      \n  I2C_SPEED_HIGH_1M,           \n  I2C_SPEED_HIGH_2M,           \n  I2C_SPEED_COUNT,  \n} I2cSpeed_e;\n\ntypedef enum {\n  I2C_CMD_READ = 0,\n  I2C_CMD_WRITE,\n  I2C_CMD_COUNT,  \n} I2cCmdType_e;\n\ntypedef enum {\n  FAN_MODE_AUTO = 0,\n  FAN_MODE_MANUAL_LINEAR,\n} FanMode_e;\n\n#define CMDCONFIG_STOP_BIT             0\n#define CMDCONFIG_RESTART_BIT          1\n#define CMDCONFIG_READWRITE_BIT        2 \n\n#define CMDCONFIG_STOP_MASK           (1 << CMDCONFIG_STOP_BIT)\n#define CMDCONFIG_RESTART_MASK        (1 << CMDCONFIG_RESTART_BIT)\n#define CMDCONFIG_READWRITE_MASK      (1 << CMDCONFIG_READWRITE_BIT)\n\ntypedef struct {\n  uint8_t ReadWriteData;  \n  uint8_t CmdConfig; \n} SwI2cCmd_t; \n\ntypedef struct {\n  uint8_t     I2CcontrollerPort; \n  uint8_t     I2CSpeed;          \n  uint8_t     SlaveAddress;      \n  uint8_t     NumCmds;           \n\n  SwI2cCmd_t  SwI2cCmds[MAX_SW_I2C_COMMANDS];\n} SwI2cRequest_t; \n\ntypedef struct {\n  SwI2cRequest_t SwI2cRequest;\n\n  uint32_t Spare[8];\n  uint32_t MmHubPadding[8]; \n} SwI2cRequestExternal_t;\n\n\ntypedef enum {\n  BACO_SEQUENCE,\n  MSR_SEQUENCE,\n  BAMACO_SEQUENCE,\n  ULPS_SEQUENCE,\n  D3HOT_SEQUENCE_COUNT,\n} D3HOTSequence_e;\n\n\ntypedef enum {\n  PG_DYNAMIC_MODE = 0,\n  PG_STATIC_MODE,\n} PowerGatingMode_e;\n\n\ntypedef enum {\n  PG_POWER_DOWN = 0,\n  PG_POWER_UP,\n} PowerGatingSettings_e;\n\ntypedef struct {            \n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} QuadraticInt_t;\n\ntypedef struct {            \n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} QuadraticFixedPoint_t;\n\ntypedef struct {            \n  uint32_t m;  \n  uint32_t b;  \n} LinearInt_t;\n\ntypedef struct {            \n  uint32_t a;  \n  uint32_t b;  \n  uint32_t c;  \n} DroopInt_t;\n\n\n#define NUM_PIECE_WISE_LINEAR_DROOP_MODEL_VF_POINTS 5\ntypedef enum {\n  PIECEWISE_LINEAR_FUSED_MODEL = 0,\n  PIECEWISE_LINEAR_PP_MODEL,\n  QUADRATIC_PP_MODEL,\n  PERPART_PIECEWISE_LINEAR_PP_MODEL,  \n} DfllDroopModelSelect_e;\n\ntypedef struct {\n  uint32_t Fset[NUM_PIECE_WISE_LINEAR_DROOP_MODEL_VF_POINTS];    \n  uint32_t Vdroop[NUM_PIECE_WISE_LINEAR_DROOP_MODEL_VF_POINTS];  \n}PiecewiseLinearDroopInt_t;\n\ntypedef enum {\n  GFXCLK_SOURCE_PLL = 0, \n  GFXCLK_SOURCE_DFLL, \n  GFXCLK_SOURCE_COUNT, \n} GFXCLK_SOURCE_e; \n\n\ntypedef enum {\n  PPCLK_GFXCLK = 0,\n  PPCLK_SOCCLK,\n  PPCLK_UCLK,\n  PPCLK_FCLK,  \n  PPCLK_DCLK_0,\n  PPCLK_VCLK_0,\n  PPCLK_DCLK_1,\n  PPCLK_VCLK_1,\n  PPCLK_DCEFCLK,\n  PPCLK_DISPCLK,\n  PPCLK_PIXCLK,\n  PPCLK_PHYCLK,\n  PPCLK_DTBCLK,\n  PPCLK_COUNT,\n} PPCLK_e;\n\ntypedef enum {\n  VOLTAGE_MODE_AVFS = 0,\n  VOLTAGE_MODE_AVFS_SS,\n  VOLTAGE_MODE_SS,\n  VOLTAGE_MODE_COUNT,\n} VOLTAGE_MODE_e;\n\n\ntypedef enum {\n  AVFS_VOLTAGE_GFX = 0,\n  AVFS_VOLTAGE_SOC,\n  AVFS_VOLTAGE_COUNT,\n} AVFS_VOLTAGE_TYPE_e;\n\ntypedef enum {\n  UCLK_DIV_BY_1 = 0,\n  UCLK_DIV_BY_2,\n  UCLK_DIV_BY_4,\n  UCLK_DIV_BY_8,\n} UCLK_DIV_e;\n\ntypedef enum {\n  GPIO_INT_POLARITY_ACTIVE_LOW = 0,\n  GPIO_INT_POLARITY_ACTIVE_HIGH,\n} GpioIntPolarity_e;\n\ntypedef enum {\n  PWR_CONFIG_TDP = 0,\n  PWR_CONFIG_TGP,\n  PWR_CONFIG_TCP_ESTIMATED,\n  PWR_CONFIG_TCP_MEASURED,\n} PwrConfig_e;\n\ntypedef enum {\n  XGMI_LINK_RATE_2 = 2,    \n  XGMI_LINK_RATE_4 = 4,    \n  XGMI_LINK_RATE_8 = 8,    \n  XGMI_LINK_RATE_12 = 12,  \n  XGMI_LINK_RATE_16 = 16,  \n  XGMI_LINK_RATE_17 = 17,  \n  XGMI_LINK_RATE_18 = 18,  \n  XGMI_LINK_RATE_19 = 19,  \n  XGMI_LINK_RATE_20 = 20,  \n  XGMI_LINK_RATE_21 = 21,  \n  XGMI_LINK_RATE_22 = 22,  \n  XGMI_LINK_RATE_23 = 23,  \n  XGMI_LINK_RATE_24 = 24,  \n  XGMI_LINK_RATE_25 = 25,  \n  XGMI_LINK_RATE_COUNT\n} XGMI_LINK_RATE_e;\n\ntypedef enum {\n  XGMI_LINK_WIDTH_1 = 0,  \n  XGMI_LINK_WIDTH_2,  \n  XGMI_LINK_WIDTH_4,  \n  XGMI_LINK_WIDTH_8,  \n  XGMI_LINK_WIDTH_9,  \n  XGMI_LINK_WIDTH_16, \n  XGMI_LINK_WIDTH_COUNT\n} XGMI_LINK_WIDTH_e;\n\ntypedef struct {\n  uint8_t        VoltageMode;         \n  uint8_t        SnapToDiscrete;      \n  uint8_t        NumDiscreteLevels;   \n  uint8_t        Padding;         \n  LinearInt_t    ConversionToAvfsClk; \n  QuadraticInt_t SsCurve;             \n  uint16_t       SsFmin;              \n  uint16_t       Padding16;    \n} DpmDescriptor_t;\n\ntypedef enum  {\n  PPT_THROTTLER_PPT0,\n  PPT_THROTTLER_PPT1,\n  PPT_THROTTLER_PPT2,\n  PPT_THROTTLER_PPT3,       \n  PPT_THROTTLER_COUNT\n} PPT_THROTTLER_e;\n\ntypedef enum  {\n  TEMP_EDGE,\n  TEMP_HOTSPOT,\n  TEMP_MEM,\n  TEMP_VR_GFX,\n  TEMP_VR_MEM0,\n  TEMP_VR_MEM1,\n  TEMP_VR_SOC,  \n  TEMP_LIQUID0,\n  TEMP_LIQUID1,  \n  TEMP_PLX,\n  TEMP_COUNT,\n} TEMP_e;\n\ntypedef enum {\n  TDC_THROTTLER_GFX,\n  TDC_THROTTLER_SOC,\n  TDC_THROTTLER_COUNT\n} TDC_THROTTLER_e;\n\ntypedef enum {\n  CUSTOMER_VARIANT_ROW,\n  CUSTOMER_VARIANT_FALCON,\n  CUSTOMER_VARIANT_COUNT,\n} CUSTOMER_VARIANT_e;\n\t \n\ntypedef struct {\n  uint16_t Fmin;\n  uint16_t Fmax;\n} UclkDpmChangeRange_t;\n\n#pragma pack(push, 1)\ntypedef struct {\n  \n\n  uint32_t Version;\n\n  \n  uint32_t FeaturesToRun[NUM_FEATURES / 32];\n\n  \n  uint16_t SocketPowerLimitAc[PPT_THROTTLER_COUNT]; \n  uint16_t SocketPowerLimitAcTau[PPT_THROTTLER_COUNT]; \n  uint16_t SocketPowerLimitDc[PPT_THROTTLER_COUNT];  \n  uint16_t SocketPowerLimitDcTau[PPT_THROTTLER_COUNT];  \n\n  uint16_t TdcLimit[TDC_THROTTLER_COUNT];             \n  uint16_t TdcLimitTau[TDC_THROTTLER_COUNT];          \n\n  uint16_t TemperatureLimit[TEMP_COUNT]; \n  \n  uint32_t FitLimit;                \n\n  \n  uint8_t      TotalPowerConfig;    \n  uint8_t      TotalPowerPadding[3];  \n\n  \n  uint32_t     ApccPlusResidencyLimit;\n\n  \n  uint16_t       SmnclkDpmFreq        [NUM_SMNCLK_DPM_LEVELS];       \n  uint16_t       SmnclkDpmVoltage     [NUM_SMNCLK_DPM_LEVELS];       \n\n  uint32_t       PaddingAPCC;\n  uint16_t       PerPartDroopVsetGfxDfll[NUM_PIECE_WISE_LINEAR_DROOP_MODEL_VF_POINTS];  \n  uint16_t       PaddingPerPartDroop;\n\n  \n  uint32_t ThrottlerControlMask;   \n\n  \n  uint32_t FwDStateMask;           \n\n  \n  uint16_t  UlvVoltageOffsetSoc; \n  uint16_t  UlvVoltageOffsetGfx; \n\n  uint16_t     MinVoltageUlvGfx; \n  uint16_t     MinVoltageUlvSoc; \n\n  uint16_t     SocLIVmin;        \n  uint16_t     PaddingLIVmin;\n\n  uint8_t   GceaLinkMgrIdleThreshold;        \n  uint8_t   paddingRlcUlvParams[3];\n\n  \n  uint16_t     MinVoltageGfx;     \n  uint16_t     MinVoltageSoc;     \n  uint16_t     MaxVoltageGfx;     \n  uint16_t     MaxVoltageSoc;     \n\n  uint16_t     LoadLineResistanceGfx;   \n  uint16_t     LoadLineResistanceSoc;   \n\n  \n  uint16_t     VDDGFX_TVmin;       \n  uint16_t     VDDSOC_TVmin;       \n  uint16_t     VDDGFX_Vmin_HiTemp; \n  uint16_t     VDDGFX_Vmin_LoTemp; \n  uint16_t     VDDSOC_Vmin_HiTemp; \n  uint16_t     VDDSOC_Vmin_LoTemp; \n  \n  uint16_t     VDDGFX_TVminHystersis; \n  uint16_t     VDDSOC_TVminHystersis; \n\n  \n  DpmDescriptor_t DpmDescriptor[PPCLK_COUNT];\n\n  uint16_t       FreqTableGfx      [NUM_GFXCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableVclk     [NUM_VCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDclk     [NUM_DCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableSocclk   [NUM_SOCCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableUclk     [NUM_UCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDcefclk  [NUM_DCEFCLK_DPM_LEVELS ];     \n  uint16_t       FreqTableDispclk  [NUM_DISPCLK_DPM_LEVELS ];     \n  uint16_t       FreqTablePixclk   [NUM_PIXCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTablePhyclk   [NUM_PHYCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableDtbclk   [NUM_DTBCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableFclk     [NUM_FCLK_DPM_LEVELS    ];     \n  uint32_t       Paddingclks;\n\n  DroopInt_t     PerPartDroopModelGfxDfll[NUM_PIECE_WISE_LINEAR_DROOP_MODEL_VF_POINTS]; \n\n  uint32_t       DcModeMaxFreq     [PPCLK_COUNT            ];     \n  \n  uint8_t        FreqTableUclkDiv  [NUM_UCLK_DPM_LEVELS    ];     \n  \n  \n  uint16_t       FclkBoostFreq;                                   \n  uint16_t       FclkParamPadding;\n\n  \n  uint16_t       Mp0clkFreq        [NUM_MP0CLK_DPM_LEVELS];       \n  uint16_t       Mp0DpmVoltage     [NUM_MP0CLK_DPM_LEVELS];       \n  uint16_t       MemVddciVoltage   [NUM_UCLK_DPM_LEVELS];         \n  uint16_t       MemMvddVoltage    [NUM_UCLK_DPM_LEVELS];         \n  \n  uint16_t        GfxclkFgfxoffEntry;   \n  uint16_t        GfxclkFinit;          \n  uint16_t        GfxclkFidle;          \n  uint8_t         GfxclkSource;         \n  uint8_t         GfxclkPadding;\n\n  \n  uint8_t         GfxGpoSubFeatureMask; \n  uint8_t         GfxGpoEnabledWorkPolicyMask; \n  uint8_t         GfxGpoDisabledWorkPolicyMask; \n  uint8_t         GfxGpoPadding[1];\n  uint32_t        GfxGpoVotingAllow;    \n\n  uint32_t        GfxGpoPadding32[4];  \n\n  uint16_t        GfxDcsFopt;           \n  uint16_t        GfxDcsFclkFopt;       \n  uint16_t        GfxDcsUclkFopt;       \n  \n  uint16_t        DcsGfxOffVoltage;     \n\n  uint16_t        DcsMinGfxOffTime;     \n  uint16_t        DcsMaxGfxOffTime;      \n\n  uint32_t        DcsMinCreditAccum;    \n\n  uint16_t        DcsExitHysteresis;    \n  uint16_t        DcsTimeout;           \n\n  uint32_t        DcsParamPadding[5];\n\n  uint16_t        FlopsPerByteTable[RLC_PACE_TABLE_NUM_LEVELS]; \n\n  \n  uint8_t      LowestUclkReservedForUlv; \n  uint8_t      PaddingMem[3];\n  \n  uint8_t      UclkDpmPstates     [NUM_UCLK_DPM_LEVELS];     \n  \n  \n  UclkDpmChangeRange_t UclkDpmSrcFreqRange;  \n  UclkDpmChangeRange_t UclkDpmTargFreqRange; \n  uint16_t UclkDpmMidstepFreq;               \n  uint16_t UclkMidstepPadding;\n\n  \n  uint8_t      PcieGenSpeed[NUM_LINK_LEVELS];           \n  uint8_t      PcieLaneCount[NUM_LINK_LEVELS];          \n  uint16_t     LclkFreq[NUM_LINK_LEVELS];              \n \n  \n  uint16_t     FanStopTemp;          \n  uint16_t     FanStartTemp;         \n\n  uint16_t     FanGain[TEMP_COUNT];\n\n  uint16_t     FanPwmMin;\n  uint16_t     FanAcousticLimitRpm;\n  uint16_t     FanThrottlingRpm;\n  uint16_t     FanMaximumRpm;\n  uint16_t     MGpuFanBoostLimitRpm;  \n  uint16_t     FanTargetTemperature;\n  uint16_t     FanTargetGfxclk;\n  uint16_t     FanPadding16;\n  uint8_t      FanTempInputSelect;\n  uint8_t      FanPadding;\n  uint8_t      FanZeroRpmEnable; \n  uint8_t      FanTachEdgePerRev;\n    \n  \n  int16_t      FuzzyFan_ErrorSetDelta;\n  int16_t      FuzzyFan_ErrorRateSetDelta;\n  int16_t      FuzzyFan_PwmSetDelta;\n  uint16_t     FuzzyFan_Reserved;\n\n  \n  \n  uint8_t           OverrideAvfsGb[AVFS_VOLTAGE_COUNT];\n  uint8_t           dBtcGbGfxDfllModelSelect;  \n  uint8_t           Padding8_Avfs;\n\n  QuadraticInt_t    qAvfsGb[AVFS_VOLTAGE_COUNT];              \n  DroopInt_t        dBtcGbGfxPll;         \n  DroopInt_t        dBtcGbGfxDfll;        \n  DroopInt_t        dBtcGbSoc;            \n  LinearInt_t       qAgingGb[AVFS_VOLTAGE_COUNT];          \n\n  PiecewiseLinearDroopInt_t   PiecewiseLinearDroopIntGfxDfll; \n\n  QuadraticInt_t    qStaticVoltageOffset[AVFS_VOLTAGE_COUNT]; \n\n  uint16_t          DcTol[AVFS_VOLTAGE_COUNT];            \n\n  uint8_t           DcBtcEnabled[AVFS_VOLTAGE_COUNT];\n  uint8_t           Padding8_GfxBtc[2];\n\n  uint16_t          DcBtcMin[AVFS_VOLTAGE_COUNT];       \n  uint16_t          DcBtcMax[AVFS_VOLTAGE_COUNT];       \n\n  uint16_t          DcBtcGb[AVFS_VOLTAGE_COUNT];       \n  \n  \n  uint8_t           XgmiDpmPstates[NUM_XGMI_LEVELS]; \n  uint8_t           XgmiDpmSpare[2];\n\n  \n  uint32_t          DebugOverrides;\n  QuadraticInt_t    ReservedEquation0; \n  QuadraticInt_t    ReservedEquation1; \n  QuadraticInt_t    ReservedEquation2; \n  QuadraticInt_t    ReservedEquation3; \n\n  \n  uint8_t          CustomerVariant;\n\n  \n  uint8_t          VcBtcEnabled;\n  uint16_t         VcBtcVminT0;                 \n  uint16_t         VcBtcFixedVminAgingOffset;   \n  uint16_t         VcBtcVmin2PsmDegrationGb;    \n  uint32_t         VcBtcPsmA;                   \n  uint32_t         VcBtcPsmB;                   \n  uint32_t         VcBtcVminA;                  \n  uint32_t         VcBtcVminB;                  \n  \n  \n  uint16_t         LedGpio;            \n  uint16_t         GfxPowerStagesGpio; \n  \n  uint32_t         SkuReserved[8];\n\n\n  \n\n  \n  uint32_t     GamingClk[6];\n\n  \n  I2cControllerConfig_t  I2cControllers[NUM_I2C_CONTROLLERS];     \n\n  uint8_t      GpioScl;  \n  uint8_t      GpioSda;  \n  uint8_t      FchUsbPdSlaveAddr; \n  uint8_t      I2cSpare[1];\n\n  \n  uint8_t      VddGfxVrMapping;   \n  uint8_t      VddSocVrMapping;   \n  uint8_t      VddMem0VrMapping;  \n  uint8_t      VddMem1VrMapping;  \n\n  uint8_t      GfxUlvPhaseSheddingMask; \n  uint8_t      SocUlvPhaseSheddingMask; \n  uint8_t      VddciUlvPhaseSheddingMask; \n  uint8_t      MvddUlvPhaseSheddingMask; \n\n  \n  uint16_t     GfxMaxCurrent;   \n  int8_t       GfxOffset;       \n  uint8_t      Padding_TelemetryGfx;\n\n  uint16_t     SocMaxCurrent;   \n  int8_t       SocOffset;       \n  uint8_t      Padding_TelemetrySoc;\n\n  uint16_t     Mem0MaxCurrent;   \n  int8_t       Mem0Offset;       \n  uint8_t      Padding_TelemetryMem0;\n  \n  uint16_t     Mem1MaxCurrent;   \n  int8_t       Mem1Offset;       \n  uint8_t      Padding_TelemetryMem1;\n\n  uint32_t     MvddRatio; \n  \n  \n  uint8_t      AcDcGpio;        \n  uint8_t      AcDcPolarity;    \n  uint8_t      VR0HotGpio;      \n  uint8_t      VR0HotPolarity;  \n\n  uint8_t      VR1HotGpio;      \n  uint8_t      VR1HotPolarity;  \n  uint8_t      GthrGpio;        \n  uint8_t      GthrPolarity;    \n\n  \n  uint8_t      LedPin0;         \n  uint8_t      LedPin1;         \n  uint8_t      LedPin2;         \n  uint8_t      LedEnableMask;\n\n  uint8_t      LedPcie;        \n  uint8_t      LedError;       \n  uint8_t      LedSpare1[2];\n\n  \n  \n  \n  uint8_t      PllGfxclkSpreadEnabled;   \n  uint8_t      PllGfxclkSpreadPercent;   \n  uint16_t     PllGfxclkSpreadFreq;      \n\n  \n  uint8_t      DfllGfxclkSpreadEnabled;   \n  uint8_t      DfllGfxclkSpreadPercent;   \n  uint16_t     DfllGfxclkSpreadFreq;      \n  \n  \n  uint16_t     UclkSpreadPadding;\n  uint16_t     UclkSpreadFreq;      \n\n  \n  uint8_t      FclkSpreadEnabled;   \n  uint8_t      FclkSpreadPercent;   \n  uint16_t     FclkSpreadFreq;      \n  \n  \n  uint32_t     MemoryChannelEnabled; \n  \n  uint8_t      DramBitWidth; \n  uint8_t      PaddingMem1[3];\n\n  \n  uint16_t     TotalBoardPower;     \n  uint16_t     BoardPowerPadding; \n  \n  \n  uint8_t      XgmiLinkSpeed   [NUM_XGMI_PSTATE_LEVELS];\n  uint8_t      XgmiLinkWidth   [NUM_XGMI_PSTATE_LEVELS];\n\n  uint16_t     XgmiFclkFreq    [NUM_XGMI_PSTATE_LEVELS];\n  uint16_t     XgmiSocVoltage  [NUM_XGMI_PSTATE_LEVELS];\n\n  \n  uint8_t      HsrEnabled;\n  uint8_t      VddqOffEnabled;\n  uint8_t      PaddingUmcFlags[2];\n\n  \n  uint8_t      UclkSpreadPercent[16];   \n\n  \n  uint32_t     BoardReserved[11];\n\n  \n\n  \n  uint32_t     MmHubPadding[8]; \n\n} PPTable_t;\n#pragma pack(pop)\n\ntypedef struct {\n  \n\n  uint32_t Version;\n\n  \n  uint32_t FeaturesToRun[NUM_FEATURES / 32];\n\n  \n  uint16_t SocketPowerLimitAc[PPT_THROTTLER_COUNT]; \n  uint16_t SocketPowerLimitAcTau[PPT_THROTTLER_COUNT]; \n  uint16_t SocketPowerLimitDc[PPT_THROTTLER_COUNT];  \n  uint16_t SocketPowerLimitDcTau[PPT_THROTTLER_COUNT];  \n\n  uint16_t TdcLimit[TDC_THROTTLER_COUNT];             \n  uint16_t TdcLimitTau[TDC_THROTTLER_COUNT];          \n\n  uint16_t TemperatureLimit[TEMP_COUNT]; \n\n  uint32_t FitLimit;                \n\n  \n  uint8_t      TotalPowerConfig;    \n  uint8_t      TotalPowerPadding[3];  \n\n  \n  uint32_t     ApccPlusResidencyLimit;\n\n  \n  uint16_t       SmnclkDpmFreq        [NUM_SMNCLK_DPM_LEVELS];       \n  uint16_t       SmnclkDpmVoltage     [NUM_SMNCLK_DPM_LEVELS];       \n\n  uint32_t       PaddingAPCC;\n  uint16_t       PerPartDroopVsetGfxDfll[NUM_PIECE_WISE_LINEAR_DROOP_MODEL_VF_POINTS];  \n  uint16_t       PaddingPerPartDroop;\n\n  \n  uint32_t ThrottlerControlMask;   \n\n  \n  uint32_t FwDStateMask;           \n\n  \n  uint16_t  UlvVoltageOffsetSoc; \n  uint16_t  UlvVoltageOffsetGfx; \n\n  uint16_t     MinVoltageUlvGfx; \n  uint16_t     MinVoltageUlvSoc; \n\n  uint16_t     SocLIVmin;\n  uint16_t     SocLIVminoffset;\n\n  uint8_t   GceaLinkMgrIdleThreshold;        \n  uint8_t   paddingRlcUlvParams[3];\n\n  \n  uint16_t     MinVoltageGfx;     \n  uint16_t     MinVoltageSoc;     \n  uint16_t     MaxVoltageGfx;     \n  uint16_t     MaxVoltageSoc;     \n\n  uint16_t     LoadLineResistanceGfx;   \n  uint16_t     LoadLineResistanceSoc;   \n\n  \n  uint16_t     VDDGFX_TVmin;       \n  uint16_t     VDDSOC_TVmin;       \n  uint16_t     VDDGFX_Vmin_HiTemp; \n  uint16_t     VDDGFX_Vmin_LoTemp; \n  uint16_t     VDDSOC_Vmin_HiTemp; \n  uint16_t     VDDSOC_Vmin_LoTemp; \n\n  uint16_t     VDDGFX_TVminHystersis; \n  uint16_t     VDDSOC_TVminHystersis; \n\n  \n  DpmDescriptor_t DpmDescriptor[PPCLK_COUNT];\n\n  uint16_t       FreqTableGfx      [NUM_GFXCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableVclk     [NUM_VCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDclk     [NUM_DCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableSocclk   [NUM_SOCCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableUclk     [NUM_UCLK_DPM_LEVELS    ];     \n  uint16_t       FreqTableDcefclk  [NUM_DCEFCLK_DPM_LEVELS ];     \n  uint16_t       FreqTableDispclk  [NUM_DISPCLK_DPM_LEVELS ];     \n  uint16_t       FreqTablePixclk   [NUM_PIXCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTablePhyclk   [NUM_PHYCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableDtbclk   [NUM_DTBCLK_DPM_LEVELS  ];     \n  uint16_t       FreqTableFclk     [NUM_FCLK_DPM_LEVELS    ];     \n  uint32_t       Paddingclks;\n\n  DroopInt_t     PerPartDroopModelGfxDfll[NUM_PIECE_WISE_LINEAR_DROOP_MODEL_VF_POINTS]; \n\n  uint32_t       DcModeMaxFreq     [PPCLK_COUNT            ];     \n\n  uint8_t        FreqTableUclkDiv  [NUM_UCLK_DPM_LEVELS    ];     \n\n  \n  uint16_t       FclkBoostFreq;                                   \n  uint16_t       FclkParamPadding;\n\n  \n  uint16_t       Mp0clkFreq        [NUM_MP0CLK_DPM_LEVELS];       \n  uint16_t       Mp0DpmVoltage     [NUM_MP0CLK_DPM_LEVELS];       \n  uint16_t       MemVddciVoltage   [NUM_UCLK_DPM_LEVELS];         \n  uint16_t       MemMvddVoltage    [NUM_UCLK_DPM_LEVELS];         \n  \n  uint16_t        GfxclkFgfxoffEntry;   \n  uint16_t        GfxclkFinit;          \n  uint16_t        GfxclkFidle;          \n  uint8_t         GfxclkSource;         \n  uint8_t         GfxclkPadding;\n\n  \n  uint8_t         GfxGpoSubFeatureMask; \n  uint8_t         GfxGpoEnabledWorkPolicyMask; \n  uint8_t         GfxGpoDisabledWorkPolicyMask; \n  uint8_t         GfxGpoPadding[1];\n  uint32_t        GfxGpoVotingAllow;    \n\n  uint32_t        GfxGpoPadding32[4];\n\n  uint16_t        GfxDcsFopt;           \n  uint16_t        GfxDcsFclkFopt;       \n  uint16_t        GfxDcsUclkFopt;       \n\n  uint16_t        DcsGfxOffVoltage;     \n\n  uint16_t        DcsMinGfxOffTime;     \n  uint16_t        DcsMaxGfxOffTime;      \n\n  uint32_t        DcsMinCreditAccum;    \n\n  uint16_t        DcsExitHysteresis;    \n  uint16_t        DcsTimeout;           \n\n  uint32_t        DcsParamPadding[5];\n\n  uint16_t        FlopsPerByteTable[RLC_PACE_TABLE_NUM_LEVELS]; \n\n  \n  uint8_t      LowestUclkReservedForUlv; \n  uint8_t      PaddingMem[3];\n\n  uint8_t      UclkDpmPstates     [NUM_UCLK_DPM_LEVELS];     \n\n  \n  UclkDpmChangeRange_t UclkDpmSrcFreqRange;  \n  UclkDpmChangeRange_t UclkDpmTargFreqRange; \n  uint16_t UclkDpmMidstepFreq;               \n  uint16_t UclkMidstepPadding;\n\n  \n  uint8_t      PcieGenSpeed[NUM_LINK_LEVELS];           \n  uint8_t      PcieLaneCount[NUM_LINK_LEVELS];          \n  uint16_t     LclkFreq[NUM_LINK_LEVELS];              \n\n  \n  uint16_t     FanStopTemp;          \n  uint16_t     FanStartTemp;         \n\n  uint16_t     FanGain[TEMP_COUNT];\n\n  uint16_t     FanPwmMin;\n  uint16_t     FanAcousticLimitRpm;\n  uint16_t     FanThrottlingRpm;\n  uint16_t     FanMaximumRpm;\n  uint16_t     MGpuFanBoostLimitRpm;  \n  uint16_t     FanTargetTemperature;\n  uint16_t     FanTargetGfxclk;\n  uint16_t     FanPadding16;\n  uint8_t      FanTempInputSelect;\n  uint8_t      FanPadding;\n  uint8_t      FanZeroRpmEnable; \n  uint8_t      FanTachEdgePerRev;\n\n  \n  int16_t      FuzzyFan_ErrorSetDelta;\n  int16_t      FuzzyFan_ErrorRateSetDelta;\n  int16_t      FuzzyFan_PwmSetDelta;\n  uint16_t     FuzzyFan_Reserved;\n\n  \n  \n  uint8_t           OverrideAvfsGb[AVFS_VOLTAGE_COUNT];\n  uint8_t           dBtcGbGfxDfllModelSelect;  \n  uint8_t           Padding8_Avfs;\n\n  QuadraticInt_t    qAvfsGb[AVFS_VOLTAGE_COUNT];              \n  DroopInt_t        dBtcGbGfxPll;         \n  DroopInt_t        dBtcGbGfxDfll;        \n  DroopInt_t        dBtcGbSoc;            \n  LinearInt_t       qAgingGb[AVFS_VOLTAGE_COUNT];          \n\n  PiecewiseLinearDroopInt_t   PiecewiseLinearDroopIntGfxDfll; \n\n  QuadraticInt_t    qStaticVoltageOffset[AVFS_VOLTAGE_COUNT]; \n\n  uint16_t          DcTol[AVFS_VOLTAGE_COUNT];            \n\n  uint8_t           DcBtcEnabled[AVFS_VOLTAGE_COUNT];\n  uint8_t           Padding8_GfxBtc[2];\n\n  uint16_t          DcBtcMin[AVFS_VOLTAGE_COUNT];       \n  uint16_t          DcBtcMax[AVFS_VOLTAGE_COUNT];       \n\n  uint16_t          DcBtcGb[AVFS_VOLTAGE_COUNT];       \n\n  \n  uint8_t           XgmiDpmPstates[NUM_XGMI_LEVELS]; \n  uint8_t           XgmiDpmSpare[2];\n\n  \n  uint32_t          DebugOverrides;\n  QuadraticInt_t    ReservedEquation0;\n  QuadraticInt_t    ReservedEquation1;\n  QuadraticInt_t    ReservedEquation2;\n  QuadraticInt_t    ReservedEquation3;\n\n  \n  uint8_t          CustomerVariant;\n\n    \n  uint8_t          VcBtcEnabled;\n  uint16_t         VcBtcVminT0;                 \n  uint16_t         VcBtcFixedVminAgingOffset;   \n  uint16_t         VcBtcVmin2PsmDegrationGb;    \n  uint32_t         VcBtcPsmA;                   \n  uint32_t         VcBtcPsmB;                   \n  uint32_t         VcBtcVminA;                  \n  uint32_t         VcBtcVminB;                  \n\n  \n  uint16_t         LedGpio;            \n  uint16_t         GfxPowerStagesGpio; \n\n  uint32_t         SkuReserved[63];\n\n\n\n  \n\n  \n  uint32_t     GamingClk[6];\n\n  \n  I2cControllerConfig_t  I2cControllers[NUM_I2C_CONTROLLERS];     \n\n  uint8_t      GpioScl;  \n  uint8_t      GpioSda;  \n  uint8_t      FchUsbPdSlaveAddr; \n  uint8_t      I2cSpare[1];\n\n  \n  uint8_t      VddGfxVrMapping;   \n  uint8_t      VddSocVrMapping;   \n  uint8_t      VddMem0VrMapping;  \n  uint8_t      VddMem1VrMapping;  \n\n  uint8_t      GfxUlvPhaseSheddingMask; \n  uint8_t      SocUlvPhaseSheddingMask; \n  uint8_t      VddciUlvPhaseSheddingMask; \n  uint8_t      MvddUlvPhaseSheddingMask; \n\n  \n  uint16_t     GfxMaxCurrent;   \n  int8_t       GfxOffset;       \n  uint8_t      Padding_TelemetryGfx;\n\n  uint16_t     SocMaxCurrent;   \n  int8_t       SocOffset;       \n  uint8_t      Padding_TelemetrySoc;\n\n  uint16_t     Mem0MaxCurrent;   \n  int8_t       Mem0Offset;       \n  uint8_t      Padding_TelemetryMem0;\n\n  uint16_t     Mem1MaxCurrent;   \n  int8_t       Mem1Offset;       \n  uint8_t      Padding_TelemetryMem1;\n\n  uint32_t     MvddRatio; \n\n  \n  uint8_t      AcDcGpio;        \n  uint8_t      AcDcPolarity;    \n  uint8_t      VR0HotGpio;      \n  uint8_t      VR0HotPolarity;  \n\n  uint8_t      VR1HotGpio;      \n  uint8_t      VR1HotPolarity;  \n  uint8_t      GthrGpio;        \n  uint8_t      GthrPolarity;    \n\n  \n  uint8_t      LedPin0;         \n  uint8_t      LedPin1;         \n  uint8_t      LedPin2;         \n  uint8_t      LedEnableMask;\n\n  uint8_t      LedPcie;        \n  uint8_t      LedError;       \n  uint8_t      LedSpare1[2];\n\n  \n\n  \n  uint8_t      PllGfxclkSpreadEnabled;   \n  uint8_t      PllGfxclkSpreadPercent;   \n  uint16_t     PllGfxclkSpreadFreq;      \n\n  \n  uint8_t      DfllGfxclkSpreadEnabled;   \n  uint8_t      DfllGfxclkSpreadPercent;   \n  uint16_t     DfllGfxclkSpreadFreq;      \n\n  \n  uint16_t     UclkSpreadPadding;\n  uint16_t     UclkSpreadFreq;      \n\n  \n  uint8_t      FclkSpreadEnabled;   \n  uint8_t      FclkSpreadPercent;   \n  uint16_t     FclkSpreadFreq;      \n\n  \n  uint32_t     MemoryChannelEnabled; \n\n  uint8_t      DramBitWidth; \n  uint8_t      PaddingMem1[3];\n\n  \n  uint16_t     TotalBoardPower;     \n  uint16_t     BoardPowerPadding; \n\n  \n  uint8_t      XgmiLinkSpeed   [NUM_XGMI_PSTATE_LEVELS];\n  uint8_t      XgmiLinkWidth   [NUM_XGMI_PSTATE_LEVELS];\n\n  uint16_t     XgmiFclkFreq    [NUM_XGMI_PSTATE_LEVELS];\n  uint16_t     XgmiSocVoltage  [NUM_XGMI_PSTATE_LEVELS];\n\n  \n  uint8_t      HsrEnabled;\n  uint8_t      VddqOffEnabled;\n  uint8_t      PaddingUmcFlags[2];\n\n  \n  uint8_t      UclkSpreadPercent[16];   \n\n  \n  uint32_t     BoardReserved[11];\n\n  \n\n  \n  uint32_t     MmHubPadding[8]; \n\n\n} PPTable_beige_goby_t;\n\ntypedef struct {\n  \n  uint16_t     GfxclkAverageLpfTau;\n  uint16_t     FclkAverageLpfTau;\n  uint16_t     UclkAverageLpfTau;\n  uint16_t     GfxActivityLpfTau;\n  uint16_t     UclkActivityLpfTau;\n  uint16_t     SocketPowerLpfTau;  \n  uint16_t     VcnClkAverageLpfTau;\n  uint16_t     padding16; \n} DriverSmuConfig_t;\n\ntypedef struct {\n  DriverSmuConfig_t DriverSmuConfig;\n\n  uint32_t     Spare[7];  \n  \n  uint32_t     MmHubPadding[8]; \n} DriverSmuConfigExternal_t;\n\ntypedef struct {\n  uint16_t               GfxclkFmin;           \n  uint16_t               GfxclkFmax;           \n  QuadraticInt_t         CustomGfxVfCurve;     \n  uint16_t               CustomCurveFmin;      \n  uint16_t               UclkFmin;             \n  uint16_t               UclkFmax;             \n  int16_t                OverDrivePct;         \n  uint16_t               FanMaximumRpm;\n  uint16_t               FanMinimumPwm;\n  uint16_t               FanAcousticLimitRpm;\n  uint16_t               FanTargetTemperature; \n  uint8_t                FanLinearPwmPoints[NUM_OD_FAN_MAX_POINTS];\n  uint8_t                FanLinearTempPoints[NUM_OD_FAN_MAX_POINTS];\n  uint16_t               MaxOpTemp;            \n  int16_t                VddGfxOffset;         \n  uint8_t                FanZeroRpmEnable;\n  uint8_t                FanZeroRpmStopTemp;\n  uint8_t                FanMode;\n  uint8_t                Padding[1];\n} OverDriveTable_t; \n\ntypedef struct {\n  OverDriveTable_t OverDriveTable;\n  uint32_t      Spare[8];  \n\n  uint32_t     MmHubPadding[8]; \n} OverDriveTableExternal_t;\n\ntypedef struct {\n  uint32_t CurrClock[PPCLK_COUNT];\n\n  uint16_t AverageGfxclkFrequencyPreDs;\n  uint16_t AverageGfxclkFrequencyPostDs;\n  uint16_t AverageFclkFrequencyPreDs;\n  uint16_t AverageFclkFrequencyPostDs;\n  uint16_t AverageUclkFrequencyPreDs  ;\n  uint16_t AverageUclkFrequencyPostDs  ;\n\n  \n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint8_t  CurrSocVoltageOffset  ;\n  uint8_t  CurrGfxVoltageOffset  ;\n  uint8_t  CurrMemVidOffset      ;\n  uint8_t  Padding8        ;\n  uint16_t AverageSocketPower    ;\n  uint16_t TemperatureEdge       ;\n  uint16_t TemperatureHotspot    ;\n  uint16_t TemperatureMem        ;\n  uint16_t TemperatureVrGfx      ;\n  uint16_t TemperatureVrMem0     ;\n  uint16_t TemperatureVrMem1     ;  \n  uint16_t TemperatureVrSoc      ;  \n  uint16_t TemperatureLiquid0    ;\n  uint16_t TemperatureLiquid1    ;  \n  uint16_t TemperaturePlx        ;\n  uint16_t Padding16             ;\n  uint32_t ThrottlerStatus       ; \n \n  uint8_t  LinkDpmLevel;\n  uint8_t  CurrFanPwm;\n  uint16_t CurrFanSpeed;\n\n  \n  \n  uint8_t D3HotEntryCountPerMode[D3HOT_SEQUENCE_COUNT];\n  uint8_t D3HotExitCountPerMode[D3HOT_SEQUENCE_COUNT];\n  uint8_t ArmMsgReceivedCountPerMode[D3HOT_SEQUENCE_COUNT];\n\n  \n  uint32_t EnergyAccumulator;\n  uint16_t AverageVclk0Frequency  ;\n  uint16_t AverageDclk0Frequency  ;  \n  uint16_t AverageVclk1Frequency  ;\n  uint16_t AverageDclk1Frequency  ;  \n  uint16_t VcnActivityPercentage  ; \n  uint8_t  PcieRate               ;\n  uint8_t  PcieWidth              ;\n  uint16_t AverageGfxclkFrequencyTarget;\n\n  uint16_t Padding16_2;\n} SmuMetrics_t;\n\ntypedef struct {\n  uint32_t CurrClock[PPCLK_COUNT];\n\n  uint16_t AverageGfxclkFrequencyPreDs;\n  uint16_t AverageGfxclkFrequencyPostDs;\n  uint16_t AverageFclkFrequencyPreDs;\n  uint16_t AverageFclkFrequencyPostDs;\n  uint16_t AverageUclkFrequencyPreDs  ;\n  uint16_t AverageUclkFrequencyPostDs  ;\n\n\n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint8_t  CurrSocVoltageOffset  ;\n  uint8_t  CurrGfxVoltageOffset  ;\n  uint8_t  CurrMemVidOffset      ;\n  uint8_t  Padding8        ;\n  uint16_t AverageSocketPower    ;\n  uint16_t TemperatureEdge       ;\n  uint16_t TemperatureHotspot    ;\n  uint16_t TemperatureMem        ;\n  uint16_t TemperatureVrGfx      ;\n  uint16_t TemperatureVrMem0     ;\n  uint16_t TemperatureVrMem1     ;\n  uint16_t TemperatureVrSoc      ;\n  uint16_t TemperatureLiquid0    ;\n  uint16_t TemperatureLiquid1    ;\n  uint16_t TemperaturePlx        ;\n  uint16_t Padding16             ;\n  uint32_t AccCnt                ;\n  uint8_t  ThrottlingPercentage[THROTTLER_COUNT];\n\n\n  uint8_t  LinkDpmLevel;\n  uint8_t  CurrFanPwm;\n  uint16_t CurrFanSpeed;\n\n  \n  \n  uint8_t D3HotEntryCountPerMode[D3HOT_SEQUENCE_COUNT];\n  uint8_t D3HotExitCountPerMode[D3HOT_SEQUENCE_COUNT];\n  uint8_t ArmMsgReceivedCountPerMode[D3HOT_SEQUENCE_COUNT];\n\n  \n  uint32_t EnergyAccumulator;\n  uint16_t AverageVclk0Frequency  ;\n  uint16_t AverageDclk0Frequency  ;\n  uint16_t AverageVclk1Frequency  ;\n  uint16_t AverageDclk1Frequency  ;\n  uint16_t VcnActivityPercentage  ; \n  uint8_t  PcieRate               ;\n  uint8_t  PcieWidth              ;\n  uint16_t AverageGfxclkFrequencyTarget;\n\n  uint16_t Padding16_2;\n} SmuMetrics_V2_t;\n\ntypedef struct {\n  uint32_t CurrClock[PPCLK_COUNT];\n\n  uint16_t AverageGfxclkFrequencyPreDs;\n  uint16_t AverageGfxclkFrequencyPostDs;\n  uint16_t AverageFclkFrequencyPreDs;\n  uint16_t AverageFclkFrequencyPostDs;\n  uint16_t AverageUclkFrequencyPreDs;\n  uint16_t AverageUclkFrequencyPostDs;\n\n\n  uint16_t AverageGfxActivity;\n  uint16_t AverageUclkActivity;\n  uint8_t  CurrSocVoltageOffset;\n  uint8_t  CurrGfxVoltageOffset;\n  uint8_t  CurrMemVidOffset;\n  uint8_t  Padding8;\n  uint16_t AverageSocketPower;\n  uint16_t TemperatureEdge;\n  uint16_t TemperatureHotspot;\n  uint16_t TemperatureMem;\n  uint16_t TemperatureVrGfx;\n  uint16_t TemperatureVrMem0;\n  uint16_t TemperatureVrMem1;\n  uint16_t TemperatureVrSoc;\n  uint16_t TemperatureLiquid0;\n  uint16_t TemperatureLiquid1;\n  uint16_t TemperaturePlx;\n  uint16_t Padding16;\n  uint32_t AccCnt;\n  uint8_t  ThrottlingPercentage[THROTTLER_COUNT];\n\n\n  uint8_t  LinkDpmLevel;\n  uint8_t  CurrFanPwm;\n  uint16_t CurrFanSpeed;\n\n  \n  \n  uint8_t D3HotEntryCountPerMode[D3HOT_SEQUENCE_COUNT];\n  uint8_t D3HotExitCountPerMode[D3HOT_SEQUENCE_COUNT];\n  uint8_t ArmMsgReceivedCountPerMode[D3HOT_SEQUENCE_COUNT];\n\n  \n  uint32_t EnergyAccumulator;\n  uint16_t AverageVclk0Frequency;\n  uint16_t AverageDclk0Frequency;\n  uint16_t AverageVclk1Frequency;\n  uint16_t AverageDclk1Frequency;\n  uint16_t VcnUsagePercentage0;\n  uint16_t VcnUsagePercentage1;\n  uint8_t  PcieRate;\n  uint8_t  PcieWidth;\n  uint16_t AverageGfxclkFrequencyTarget;\n\n  uint32_t PublicSerialNumLower32;\n  uint32_t PublicSerialNumUpper32;\n\n} SmuMetrics_V3_t;\n\ntypedef struct {\n\tuint32_t CurrClock[PPCLK_COUNT];\n\n\tuint16_t AverageGfxclkFrequencyPreDs;\n\tuint16_t AverageGfxclkFrequencyPostDs;\n\tuint16_t AverageFclkFrequencyPreDs;\n\tuint16_t AverageFclkFrequencyPostDs;\n\tuint16_t AverageUclkFrequencyPreDs;\n\tuint16_t AverageUclkFrequencyPostDs;\n\n\n\tuint16_t AverageGfxActivity;\n\tuint16_t AverageUclkActivity;\n\tuint8_t  CurrSocVoltageOffset;\n\tuint8_t  CurrGfxVoltageOffset;\n\tuint8_t  CurrMemVidOffset;\n\tuint8_t  Padding8;\n\tuint16_t AverageSocketPower;\n\tuint16_t TemperatureEdge;\n\tuint16_t TemperatureHotspot;\n\tuint16_t TemperatureMem;\n\tuint16_t TemperatureVrGfx;\n\tuint16_t TemperatureVrMem0;\n\tuint16_t TemperatureVrMem1;\n\tuint16_t TemperatureVrSoc;\n\tuint16_t TemperatureLiquid0;\n\tuint16_t TemperatureLiquid1;\n\tuint16_t TemperaturePlx;\n\tuint16_t Padding16;\n\tuint32_t AccCnt;\n\tuint8_t  ThrottlingPercentage[THROTTLER_COUNT];\n\n\n\tuint8_t  LinkDpmLevel;\n\tuint8_t  CurrFanPwm;\n\tuint16_t CurrFanSpeed;\n\n\t\n\t\n\tuint8_t D3HotEntryCountPerMode[D3HOT_SEQUENCE_COUNT];\n\tuint8_t D3HotExitCountPerMode[D3HOT_SEQUENCE_COUNT];\n\tuint8_t ArmMsgReceivedCountPerMode[D3HOT_SEQUENCE_COUNT];\n\n\t\n\tuint32_t EnergyAccumulator;\n\tuint16_t AverageVclk0Frequency;\n\tuint16_t AverageDclk0Frequency;\n\tuint16_t AverageVclk1Frequency;\n\tuint16_t AverageDclk1Frequency;\n\tuint16_t VcnUsagePercentage0;\n\tuint16_t VcnUsagePercentage1;\n\tuint8_t  PcieRate;\n\tuint8_t  PcieWidth;\n\tuint16_t AverageGfxclkFrequencyTarget;\n\n\tuint8_t  ApuSTAPMSmartShiftLimit;\n\tuint8_t  AverageApuSocketPower;\n\tuint8_t  ApuSTAPMLimit;\n\tuint8_t  Padding8_2;\n\n} SmuMetrics_V4_t;\n\ntypedef struct {\n  union {\n    SmuMetrics_t SmuMetrics;\n    SmuMetrics_V2_t SmuMetrics_V2;\n    SmuMetrics_V3_t SmuMetrics_V3;\n    SmuMetrics_V4_t SmuMetrics_V4;\n  };\n  uint32_t Spare[1];\n\n  \n  uint32_t     MmHubPadding[8]; \n} SmuMetricsExternal_t;\n\ntypedef struct {\n  uint16_t MinClock; \n  uint16_t MaxClock; \n  uint16_t MinUclk;\n  uint16_t MaxUclk;\n  \n  uint8_t  WmSetting;\n  uint8_t  Flags;\n  uint8_t  Padding[2];\n\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n\ntypedef enum {\n  WM_SOCCLK = 0,\n  WM_DCEFCLK,\n  WM_COUNT,\n} WM_CLOCK_e;\n\ntypedef enum {\n  WATERMARKS_CLOCK_RANGE = 0,\n  WATERMARKS_DUMMY_PSTATE,\n  WATERMARKS_MALL,\n  WATERMARKS_COUNT,\n} WATERMARKS_FLAGS_e;\n\ntypedef struct {\n  \n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n} Watermarks_t;\n\ntypedef struct {\n  Watermarks_t Watermarks;\n\n  uint32_t     MmHubPadding[8]; \n} WatermarksExternal_t;\n\ntypedef struct {\n  uint16_t avgPsmCount[67];\n  uint16_t minPsmCount[67];\n  float    avgPsmVoltage[67]; \n  float    minPsmVoltage[67];\n} AvfsDebugTable_t;\n\ntypedef struct {\n  AvfsDebugTable_t AvfsDebugTable;\n\n  uint32_t     MmHubPadding[8]; \n} AvfsDebugTableExternal_t;\n\ntypedef struct {\n  uint8_t  AvfsVersion;\n  uint8_t  Padding;\n\n  uint8_t  AvfsEn[AVFS_VOLTAGE_COUNT];\n  \n  uint8_t  OverrideVFT[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideAvfsGb[AVFS_VOLTAGE_COUNT];\n\n  uint8_t  OverrideTemperatures[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideVInversion[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideP2V[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideP2VCharzFreq[AVFS_VOLTAGE_COUNT];\n\n  int32_t VFT0_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT0_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT0_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t VFT1_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT1_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT1_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t VFT2_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT2_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t VFT2_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t AvfsGb0_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t AvfsGb0_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t AvfsGb0_b[AVFS_VOLTAGE_COUNT];  \n\n  int32_t AcBtcGb_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t AcBtcGb_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t AcBtcGb_b[AVFS_VOLTAGE_COUNT];  \n\n  uint32_t AvfsTempCold[AVFS_VOLTAGE_COUNT];\n  uint32_t AvfsTempMid[AVFS_VOLTAGE_COUNT];\n  uint32_t AvfsTempHot[AVFS_VOLTAGE_COUNT];\n\n  uint32_t VInversion[AVFS_VOLTAGE_COUNT]; \n\n\n  int32_t P2V_m1[AVFS_VOLTAGE_COUNT]; \n  int32_t P2V_m2[AVFS_VOLTAGE_COUNT]; \n  int32_t P2V_b[AVFS_VOLTAGE_COUNT];  \n\n  uint32_t P2VCharzFreq[AVFS_VOLTAGE_COUNT]; \n\n  uint32_t EnabledAvfsModules[3]; \n} AvfsFuseOverride_t;\n\ntypedef struct {\n  AvfsFuseOverride_t AvfsFuseOverride;\n\n  uint32_t     MmHubPadding[8]; \n} AvfsFuseOverrideExternal_t;\n\ntypedef struct {\n  uint8_t   Gfx_ActiveHystLimit;\n  uint8_t   Gfx_IdleHystLimit;\n  uint8_t   Gfx_FPS;\n  uint8_t   Gfx_MinActiveFreqType;\n  uint8_t   Gfx_BoosterFreqType; \n  uint8_t   Gfx_MinFreqStep;                \n  uint16_t  Gfx_MinActiveFreq;              \n  uint16_t  Gfx_BoosterFreq;                \n  uint16_t  Gfx_PD_Data_time_constant;      \n  uint32_t  Gfx_PD_Data_limit_a;            \n  uint32_t  Gfx_PD_Data_limit_b;            \n  uint32_t  Gfx_PD_Data_limit_c;            \n  uint32_t  Gfx_PD_Data_error_coeff;        \n  uint32_t  Gfx_PD_Data_error_rate_coeff;   \n  \n  uint8_t   Fclk_ActiveHystLimit;\n  uint8_t   Fclk_IdleHystLimit;\n  uint8_t   Fclk_FPS;\n  uint8_t   Fclk_MinActiveFreqType;\n  uint8_t   Fclk_BoosterFreqType; \n  uint8_t   Fclk_MinFreqStep;                \n  uint16_t  Fclk_MinActiveFreq;              \n  uint16_t  Fclk_BoosterFreq;                \n  uint16_t  Fclk_PD_Data_time_constant;      \n  uint32_t  Fclk_PD_Data_limit_a;            \n  uint32_t  Fclk_PD_Data_limit_b;            \n  uint32_t  Fclk_PD_Data_limit_c;            \n  uint32_t  Fclk_PD_Data_error_coeff;        \n  uint32_t  Fclk_PD_Data_error_rate_coeff;   \n  \n  uint8_t   Mem_ActiveHystLimit;\n  uint8_t   Mem_IdleHystLimit;\n  uint8_t   Mem_FPS;\n  uint8_t   Mem_MinActiveFreqType;\n  uint8_t   Mem_BoosterFreqType;\n  uint8_t   Mem_MinFreqStep;                \n  uint16_t  Mem_MinActiveFreq;              \n  uint16_t  Mem_BoosterFreq;                \n  uint16_t  Mem_PD_Data_time_constant;      \n  uint32_t  Mem_PD_Data_limit_a;            \n  uint32_t  Mem_PD_Data_limit_b;            \n  uint32_t  Mem_PD_Data_limit_c;            \n  uint32_t  Mem_PD_Data_error_coeff;        \n  uint32_t  Mem_PD_Data_error_rate_coeff;   \n\n  uint32_t  Mem_UpThreshold_Limit;          \n  uint8_t   Mem_UpHystLimit;\n  uint8_t   Mem_DownHystLimit;\n  uint16_t  Mem_Fps;\n\n} DpmActivityMonitorCoeffInt_t;\n\n\ntypedef struct {\n  DpmActivityMonitorCoeffInt_t DpmActivityMonitorCoeffInt;\n  uint32_t     MmHubPadding[8]; \n} DpmActivityMonitorCoeffIntExternal_t;\n\n\n#define WORKLOAD_PPLIB_DEFAULT_BIT        0 \n#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 1 \n#define WORKLOAD_PPLIB_POWER_SAVING_BIT   2 \n#define WORKLOAD_PPLIB_VIDEO_BIT          3 \n#define WORKLOAD_PPLIB_VR_BIT             4 \n#define WORKLOAD_PPLIB_COMPUTE_BIT        5 \n#define WORKLOAD_PPLIB_CUSTOM_BIT         6 \n#define WORKLOAD_PPLIB_W3D_BIT            7 \n#define WORKLOAD_PPLIB_COUNT              8 \n\n\n\n\n\n\n\n#define TABLE_TRANSFER_OK         0x0\n#define TABLE_TRANSFER_FAILED     0xFF\n\n\n#define TABLE_PPTABLE                 0\n#define TABLE_WATERMARKS              1\n#define TABLE_AVFS_PSM_DEBUG          2\n#define TABLE_AVFS_FUSE_OVERRIDE      3\n#define TABLE_PMSTATUSLOG             4\n#define TABLE_SMU_METRICS             5\n#define TABLE_DRIVER_SMU_CONFIG       6\n#define TABLE_ACTIVITY_MONITOR_COEFF  7\n#define TABLE_OVERDRIVE               8\n#define TABLE_I2C_COMMANDS            9\n#define TABLE_PACE                   10\n#define TABLE_ECCINFO                11\n#define TABLE_COUNT                  12\n\ntypedef struct {\n  float FlopsPerByteTable[RLC_PACE_TABLE_NUM_LEVELS];\n} RlcPaceFlopsPerByteOverride_t;\n\ntypedef struct {\n  RlcPaceFlopsPerByteOverride_t RlcPaceFlopsPerByteOverride;\n  \n  uint32_t     MmHubPadding[8]; \n} RlcPaceFlopsPerByteOverrideExternal_t;\n\n\n#define UCLK_SWITCH_SLOW 0\n#define UCLK_SWITCH_FAST 1\n#define UCLK_SWITCH_DUMMY 2\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}