|ADS131A0X
system_clock => system_clock.IN4
reset_n => reset_n.IN1
heartbeat <= heartbeat:heartbeat_uut.clock_pol
SPI_SCLK <= SPI_Master:SPI_Master_uut.SPI_SCLK
SPI_CS <= SPI_Master:SPI_Master_uut.SPI_CS
SPI_RESET <= SPI_Master:SPI_Master_uut.SPI_RESET
SPI_MOSI <= SPI_Master:SPI_Master_uut.SPI_MOSI
SPI_MISO => SPI_MISO.IN1
SPI_DRDY => SPI_DRDY.IN1
FIFO_WR_EN[0] <= FIFO_WR_EN[0].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WR_EN[1] <= FIFO_WR_EN[1].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WR_EN[2] <= FIFO_WR_EN[2].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WR_EN[3] <= FIFO_WR_EN[3].DB_MAX_OUTPUT_PORT_TYPE
FIFO_RD_EN[0] <= FIFO_RD_EN[0].DB_MAX_OUTPUT_PORT_TYPE
FIFO_RD_EN[1] <= <GND>
FIFO_RD_EN[2] <= <GND>
FIFO_RD_EN[3] <= <GND>
rdempty[0] <= my_fifo:my_fifo_uut0.rdempty
rdempty[1] <= my_fifo:my_fifo_uut1.rdempty
rdempty[2] <= my_fifo:my_fifo_uut2.rdempty
rdempty[3] <= my_fifo:my_fifo_uut3.rdempty
wrfull[0] <= my_fifo:my_fifo_uut0.wrfull
wrfull[1] <= my_fifo:my_fifo_uut1.wrfull
wrfull[2] <= my_fifo:my_fifo_uut2.wrfull
wrfull[3] <= my_fifo:my_fifo_uut3.wrfull
clock_4_167Mhz_debug <= SPI_Master:SPI_Master_uut.clock_4_167Mhz_debug
clock_8_333Mhz_debug <= SPI_Master:SPI_Master_uut.clock_8_333Mhz_debug
state[0] <= SPI_Master:SPI_Master_uut.state
state[1] <= SPI_Master:SPI_Master_uut.state
state[2] <= SPI_Master:SPI_Master_uut.state
state[3] <= SPI_Master:SPI_Master_uut.state
state[4] <= SPI_Master:SPI_Master_uut.state
state[5] <= SPI_Master:SPI_Master_uut.state
state_tracker_output[0] <= <GND>
state_tracker_output[1] <= <GND>
state_tracker_output[2] <= <GND>
state_tracker_output[3] <= <GND>
state_tracker_output[4] <= <GND>
spi_miso_data_output[0] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[1] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[2] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[3] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[4] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[5] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[6] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[7] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[8] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[9] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[10] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[11] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[12] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[13] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[14] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[15] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[16] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[17] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[18] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[19] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[20] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[21] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[22] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[23] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[24] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[25] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[26] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[27] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[28] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[29] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[30] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
spi_miso_data_output[31] <= SPI_Master:SPI_Master_uut.spi_miso_data_output
adc_init_state[0] <= SPI_Master:SPI_Master_uut.adc_init_state
adc_init_state[1] <= SPI_Master:SPI_Master_uut.adc_init_state
adc_init_state[2] <= SPI_Master:SPI_Master_uut.adc_init_state
adc_init_state[3] <= SPI_Master:SPI_Master_uut.adc_init_state
adc_init_state[4] <= SPI_Master:SPI_Master_uut.adc_init_state
adc_init_state[5] <= SPI_Master:SPI_Master_uut.adc_init_state
adc_init_state[6] <= SPI_Master:SPI_Master_uut.adc_init_state
adc_init_state[7] <= SPI_Master:SPI_Master_uut.adc_init_state
spi_bit_count[0] <= SPI_Master:SPI_Master_uut.spi_bit_count
spi_bit_count[1] <= SPI_Master:SPI_Master_uut.spi_bit_count
spi_bit_count[2] <= SPI_Master:SPI_Master_uut.spi_bit_count
spi_bit_count[3] <= SPI_Master:SPI_Master_uut.spi_bit_count
spi_bit_count[4] <= SPI_Master:SPI_Master_uut.spi_bit_count
spi_bit_count[5] <= SPI_Master:SPI_Master_uut.spi_bit_count
spi_bit_count[6] <= SPI_Master:SPI_Master_uut.spi_bit_count
spi_bit_count[7] <= SPI_Master:SPI_Master_uut.spi_bit_count
spi_bit_count[8] <= SPI_Master:SPI_Master_uut.spi_bit_count
spi_bit_count_32max[0] <= SPI_Master:SPI_Master_uut.spi_bit_count_32max
spi_bit_count_32max[1] <= SPI_Master:SPI_Master_uut.spi_bit_count_32max
spi_bit_count_32max[2] <= SPI_Master:SPI_Master_uut.spi_bit_count_32max
spi_bit_count_32max[3] <= SPI_Master:SPI_Master_uut.spi_bit_count_32max
spi_bit_count_32max[4] <= SPI_Master:SPI_Master_uut.spi_bit_count_32max
spi_bit_count_32max[5] <= SPI_Master:SPI_Master_uut.spi_bit_count_32max
spi_bit_count_32max[6] <= SPI_Master:SPI_Master_uut.spi_bit_count_32max
spi_bit_count_32max[7] <= SPI_Master:SPI_Master_uut.spi_bit_count_32max
signal_B_negedge <= SPI_Master:SPI_Master_uut.signal_B_negedge


|ADS131A0X|SPI_Master:SPI_Master_uut
system_clock => system_clock.IN1
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
reset_n => presentState.OUTPUTSELECT
SPI_MOSI <= SPI_MOSI_Temp.DB_MAX_OUTPUT_PORT_TYPE
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_MISO => spi_miso_data.DATAB
SPI_CS <= SPI_CS_Temp.DB_MAX_OUTPUT_PORT_TYPE
SPI_SCLK <= clock_synthesizer_toggle:uut1.clock_pol
SPI_RESET <= SPI_RESET_Temp.DB_MAX_OUTPUT_PORT_TYPE
SPI_DRDY => signal_B_sync[0].DATAIN
Channel0_Raw[0] <= Channel0_Raw_local[8].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[1] <= Channel0_Raw_local[9].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[2] <= Channel0_Raw_local[10].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[3] <= Channel0_Raw_local[11].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[4] <= Channel0_Raw_local[12].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[5] <= Channel0_Raw_local[13].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[6] <= Channel0_Raw_local[14].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[7] <= Channel0_Raw_local[15].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[8] <= Channel0_Raw_local[16].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[9] <= Channel0_Raw_local[17].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[10] <= Channel0_Raw_local[18].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[11] <= Channel0_Raw_local[19].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[12] <= Channel0_Raw_local[20].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[13] <= Channel0_Raw_local[21].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[14] <= Channel0_Raw_local[22].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[15] <= Channel0_Raw_local[23].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[16] <= Channel0_Raw_local[24].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[17] <= Channel0_Raw_local[25].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[18] <= Channel0_Raw_local[26].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[19] <= Channel0_Raw_local[27].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[20] <= Channel0_Raw_local[28].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[21] <= Channel0_Raw_local[29].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[22] <= Channel0_Raw_local[30].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[23] <= Channel0_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[24] <= Channel0_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[25] <= Channel0_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[26] <= Channel0_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[27] <= Channel0_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[28] <= Channel0_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[29] <= Channel0_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[30] <= Channel0_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel0_Raw[31] <= Channel0_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[0] <= Channel1_Raw_local[8].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[1] <= Channel1_Raw_local[9].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[2] <= Channel1_Raw_local[10].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[3] <= Channel1_Raw_local[11].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[4] <= Channel1_Raw_local[12].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[5] <= Channel1_Raw_local[13].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[6] <= Channel1_Raw_local[14].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[7] <= Channel1_Raw_local[15].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[8] <= Channel1_Raw_local[16].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[9] <= Channel1_Raw_local[17].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[10] <= Channel1_Raw_local[18].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[11] <= Channel1_Raw_local[19].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[12] <= Channel1_Raw_local[20].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[13] <= Channel1_Raw_local[21].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[14] <= Channel1_Raw_local[22].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[15] <= Channel1_Raw_local[23].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[16] <= Channel1_Raw_local[24].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[17] <= Channel1_Raw_local[25].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[18] <= Channel1_Raw_local[26].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[19] <= Channel1_Raw_local[27].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[20] <= Channel1_Raw_local[28].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[21] <= Channel1_Raw_local[29].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[22] <= Channel1_Raw_local[30].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[23] <= Channel1_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[24] <= Channel1_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[25] <= Channel1_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[26] <= Channel1_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[27] <= Channel1_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[28] <= Channel1_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[29] <= Channel1_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[30] <= Channel1_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel1_Raw[31] <= Channel1_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[0] <= Channel2_Raw_local[8].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[1] <= Channel2_Raw_local[9].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[2] <= Channel2_Raw_local[10].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[3] <= Channel2_Raw_local[11].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[4] <= Channel2_Raw_local[12].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[5] <= Channel2_Raw_local[13].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[6] <= Channel2_Raw_local[14].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[7] <= Channel2_Raw_local[15].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[8] <= Channel2_Raw_local[16].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[9] <= Channel2_Raw_local[17].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[10] <= Channel2_Raw_local[18].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[11] <= Channel2_Raw_local[19].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[12] <= Channel2_Raw_local[20].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[13] <= Channel2_Raw_local[21].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[14] <= Channel2_Raw_local[22].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[15] <= Channel2_Raw_local[23].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[16] <= Channel2_Raw_local[24].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[17] <= Channel2_Raw_local[25].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[18] <= Channel2_Raw_local[26].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[19] <= Channel2_Raw_local[27].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[20] <= Channel2_Raw_local[28].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[21] <= Channel2_Raw_local[29].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[22] <= Channel2_Raw_local[30].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[23] <= Channel2_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[24] <= Channel2_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[25] <= Channel2_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[26] <= Channel2_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[27] <= Channel2_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[28] <= Channel2_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[29] <= Channel2_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[30] <= Channel2_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel2_Raw[31] <= Channel2_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[0] <= Channel3_Raw_local[8].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[1] <= Channel3_Raw_local[9].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[2] <= Channel3_Raw_local[10].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[3] <= Channel3_Raw_local[11].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[4] <= Channel3_Raw_local[12].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[5] <= Channel3_Raw_local[13].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[6] <= Channel3_Raw_local[14].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[7] <= Channel3_Raw_local[15].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[8] <= Channel3_Raw_local[16].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[9] <= Channel3_Raw_local[17].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[10] <= Channel3_Raw_local[18].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[11] <= Channel3_Raw_local[19].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[12] <= Channel3_Raw_local[20].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[13] <= Channel3_Raw_local[21].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[14] <= Channel3_Raw_local[22].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[15] <= Channel3_Raw_local[23].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[16] <= Channel3_Raw_local[24].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[17] <= Channel3_Raw_local[25].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[18] <= Channel3_Raw_local[26].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[19] <= Channel3_Raw_local[27].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[20] <= Channel3_Raw_local[28].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[21] <= Channel3_Raw_local[29].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[22] <= Channel3_Raw_local[30].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[23] <= Channel3_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[24] <= Channel3_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[25] <= Channel3_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[26] <= Channel3_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[27] <= Channel3_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[28] <= Channel3_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[29] <= Channel3_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[30] <= Channel3_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
Channel3_Raw[31] <= Channel3_Raw_local[31].DB_MAX_OUTPUT_PORT_TYPE
FIFO_WR_EN[0] <= FIFO_WR_EN[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
FIFO_WR_EN[1] <= FIFO_WR_EN[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
FIFO_WR_EN[2] <= FIFO_WR_EN[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
FIFO_WR_EN[3] <= FIFO_WR_EN[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
clock_4_167Mhz_debug <= clock_synthesizer_toggle:uut1.clock_pol_assist
clock_8_333Mhz_debug <= clock_synthesizer:uut0.clock_pol
state[0] <= WideOr63.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= WideOr62.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= WideOr61.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= WideOr60.DB_MAX_OUTPUT_PORT_TYPE
state[4] <= WideOr59.DB_MAX_OUTPUT_PORT_TYPE
state[5] <= WideOr58.DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[0] <= spi_miso_data[0].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[1] <= spi_miso_data[1].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[2] <= spi_miso_data[2].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[3] <= spi_miso_data[3].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[4] <= spi_miso_data[4].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[5] <= spi_miso_data[5].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[6] <= spi_miso_data[6].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[7] <= spi_miso_data[7].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[8] <= spi_miso_data[8].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[9] <= spi_miso_data[9].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[10] <= spi_miso_data[10].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[11] <= spi_miso_data[11].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[12] <= spi_miso_data[12].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[13] <= spi_miso_data[13].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[14] <= spi_miso_data[14].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[15] <= spi_miso_data[15].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[16] <= spi_miso_data[16].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[17] <= spi_miso_data[17].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[18] <= spi_miso_data[18].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[19] <= spi_miso_data[19].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[20] <= spi_miso_data[20].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[21] <= spi_miso_data[21].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[22] <= spi_miso_data[22].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[23] <= spi_miso_data[23].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[24] <= spi_miso_data[24].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[25] <= spi_miso_data[25].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[26] <= spi_miso_data[26].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[27] <= spi_miso_data[27].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[28] <= spi_miso_data[28].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[29] <= spi_miso_data[29].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[30] <= spi_miso_data[30].DB_MAX_OUTPUT_PORT_TYPE
spi_miso_data_output[31] <= spi_miso_data[31].DB_MAX_OUTPUT_PORT_TYPE
adc_init_state[0] <= WideOr66.DB_MAX_OUTPUT_PORT_TYPE
adc_init_state[1] <= WideOr65.DB_MAX_OUTPUT_PORT_TYPE
adc_init_state[2] <= WideOr64.DB_MAX_OUTPUT_PORT_TYPE
adc_init_state[3] <= adc_init_state[3].DB_MAX_OUTPUT_PORT_TYPE
adc_init_state[4] <= <GND>
adc_init_state[5] <= <GND>
adc_init_state[6] <= <GND>
adc_init_state[7] <= <GND>
spi_bit_count[0] <= clock_synthesizer_toggle:uut1.spi_bit_count[0]
spi_bit_count[1] <= clock_synthesizer_toggle:uut1.spi_bit_count[1]
spi_bit_count[2] <= clock_synthesizer_toggle:uut1.spi_bit_count[2]
spi_bit_count[3] <= clock_synthesizer_toggle:uut1.spi_bit_count[3]
spi_bit_count[4] <= clock_synthesizer_toggle:uut1.spi_bit_count[4]
spi_bit_count[5] <= clock_synthesizer_toggle:uut1.spi_bit_count[5]
spi_bit_count[6] <= clock_synthesizer_toggle:uut1.spi_bit_count[6]
spi_bit_count[7] <= clock_synthesizer_toggle:uut1.spi_bit_count[7]
spi_bit_count[8] <= clock_synthesizer_toggle:uut1.spi_bit_count[8]
spi_bit_count_32max[0] <= spi_bit_count_32max[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count_32max[1] <= spi_bit_count_32max[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count_32max[2] <= spi_bit_count_32max[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count_32max[3] <= spi_bit_count_32max[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count_32max[4] <= spi_bit_count_32max[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count_32max[5] <= spi_bit_count_32max[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count_32max[6] <= spi_bit_count_32max[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count_32max[7] <= spi_bit_count_32max[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
signal_B_negedge <= signal_B_negedge.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer:uut0
input_clock => clock_state.CLK
input_clock => counter[0].CLK
input_clock => counter[1].CLK
input_clock => counter[2].CLK
input_clock => counter[3].CLK
input_clock => counter[4].CLK
input_clock => counter[5].CLK
input_clock => counter[6].CLK
input_clock => counter[7].CLK
input_clock => counter[8].CLK
input_clock => counter[9].CLK
input_clock => counter[10].CLK
input_clock => counter[11].CLK
input_clock => counter[12].CLK
input_clock => counter[13].CLK
input_clock => counter[14].CLK
input_clock => counter[15].CLK
input_clock => counter[16].CLK
input_clock => counter[17].CLK
input_clock => counter[18].CLK
input_clock => counter[19].CLK
input_clock => counter[20].CLK
input_clock => counter[21].CLK
input_clock => counter[22].CLK
input_clock => counter[23].CLK
input_clock => counter[24].CLK
input_clock => counter[25].CLK
input_clock => counter[26].CLK
input_clock => counter[27].CLK
input_clock => counter[28].CLK
input_clock => counter[29].CLK
input_clock => counter[30].CLK
input_clock => counter[31].CLK
clock_pol <= clock_state.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1
input_clock => spi_bit_count[0]~reg0.CLK
input_clock => spi_bit_count[1]~reg0.CLK
input_clock => spi_bit_count[2]~reg0.CLK
input_clock => spi_bit_count[3]~reg0.CLK
input_clock => spi_bit_count[4]~reg0.CLK
input_clock => spi_bit_count[5]~reg0.CLK
input_clock => spi_bit_count[6]~reg0.CLK
input_clock => spi_bit_count[7]~reg0.CLK
input_clock => spi_bit_count[8]~reg0.CLK
input_clock => clock_state.CLK
input_clock => counter[0].CLK
input_clock => counter[1].CLK
input_clock => counter[2].CLK
input_clock => counter[3].CLK
input_clock => counter[4].CLK
input_clock => counter[5].CLK
input_clock => counter[6].CLK
input_clock => counter[7].CLK
input_clock => counter[8].CLK
input_clock => counter[9].CLK
input_clock => counter[10].CLK
input_clock => counter[11].CLK
input_clock => counter[12].CLK
input_clock => counter[13].CLK
input_clock => counter[14].CLK
input_clock => counter[15].CLK
input_clock => counter[16].CLK
input_clock => counter[17].CLK
input_clock => counter[18].CLK
input_clock => counter[19].CLK
input_clock => counter[20].CLK
input_clock => counter[21].CLK
input_clock => counter[22].CLK
input_clock => counter[23].CLK
input_clock => counter[24].CLK
input_clock => counter[25].CLK
input_clock => counter[26].CLK
input_clock => counter[27].CLK
input_clock => counter[28].CLK
input_clock => counter[29].CLK
input_clock => counter[30].CLK
input_clock => counter[31].CLK
adc_init_completed_status => LessThan1.IN22
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => counter.OUTPUTSELECT
enable => clock_state.OUTPUTSELECT
enable => spi_bit_count.OUTPUTSELECT
enable => spi_bit_count.OUTPUTSELECT
enable => spi_bit_count.OUTPUTSELECT
enable => spi_bit_count.OUTPUTSELECT
enable => spi_bit_count.OUTPUTSELECT
enable => spi_bit_count.OUTPUTSELECT
enable => spi_bit_count.OUTPUTSELECT
enable => spi_bit_count.OUTPUTSELECT
enable => spi_bit_count.OUTPUTSELECT
clock_pol <= clock_pol.DB_MAX_OUTPUT_PORT_TYPE
clock_pol_assist <= clock_pol_assist.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count[0] <= spi_bit_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count[1] <= spi_bit_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count[2] <= spi_bit_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count[3] <= spi_bit_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count[4] <= spi_bit_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count[5] <= spi_bit_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count[6] <= spi_bit_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count[7] <= spi_bit_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_bit_count[8] <= spi_bit_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|heartbeat:heartbeat_uut
input_clock => clock_state.CLK
input_clock => counter[0].CLK
input_clock => counter[1].CLK
input_clock => counter[2].CLK
input_clock => counter[3].CLK
input_clock => counter[4].CLK
input_clock => counter[5].CLK
input_clock => counter[6].CLK
input_clock => counter[7].CLK
input_clock => counter[8].CLK
input_clock => counter[9].CLK
input_clock => counter[10].CLK
input_clock => counter[11].CLK
input_clock => counter[12].CLK
input_clock => counter[13].CLK
input_clock => counter[14].CLK
input_clock => counter[15].CLK
input_clock => counter[16].CLK
input_clock => counter[17].CLK
input_clock => counter[18].CLK
input_clock => counter[19].CLK
input_clock => counter[20].CLK
input_clock => counter[21].CLK
input_clock => counter[22].CLK
input_clock => counter[23].CLK
input_clock => counter[24].CLK
input_clock => counter[25].CLK
input_clock => counter[26].CLK
input_clock => counter[27].CLK
input_clock => counter[28].CLK
input_clock => counter[29].CLK
input_clock => counter[30].CLK
input_clock => counter[31].CLK
clock_pol <= clock_state.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut0
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component
data[0] => dcfifo_coo1:auto_generated.data[0]
data[1] => dcfifo_coo1:auto_generated.data[1]
data[2] => dcfifo_coo1:auto_generated.data[2]
data[3] => dcfifo_coo1:auto_generated.data[3]
data[4] => dcfifo_coo1:auto_generated.data[4]
data[5] => dcfifo_coo1:auto_generated.data[5]
data[6] => dcfifo_coo1:auto_generated.data[6]
data[7] => dcfifo_coo1:auto_generated.data[7]
data[8] => dcfifo_coo1:auto_generated.data[8]
data[9] => dcfifo_coo1:auto_generated.data[9]
data[10] => dcfifo_coo1:auto_generated.data[10]
data[11] => dcfifo_coo1:auto_generated.data[11]
data[12] => dcfifo_coo1:auto_generated.data[12]
data[13] => dcfifo_coo1:auto_generated.data[13]
data[14] => dcfifo_coo1:auto_generated.data[14]
data[15] => dcfifo_coo1:auto_generated.data[15]
data[16] => dcfifo_coo1:auto_generated.data[16]
data[17] => dcfifo_coo1:auto_generated.data[17]
data[18] => dcfifo_coo1:auto_generated.data[18]
data[19] => dcfifo_coo1:auto_generated.data[19]
data[20] => dcfifo_coo1:auto_generated.data[20]
data[21] => dcfifo_coo1:auto_generated.data[21]
data[22] => dcfifo_coo1:auto_generated.data[22]
data[23] => dcfifo_coo1:auto_generated.data[23]
data[24] => dcfifo_coo1:auto_generated.data[24]
data[25] => dcfifo_coo1:auto_generated.data[25]
data[26] => dcfifo_coo1:auto_generated.data[26]
data[27] => dcfifo_coo1:auto_generated.data[27]
data[28] => dcfifo_coo1:auto_generated.data[28]
data[29] => dcfifo_coo1:auto_generated.data[29]
data[30] => dcfifo_coo1:auto_generated.data[30]
data[31] => dcfifo_coo1:auto_generated.data[31]
q[0] <= dcfifo_coo1:auto_generated.q[0]
q[1] <= dcfifo_coo1:auto_generated.q[1]
q[2] <= dcfifo_coo1:auto_generated.q[2]
q[3] <= dcfifo_coo1:auto_generated.q[3]
q[4] <= dcfifo_coo1:auto_generated.q[4]
q[5] <= dcfifo_coo1:auto_generated.q[5]
q[6] <= dcfifo_coo1:auto_generated.q[6]
q[7] <= dcfifo_coo1:auto_generated.q[7]
q[8] <= dcfifo_coo1:auto_generated.q[8]
q[9] <= dcfifo_coo1:auto_generated.q[9]
q[10] <= dcfifo_coo1:auto_generated.q[10]
q[11] <= dcfifo_coo1:auto_generated.q[11]
q[12] <= dcfifo_coo1:auto_generated.q[12]
q[13] <= dcfifo_coo1:auto_generated.q[13]
q[14] <= dcfifo_coo1:auto_generated.q[14]
q[15] <= dcfifo_coo1:auto_generated.q[15]
q[16] <= dcfifo_coo1:auto_generated.q[16]
q[17] <= dcfifo_coo1:auto_generated.q[17]
q[18] <= dcfifo_coo1:auto_generated.q[18]
q[19] <= dcfifo_coo1:auto_generated.q[19]
q[20] <= dcfifo_coo1:auto_generated.q[20]
q[21] <= dcfifo_coo1:auto_generated.q[21]
q[22] <= dcfifo_coo1:auto_generated.q[22]
q[23] <= dcfifo_coo1:auto_generated.q[23]
q[24] <= dcfifo_coo1:auto_generated.q[24]
q[25] <= dcfifo_coo1:auto_generated.q[25]
q[26] <= dcfifo_coo1:auto_generated.q[26]
q[27] <= dcfifo_coo1:auto_generated.q[27]
q[28] <= dcfifo_coo1:auto_generated.q[28]
q[29] <= dcfifo_coo1:auto_generated.q[29]
q[30] <= dcfifo_coo1:auto_generated.q[30]
q[31] <= dcfifo_coo1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_coo1:auto_generated.rdclk
rdreq => dcfifo_coo1:auto_generated.rdreq
wrclk => dcfifo_coo1:auto_generated.wrclk
wrreq => dcfifo_coo1:auto_generated.wrreq
aclr => dcfifo_coo1:auto_generated.aclr
rdempty <= dcfifo_coo1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_coo1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated
aclr => a_graycounter_h57:rdptr_g1p.aclr
aclr => a_graycounter_djc:wrptr_g1p.aclr
aclr => altsyncram_uq81:fifo_ram.aclr1
aclr => delayed_wrptr_g[3].IN0
aclr => rdptr_g[3].IN0
aclr => wrptr_g[3].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_uq81:fifo_ram.data_a[0]
data[1] => altsyncram_uq81:fifo_ram.data_a[1]
data[2] => altsyncram_uq81:fifo_ram.data_a[2]
data[3] => altsyncram_uq81:fifo_ram.data_a[3]
data[4] => altsyncram_uq81:fifo_ram.data_a[4]
data[5] => altsyncram_uq81:fifo_ram.data_a[5]
data[6] => altsyncram_uq81:fifo_ram.data_a[6]
data[7] => altsyncram_uq81:fifo_ram.data_a[7]
data[8] => altsyncram_uq81:fifo_ram.data_a[8]
data[9] => altsyncram_uq81:fifo_ram.data_a[9]
data[10] => altsyncram_uq81:fifo_ram.data_a[10]
data[11] => altsyncram_uq81:fifo_ram.data_a[11]
data[12] => altsyncram_uq81:fifo_ram.data_a[12]
data[13] => altsyncram_uq81:fifo_ram.data_a[13]
data[14] => altsyncram_uq81:fifo_ram.data_a[14]
data[15] => altsyncram_uq81:fifo_ram.data_a[15]
data[16] => altsyncram_uq81:fifo_ram.data_a[16]
data[17] => altsyncram_uq81:fifo_ram.data_a[17]
data[18] => altsyncram_uq81:fifo_ram.data_a[18]
data[19] => altsyncram_uq81:fifo_ram.data_a[19]
data[20] => altsyncram_uq81:fifo_ram.data_a[20]
data[21] => altsyncram_uq81:fifo_ram.data_a[21]
data[22] => altsyncram_uq81:fifo_ram.data_a[22]
data[23] => altsyncram_uq81:fifo_ram.data_a[23]
data[24] => altsyncram_uq81:fifo_ram.data_a[24]
data[25] => altsyncram_uq81:fifo_ram.data_a[25]
data[26] => altsyncram_uq81:fifo_ram.data_a[26]
data[27] => altsyncram_uq81:fifo_ram.data_a[27]
data[28] => altsyncram_uq81:fifo_ram.data_a[28]
data[29] => altsyncram_uq81:fifo_ram.data_a[29]
data[30] => altsyncram_uq81:fifo_ram.data_a[30]
data[31] => altsyncram_uq81:fifo_ram.data_a[31]
q[0] <= altsyncram_uq81:fifo_ram.q_b[0]
q[1] <= altsyncram_uq81:fifo_ram.q_b[1]
q[2] <= altsyncram_uq81:fifo_ram.q_b[2]
q[3] <= altsyncram_uq81:fifo_ram.q_b[3]
q[4] <= altsyncram_uq81:fifo_ram.q_b[4]
q[5] <= altsyncram_uq81:fifo_ram.q_b[5]
q[6] <= altsyncram_uq81:fifo_ram.q_b[6]
q[7] <= altsyncram_uq81:fifo_ram.q_b[7]
q[8] <= altsyncram_uq81:fifo_ram.q_b[8]
q[9] <= altsyncram_uq81:fifo_ram.q_b[9]
q[10] <= altsyncram_uq81:fifo_ram.q_b[10]
q[11] <= altsyncram_uq81:fifo_ram.q_b[11]
q[12] <= altsyncram_uq81:fifo_ram.q_b[12]
q[13] <= altsyncram_uq81:fifo_ram.q_b[13]
q[14] <= altsyncram_uq81:fifo_ram.q_b[14]
q[15] <= altsyncram_uq81:fifo_ram.q_b[15]
q[16] <= altsyncram_uq81:fifo_ram.q_b[16]
q[17] <= altsyncram_uq81:fifo_ram.q_b[17]
q[18] <= altsyncram_uq81:fifo_ram.q_b[18]
q[19] <= altsyncram_uq81:fifo_ram.q_b[19]
q[20] <= altsyncram_uq81:fifo_ram.q_b[20]
q[21] <= altsyncram_uq81:fifo_ram.q_b[21]
q[22] <= altsyncram_uq81:fifo_ram.q_b[22]
q[23] <= altsyncram_uq81:fifo_ram.q_b[23]
q[24] <= altsyncram_uq81:fifo_ram.q_b[24]
q[25] <= altsyncram_uq81:fifo_ram.q_b[25]
q[26] <= altsyncram_uq81:fifo_ram.q_b[26]
q[27] <= altsyncram_uq81:fifo_ram.q_b[27]
q[28] <= altsyncram_uq81:fifo_ram.q_b[28]
q[29] <= altsyncram_uq81:fifo_ram.q_b[29]
q[30] <= altsyncram_uq81:fifo_ram.q_b[30]
q[31] <= altsyncram_uq81:fifo_ram.q_b[31]
rdclk => a_graycounter_h57:rdptr_g1p.clock
rdclk => altsyncram_uq81:fifo_ram.clock1
rdclk => alt_synch_pipe_rnl:rs_dgwp.clock
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_djc:wrptr_g1p.clock
wrclk => altsyncram_uq81:fifo_ram.clock0
wrclk => alt_synch_pipe_snl:ws_dgrp.clock
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => parity6.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p
aclr => counter7a1.IN0
aclr => counter7a0.IN0
aclr => parity8.IN0
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
aclr1 => ram_block9a16.CLR1
aclr1 => ram_block9a17.CLR1
aclr1 => ram_block9a18.CLR1
aclr1 => ram_block9a19.CLR1
aclr1 => ram_block9a20.CLR1
aclr1 => ram_block9a21.CLR1
aclr1 => ram_block9a22.CLR1
aclr1 => ram_block9a23.CLR1
aclr1 => ram_block9a24.CLR1
aclr1 => ram_block9a25.CLR1
aclr1 => ram_block9a26.CLR1
aclr1 => ram_block9a27.CLR1
aclr1 => ram_block9a28.CLR1
aclr1 => ram_block9a29.CLR1
aclr1 => ram_block9a30.CLR1
aclr1 => ram_block9a31.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[0] => ram_block9a17.PORTAADDR
address_a[0] => ram_block9a18.PORTAADDR
address_a[0] => ram_block9a19.PORTAADDR
address_a[0] => ram_block9a20.PORTAADDR
address_a[0] => ram_block9a21.PORTAADDR
address_a[0] => ram_block9a22.PORTAADDR
address_a[0] => ram_block9a23.PORTAADDR
address_a[0] => ram_block9a24.PORTAADDR
address_a[0] => ram_block9a25.PORTAADDR
address_a[0] => ram_block9a26.PORTAADDR
address_a[0] => ram_block9a27.PORTAADDR
address_a[0] => ram_block9a28.PORTAADDR
address_a[0] => ram_block9a29.PORTAADDR
address_a[0] => ram_block9a30.PORTAADDR
address_a[0] => ram_block9a31.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[1] => ram_block9a17.PORTAADDR1
address_a[1] => ram_block9a18.PORTAADDR1
address_a[1] => ram_block9a19.PORTAADDR1
address_a[1] => ram_block9a20.PORTAADDR1
address_a[1] => ram_block9a21.PORTAADDR1
address_a[1] => ram_block9a22.PORTAADDR1
address_a[1] => ram_block9a23.PORTAADDR1
address_a[1] => ram_block9a24.PORTAADDR1
address_a[1] => ram_block9a25.PORTAADDR1
address_a[1] => ram_block9a26.PORTAADDR1
address_a[1] => ram_block9a27.PORTAADDR1
address_a[1] => ram_block9a28.PORTAADDR1
address_a[1] => ram_block9a29.PORTAADDR1
address_a[1] => ram_block9a30.PORTAADDR1
address_a[1] => ram_block9a31.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[2] => ram_block9a17.PORTAADDR2
address_a[2] => ram_block9a18.PORTAADDR2
address_a[2] => ram_block9a19.PORTAADDR2
address_a[2] => ram_block9a20.PORTAADDR2
address_a[2] => ram_block9a21.PORTAADDR2
address_a[2] => ram_block9a22.PORTAADDR2
address_a[2] => ram_block9a23.PORTAADDR2
address_a[2] => ram_block9a24.PORTAADDR2
address_a[2] => ram_block9a25.PORTAADDR2
address_a[2] => ram_block9a26.PORTAADDR2
address_a[2] => ram_block9a27.PORTAADDR2
address_a[2] => ram_block9a28.PORTAADDR2
address_a[2] => ram_block9a29.PORTAADDR2
address_a[2] => ram_block9a30.PORTAADDR2
address_a[2] => ram_block9a31.PORTAADDR2
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[0] => ram_block9a17.PORTBADDR
address_b[0] => ram_block9a18.PORTBADDR
address_b[0] => ram_block9a19.PORTBADDR
address_b[0] => ram_block9a20.PORTBADDR
address_b[0] => ram_block9a21.PORTBADDR
address_b[0] => ram_block9a22.PORTBADDR
address_b[0] => ram_block9a23.PORTBADDR
address_b[0] => ram_block9a24.PORTBADDR
address_b[0] => ram_block9a25.PORTBADDR
address_b[0] => ram_block9a26.PORTBADDR
address_b[0] => ram_block9a27.PORTBADDR
address_b[0] => ram_block9a28.PORTBADDR
address_b[0] => ram_block9a29.PORTBADDR
address_b[0] => ram_block9a30.PORTBADDR
address_b[0] => ram_block9a31.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[1] => ram_block9a17.PORTBADDR1
address_b[1] => ram_block9a18.PORTBADDR1
address_b[1] => ram_block9a19.PORTBADDR1
address_b[1] => ram_block9a20.PORTBADDR1
address_b[1] => ram_block9a21.PORTBADDR1
address_b[1] => ram_block9a22.PORTBADDR1
address_b[1] => ram_block9a23.PORTBADDR1
address_b[1] => ram_block9a24.PORTBADDR1
address_b[1] => ram_block9a25.PORTBADDR1
address_b[1] => ram_block9a26.PORTBADDR1
address_b[1] => ram_block9a27.PORTBADDR1
address_b[1] => ram_block9a28.PORTBADDR1
address_b[1] => ram_block9a29.PORTBADDR1
address_b[1] => ram_block9a30.PORTBADDR1
address_b[1] => ram_block9a31.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[2] => ram_block9a17.PORTBADDR2
address_b[2] => ram_block9a18.PORTBADDR2
address_b[2] => ram_block9a19.PORTBADDR2
address_b[2] => ram_block9a20.PORTBADDR2
address_b[2] => ram_block9a21.PORTBADDR2
address_b[2] => ram_block9a22.PORTBADDR2
address_b[2] => ram_block9a23.PORTBADDR2
address_b[2] => ram_block9a24.PORTBADDR2
address_b[2] => ram_block9a25.PORTBADDR2
address_b[2] => ram_block9a26.PORTBADDR2
address_b[2] => ram_block9a27.PORTBADDR2
address_b[2] => ram_block9a28.PORTBADDR2
address_b[2] => ram_block9a29.PORTBADDR2
address_b[2] => ram_block9a30.PORTBADDR2
address_b[2] => ram_block9a31.PORTBADDR2
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
addressstall_b => ram_block9a17.PORTBADDRSTALL
addressstall_b => ram_block9a18.PORTBADDRSTALL
addressstall_b => ram_block9a19.PORTBADDRSTALL
addressstall_b => ram_block9a20.PORTBADDRSTALL
addressstall_b => ram_block9a21.PORTBADDRSTALL
addressstall_b => ram_block9a22.PORTBADDRSTALL
addressstall_b => ram_block9a23.PORTBADDRSTALL
addressstall_b => ram_block9a24.PORTBADDRSTALL
addressstall_b => ram_block9a25.PORTBADDRSTALL
addressstall_b => ram_block9a26.PORTBADDRSTALL
addressstall_b => ram_block9a27.PORTBADDRSTALL
addressstall_b => ram_block9a28.PORTBADDRSTALL
addressstall_b => ram_block9a29.PORTBADDRSTALL
addressstall_b => ram_block9a30.PORTBADDRSTALL
addressstall_b => ram_block9a31.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock0 => ram_block9a17.CLK0
clock0 => ram_block9a18.CLK0
clock0 => ram_block9a19.CLK0
clock0 => ram_block9a20.CLK0
clock0 => ram_block9a21.CLK0
clock0 => ram_block9a22.CLK0
clock0 => ram_block9a23.CLK0
clock0 => ram_block9a24.CLK0
clock0 => ram_block9a25.CLK0
clock0 => ram_block9a26.CLK0
clock0 => ram_block9a27.CLK0
clock0 => ram_block9a28.CLK0
clock0 => ram_block9a29.CLK0
clock0 => ram_block9a30.CLK0
clock0 => ram_block9a31.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clock1 => ram_block9a17.CLK1
clock1 => ram_block9a18.CLK1
clock1 => ram_block9a19.CLK1
clock1 => ram_block9a20.CLK1
clock1 => ram_block9a21.CLK1
clock1 => ram_block9a22.CLK1
clock1 => ram_block9a23.CLK1
clock1 => ram_block9a24.CLK1
clock1 => ram_block9a25.CLK1
clock1 => ram_block9a26.CLK1
clock1 => ram_block9a27.CLK1
clock1 => ram_block9a28.CLK1
clock1 => ram_block9a29.CLK1
clock1 => ram_block9a30.CLK1
clock1 => ram_block9a31.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
clocken1 => ram_block9a17.ENA1
clocken1 => ram_block9a18.ENA1
clocken1 => ram_block9a19.ENA1
clocken1 => ram_block9a20.ENA1
clocken1 => ram_block9a21.ENA1
clocken1 => ram_block9a22.ENA1
clocken1 => ram_block9a23.ENA1
clocken1 => ram_block9a24.ENA1
clocken1 => ram_block9a25.ENA1
clocken1 => ram_block9a26.ENA1
clocken1 => ram_block9a27.ENA1
clocken1 => ram_block9a28.ENA1
clocken1 => ram_block9a29.ENA1
clocken1 => ram_block9a30.ENA1
clocken1 => ram_block9a31.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
data_a[17] => ram_block9a17.PORTADATAIN
data_a[18] => ram_block9a18.PORTADATAIN
data_a[19] => ram_block9a19.PORTADATAIN
data_a[20] => ram_block9a20.PORTADATAIN
data_a[21] => ram_block9a21.PORTADATAIN
data_a[22] => ram_block9a22.PORTADATAIN
data_a[23] => ram_block9a23.PORTADATAIN
data_a[24] => ram_block9a24.PORTADATAIN
data_a[25] => ram_block9a25.PORTADATAIN
data_a[26] => ram_block9a26.PORTADATAIN
data_a[27] => ram_block9a27.PORTADATAIN
data_a[28] => ram_block9a28.PORTADATAIN
data_a[29] => ram_block9a29.PORTADATAIN
data_a[30] => ram_block9a30.PORTADATAIN
data_a[31] => ram_block9a31.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
q_b[17] <= ram_block9a17.PORTBDATAOUT
q_b[18] <= ram_block9a18.PORTBDATAOUT
q_b[19] <= ram_block9a19.PORTBDATAOUT
q_b[20] <= ram_block9a20.PORTBDATAOUT
q_b[21] <= ram_block9a21.PORTBDATAOUT
q_b[22] <= ram_block9a22.PORTBDATAOUT
q_b[23] <= ram_block9a23.PORTBDATAOUT
q_b[24] <= ram_block9a24.PORTBDATAOUT
q_b[25] <= ram_block9a25.PORTBDATAOUT
q_b[26] <= ram_block9a26.PORTBDATAOUT
q_b[27] <= ram_block9a27.PORTBDATAOUT
q_b[28] <= ram_block9a28.PORTBDATAOUT
q_b[29] <= ram_block9a29.PORTBDATAOUT
q_b[30] <= ram_block9a30.PORTBDATAOUT
q_b[31] <= ram_block9a31.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0
wren_a => ram_block9a16.PORTAWE
wren_a => ram_block9a16.ENA0
wren_a => ram_block9a17.PORTAWE
wren_a => ram_block9a17.ENA0
wren_a => ram_block9a18.PORTAWE
wren_a => ram_block9a18.ENA0
wren_a => ram_block9a19.PORTAWE
wren_a => ram_block9a19.ENA0
wren_a => ram_block9a20.PORTAWE
wren_a => ram_block9a20.ENA0
wren_a => ram_block9a21.PORTAWE
wren_a => ram_block9a21.ENA0
wren_a => ram_block9a22.PORTAWE
wren_a => ram_block9a22.ENA0
wren_a => ram_block9a23.PORTAWE
wren_a => ram_block9a23.ENA0
wren_a => ram_block9a24.PORTAWE
wren_a => ram_block9a24.ENA0
wren_a => ram_block9a25.PORTAWE
wren_a => ram_block9a25.ENA0
wren_a => ram_block9a26.PORTAWE
wren_a => ram_block9a26.ENA0
wren_a => ram_block9a27.PORTAWE
wren_a => ram_block9a27.ENA0
wren_a => ram_block9a28.PORTAWE
wren_a => ram_block9a28.ENA0
wren_a => ram_block9a29.PORTAWE
wren_a => ram_block9a29.ENA0
wren_a => ram_block9a30.PORTAWE
wren_a => ram_block9a30.ENA0
wren_a => ram_block9a31.PORTAWE
wren_a => ram_block9a31.ENA0


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
clock => dffpipe_cd9:dffpipe10.clock
clrn => dffpipe_cd9:dffpipe10.clrn
d[0] => dffpipe_cd9:dffpipe10.d[0]
d[1] => dffpipe_cd9:dffpipe10.d[1]
d[2] => dffpipe_cd9:dffpipe10.d[2]
d[3] => dffpipe_cd9:dffpipe10.d[3]
q[0] <= dffpipe_cd9:dffpipe10.q[0]
q[1] <= dffpipe_cd9:dffpipe10.q[1]
q[2] <= dffpipe_cd9:dffpipe10.q[2]
q[3] <= dffpipe_cd9:dffpipe10.q[3]


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp
clock => dffpipe_dd9:dffpipe13.clock
clrn => dffpipe_dd9:dffpipe13.clrn
d[0] => dffpipe_dd9:dffpipe13.d[0]
d[1] => dffpipe_dd9:dffpipe13.d[1]
d[2] => dffpipe_dd9:dffpipe13.d[2]
d[3] => dffpipe_dd9:dffpipe13.d[3]
q[0] <= dffpipe_dd9:dffpipe13.q[0]
q[1] <= dffpipe_dd9:dffpipe13.q[1]
q[2] <= dffpipe_dd9:dffpipe13.q[2]
q[3] <= dffpipe_dd9:dffpipe13.q[3]


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ADS131A0X|my_fifo:my_fifo_uut1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component
data[0] => dcfifo_coo1:auto_generated.data[0]
data[1] => dcfifo_coo1:auto_generated.data[1]
data[2] => dcfifo_coo1:auto_generated.data[2]
data[3] => dcfifo_coo1:auto_generated.data[3]
data[4] => dcfifo_coo1:auto_generated.data[4]
data[5] => dcfifo_coo1:auto_generated.data[5]
data[6] => dcfifo_coo1:auto_generated.data[6]
data[7] => dcfifo_coo1:auto_generated.data[7]
data[8] => dcfifo_coo1:auto_generated.data[8]
data[9] => dcfifo_coo1:auto_generated.data[9]
data[10] => dcfifo_coo1:auto_generated.data[10]
data[11] => dcfifo_coo1:auto_generated.data[11]
data[12] => dcfifo_coo1:auto_generated.data[12]
data[13] => dcfifo_coo1:auto_generated.data[13]
data[14] => dcfifo_coo1:auto_generated.data[14]
data[15] => dcfifo_coo1:auto_generated.data[15]
data[16] => dcfifo_coo1:auto_generated.data[16]
data[17] => dcfifo_coo1:auto_generated.data[17]
data[18] => dcfifo_coo1:auto_generated.data[18]
data[19] => dcfifo_coo1:auto_generated.data[19]
data[20] => dcfifo_coo1:auto_generated.data[20]
data[21] => dcfifo_coo1:auto_generated.data[21]
data[22] => dcfifo_coo1:auto_generated.data[22]
data[23] => dcfifo_coo1:auto_generated.data[23]
data[24] => dcfifo_coo1:auto_generated.data[24]
data[25] => dcfifo_coo1:auto_generated.data[25]
data[26] => dcfifo_coo1:auto_generated.data[26]
data[27] => dcfifo_coo1:auto_generated.data[27]
data[28] => dcfifo_coo1:auto_generated.data[28]
data[29] => dcfifo_coo1:auto_generated.data[29]
data[30] => dcfifo_coo1:auto_generated.data[30]
data[31] => dcfifo_coo1:auto_generated.data[31]
q[0] <= dcfifo_coo1:auto_generated.q[0]
q[1] <= dcfifo_coo1:auto_generated.q[1]
q[2] <= dcfifo_coo1:auto_generated.q[2]
q[3] <= dcfifo_coo1:auto_generated.q[3]
q[4] <= dcfifo_coo1:auto_generated.q[4]
q[5] <= dcfifo_coo1:auto_generated.q[5]
q[6] <= dcfifo_coo1:auto_generated.q[6]
q[7] <= dcfifo_coo1:auto_generated.q[7]
q[8] <= dcfifo_coo1:auto_generated.q[8]
q[9] <= dcfifo_coo1:auto_generated.q[9]
q[10] <= dcfifo_coo1:auto_generated.q[10]
q[11] <= dcfifo_coo1:auto_generated.q[11]
q[12] <= dcfifo_coo1:auto_generated.q[12]
q[13] <= dcfifo_coo1:auto_generated.q[13]
q[14] <= dcfifo_coo1:auto_generated.q[14]
q[15] <= dcfifo_coo1:auto_generated.q[15]
q[16] <= dcfifo_coo1:auto_generated.q[16]
q[17] <= dcfifo_coo1:auto_generated.q[17]
q[18] <= dcfifo_coo1:auto_generated.q[18]
q[19] <= dcfifo_coo1:auto_generated.q[19]
q[20] <= dcfifo_coo1:auto_generated.q[20]
q[21] <= dcfifo_coo1:auto_generated.q[21]
q[22] <= dcfifo_coo1:auto_generated.q[22]
q[23] <= dcfifo_coo1:auto_generated.q[23]
q[24] <= dcfifo_coo1:auto_generated.q[24]
q[25] <= dcfifo_coo1:auto_generated.q[25]
q[26] <= dcfifo_coo1:auto_generated.q[26]
q[27] <= dcfifo_coo1:auto_generated.q[27]
q[28] <= dcfifo_coo1:auto_generated.q[28]
q[29] <= dcfifo_coo1:auto_generated.q[29]
q[30] <= dcfifo_coo1:auto_generated.q[30]
q[31] <= dcfifo_coo1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_coo1:auto_generated.rdclk
rdreq => dcfifo_coo1:auto_generated.rdreq
wrclk => dcfifo_coo1:auto_generated.wrclk
wrreq => dcfifo_coo1:auto_generated.wrreq
aclr => dcfifo_coo1:auto_generated.aclr
rdempty <= dcfifo_coo1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_coo1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated
aclr => a_graycounter_h57:rdptr_g1p.aclr
aclr => a_graycounter_djc:wrptr_g1p.aclr
aclr => altsyncram_uq81:fifo_ram.aclr1
aclr => delayed_wrptr_g[3].IN0
aclr => rdptr_g[3].IN0
aclr => wrptr_g[3].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_uq81:fifo_ram.data_a[0]
data[1] => altsyncram_uq81:fifo_ram.data_a[1]
data[2] => altsyncram_uq81:fifo_ram.data_a[2]
data[3] => altsyncram_uq81:fifo_ram.data_a[3]
data[4] => altsyncram_uq81:fifo_ram.data_a[4]
data[5] => altsyncram_uq81:fifo_ram.data_a[5]
data[6] => altsyncram_uq81:fifo_ram.data_a[6]
data[7] => altsyncram_uq81:fifo_ram.data_a[7]
data[8] => altsyncram_uq81:fifo_ram.data_a[8]
data[9] => altsyncram_uq81:fifo_ram.data_a[9]
data[10] => altsyncram_uq81:fifo_ram.data_a[10]
data[11] => altsyncram_uq81:fifo_ram.data_a[11]
data[12] => altsyncram_uq81:fifo_ram.data_a[12]
data[13] => altsyncram_uq81:fifo_ram.data_a[13]
data[14] => altsyncram_uq81:fifo_ram.data_a[14]
data[15] => altsyncram_uq81:fifo_ram.data_a[15]
data[16] => altsyncram_uq81:fifo_ram.data_a[16]
data[17] => altsyncram_uq81:fifo_ram.data_a[17]
data[18] => altsyncram_uq81:fifo_ram.data_a[18]
data[19] => altsyncram_uq81:fifo_ram.data_a[19]
data[20] => altsyncram_uq81:fifo_ram.data_a[20]
data[21] => altsyncram_uq81:fifo_ram.data_a[21]
data[22] => altsyncram_uq81:fifo_ram.data_a[22]
data[23] => altsyncram_uq81:fifo_ram.data_a[23]
data[24] => altsyncram_uq81:fifo_ram.data_a[24]
data[25] => altsyncram_uq81:fifo_ram.data_a[25]
data[26] => altsyncram_uq81:fifo_ram.data_a[26]
data[27] => altsyncram_uq81:fifo_ram.data_a[27]
data[28] => altsyncram_uq81:fifo_ram.data_a[28]
data[29] => altsyncram_uq81:fifo_ram.data_a[29]
data[30] => altsyncram_uq81:fifo_ram.data_a[30]
data[31] => altsyncram_uq81:fifo_ram.data_a[31]
q[0] <= altsyncram_uq81:fifo_ram.q_b[0]
q[1] <= altsyncram_uq81:fifo_ram.q_b[1]
q[2] <= altsyncram_uq81:fifo_ram.q_b[2]
q[3] <= altsyncram_uq81:fifo_ram.q_b[3]
q[4] <= altsyncram_uq81:fifo_ram.q_b[4]
q[5] <= altsyncram_uq81:fifo_ram.q_b[5]
q[6] <= altsyncram_uq81:fifo_ram.q_b[6]
q[7] <= altsyncram_uq81:fifo_ram.q_b[7]
q[8] <= altsyncram_uq81:fifo_ram.q_b[8]
q[9] <= altsyncram_uq81:fifo_ram.q_b[9]
q[10] <= altsyncram_uq81:fifo_ram.q_b[10]
q[11] <= altsyncram_uq81:fifo_ram.q_b[11]
q[12] <= altsyncram_uq81:fifo_ram.q_b[12]
q[13] <= altsyncram_uq81:fifo_ram.q_b[13]
q[14] <= altsyncram_uq81:fifo_ram.q_b[14]
q[15] <= altsyncram_uq81:fifo_ram.q_b[15]
q[16] <= altsyncram_uq81:fifo_ram.q_b[16]
q[17] <= altsyncram_uq81:fifo_ram.q_b[17]
q[18] <= altsyncram_uq81:fifo_ram.q_b[18]
q[19] <= altsyncram_uq81:fifo_ram.q_b[19]
q[20] <= altsyncram_uq81:fifo_ram.q_b[20]
q[21] <= altsyncram_uq81:fifo_ram.q_b[21]
q[22] <= altsyncram_uq81:fifo_ram.q_b[22]
q[23] <= altsyncram_uq81:fifo_ram.q_b[23]
q[24] <= altsyncram_uq81:fifo_ram.q_b[24]
q[25] <= altsyncram_uq81:fifo_ram.q_b[25]
q[26] <= altsyncram_uq81:fifo_ram.q_b[26]
q[27] <= altsyncram_uq81:fifo_ram.q_b[27]
q[28] <= altsyncram_uq81:fifo_ram.q_b[28]
q[29] <= altsyncram_uq81:fifo_ram.q_b[29]
q[30] <= altsyncram_uq81:fifo_ram.q_b[30]
q[31] <= altsyncram_uq81:fifo_ram.q_b[31]
rdclk => a_graycounter_h57:rdptr_g1p.clock
rdclk => altsyncram_uq81:fifo_ram.clock1
rdclk => alt_synch_pipe_rnl:rs_dgwp.clock
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_djc:wrptr_g1p.clock
wrclk => altsyncram_uq81:fifo_ram.clock0
wrclk => alt_synch_pipe_snl:ws_dgrp.clock
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => parity6.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p
aclr => counter7a1.IN0
aclr => counter7a0.IN0
aclr => parity8.IN0
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
aclr1 => ram_block9a16.CLR1
aclr1 => ram_block9a17.CLR1
aclr1 => ram_block9a18.CLR1
aclr1 => ram_block9a19.CLR1
aclr1 => ram_block9a20.CLR1
aclr1 => ram_block9a21.CLR1
aclr1 => ram_block9a22.CLR1
aclr1 => ram_block9a23.CLR1
aclr1 => ram_block9a24.CLR1
aclr1 => ram_block9a25.CLR1
aclr1 => ram_block9a26.CLR1
aclr1 => ram_block9a27.CLR1
aclr1 => ram_block9a28.CLR1
aclr1 => ram_block9a29.CLR1
aclr1 => ram_block9a30.CLR1
aclr1 => ram_block9a31.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[0] => ram_block9a17.PORTAADDR
address_a[0] => ram_block9a18.PORTAADDR
address_a[0] => ram_block9a19.PORTAADDR
address_a[0] => ram_block9a20.PORTAADDR
address_a[0] => ram_block9a21.PORTAADDR
address_a[0] => ram_block9a22.PORTAADDR
address_a[0] => ram_block9a23.PORTAADDR
address_a[0] => ram_block9a24.PORTAADDR
address_a[0] => ram_block9a25.PORTAADDR
address_a[0] => ram_block9a26.PORTAADDR
address_a[0] => ram_block9a27.PORTAADDR
address_a[0] => ram_block9a28.PORTAADDR
address_a[0] => ram_block9a29.PORTAADDR
address_a[0] => ram_block9a30.PORTAADDR
address_a[0] => ram_block9a31.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[1] => ram_block9a17.PORTAADDR1
address_a[1] => ram_block9a18.PORTAADDR1
address_a[1] => ram_block9a19.PORTAADDR1
address_a[1] => ram_block9a20.PORTAADDR1
address_a[1] => ram_block9a21.PORTAADDR1
address_a[1] => ram_block9a22.PORTAADDR1
address_a[1] => ram_block9a23.PORTAADDR1
address_a[1] => ram_block9a24.PORTAADDR1
address_a[1] => ram_block9a25.PORTAADDR1
address_a[1] => ram_block9a26.PORTAADDR1
address_a[1] => ram_block9a27.PORTAADDR1
address_a[1] => ram_block9a28.PORTAADDR1
address_a[1] => ram_block9a29.PORTAADDR1
address_a[1] => ram_block9a30.PORTAADDR1
address_a[1] => ram_block9a31.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[2] => ram_block9a17.PORTAADDR2
address_a[2] => ram_block9a18.PORTAADDR2
address_a[2] => ram_block9a19.PORTAADDR2
address_a[2] => ram_block9a20.PORTAADDR2
address_a[2] => ram_block9a21.PORTAADDR2
address_a[2] => ram_block9a22.PORTAADDR2
address_a[2] => ram_block9a23.PORTAADDR2
address_a[2] => ram_block9a24.PORTAADDR2
address_a[2] => ram_block9a25.PORTAADDR2
address_a[2] => ram_block9a26.PORTAADDR2
address_a[2] => ram_block9a27.PORTAADDR2
address_a[2] => ram_block9a28.PORTAADDR2
address_a[2] => ram_block9a29.PORTAADDR2
address_a[2] => ram_block9a30.PORTAADDR2
address_a[2] => ram_block9a31.PORTAADDR2
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[0] => ram_block9a17.PORTBADDR
address_b[0] => ram_block9a18.PORTBADDR
address_b[0] => ram_block9a19.PORTBADDR
address_b[0] => ram_block9a20.PORTBADDR
address_b[0] => ram_block9a21.PORTBADDR
address_b[0] => ram_block9a22.PORTBADDR
address_b[0] => ram_block9a23.PORTBADDR
address_b[0] => ram_block9a24.PORTBADDR
address_b[0] => ram_block9a25.PORTBADDR
address_b[0] => ram_block9a26.PORTBADDR
address_b[0] => ram_block9a27.PORTBADDR
address_b[0] => ram_block9a28.PORTBADDR
address_b[0] => ram_block9a29.PORTBADDR
address_b[0] => ram_block9a30.PORTBADDR
address_b[0] => ram_block9a31.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[1] => ram_block9a17.PORTBADDR1
address_b[1] => ram_block9a18.PORTBADDR1
address_b[1] => ram_block9a19.PORTBADDR1
address_b[1] => ram_block9a20.PORTBADDR1
address_b[1] => ram_block9a21.PORTBADDR1
address_b[1] => ram_block9a22.PORTBADDR1
address_b[1] => ram_block9a23.PORTBADDR1
address_b[1] => ram_block9a24.PORTBADDR1
address_b[1] => ram_block9a25.PORTBADDR1
address_b[1] => ram_block9a26.PORTBADDR1
address_b[1] => ram_block9a27.PORTBADDR1
address_b[1] => ram_block9a28.PORTBADDR1
address_b[1] => ram_block9a29.PORTBADDR1
address_b[1] => ram_block9a30.PORTBADDR1
address_b[1] => ram_block9a31.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[2] => ram_block9a17.PORTBADDR2
address_b[2] => ram_block9a18.PORTBADDR2
address_b[2] => ram_block9a19.PORTBADDR2
address_b[2] => ram_block9a20.PORTBADDR2
address_b[2] => ram_block9a21.PORTBADDR2
address_b[2] => ram_block9a22.PORTBADDR2
address_b[2] => ram_block9a23.PORTBADDR2
address_b[2] => ram_block9a24.PORTBADDR2
address_b[2] => ram_block9a25.PORTBADDR2
address_b[2] => ram_block9a26.PORTBADDR2
address_b[2] => ram_block9a27.PORTBADDR2
address_b[2] => ram_block9a28.PORTBADDR2
address_b[2] => ram_block9a29.PORTBADDR2
address_b[2] => ram_block9a30.PORTBADDR2
address_b[2] => ram_block9a31.PORTBADDR2
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
addressstall_b => ram_block9a17.PORTBADDRSTALL
addressstall_b => ram_block9a18.PORTBADDRSTALL
addressstall_b => ram_block9a19.PORTBADDRSTALL
addressstall_b => ram_block9a20.PORTBADDRSTALL
addressstall_b => ram_block9a21.PORTBADDRSTALL
addressstall_b => ram_block9a22.PORTBADDRSTALL
addressstall_b => ram_block9a23.PORTBADDRSTALL
addressstall_b => ram_block9a24.PORTBADDRSTALL
addressstall_b => ram_block9a25.PORTBADDRSTALL
addressstall_b => ram_block9a26.PORTBADDRSTALL
addressstall_b => ram_block9a27.PORTBADDRSTALL
addressstall_b => ram_block9a28.PORTBADDRSTALL
addressstall_b => ram_block9a29.PORTBADDRSTALL
addressstall_b => ram_block9a30.PORTBADDRSTALL
addressstall_b => ram_block9a31.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock0 => ram_block9a17.CLK0
clock0 => ram_block9a18.CLK0
clock0 => ram_block9a19.CLK0
clock0 => ram_block9a20.CLK0
clock0 => ram_block9a21.CLK0
clock0 => ram_block9a22.CLK0
clock0 => ram_block9a23.CLK0
clock0 => ram_block9a24.CLK0
clock0 => ram_block9a25.CLK0
clock0 => ram_block9a26.CLK0
clock0 => ram_block9a27.CLK0
clock0 => ram_block9a28.CLK0
clock0 => ram_block9a29.CLK0
clock0 => ram_block9a30.CLK0
clock0 => ram_block9a31.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clock1 => ram_block9a17.CLK1
clock1 => ram_block9a18.CLK1
clock1 => ram_block9a19.CLK1
clock1 => ram_block9a20.CLK1
clock1 => ram_block9a21.CLK1
clock1 => ram_block9a22.CLK1
clock1 => ram_block9a23.CLK1
clock1 => ram_block9a24.CLK1
clock1 => ram_block9a25.CLK1
clock1 => ram_block9a26.CLK1
clock1 => ram_block9a27.CLK1
clock1 => ram_block9a28.CLK1
clock1 => ram_block9a29.CLK1
clock1 => ram_block9a30.CLK1
clock1 => ram_block9a31.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
clocken1 => ram_block9a17.ENA1
clocken1 => ram_block9a18.ENA1
clocken1 => ram_block9a19.ENA1
clocken1 => ram_block9a20.ENA1
clocken1 => ram_block9a21.ENA1
clocken1 => ram_block9a22.ENA1
clocken1 => ram_block9a23.ENA1
clocken1 => ram_block9a24.ENA1
clocken1 => ram_block9a25.ENA1
clocken1 => ram_block9a26.ENA1
clocken1 => ram_block9a27.ENA1
clocken1 => ram_block9a28.ENA1
clocken1 => ram_block9a29.ENA1
clocken1 => ram_block9a30.ENA1
clocken1 => ram_block9a31.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
data_a[17] => ram_block9a17.PORTADATAIN
data_a[18] => ram_block9a18.PORTADATAIN
data_a[19] => ram_block9a19.PORTADATAIN
data_a[20] => ram_block9a20.PORTADATAIN
data_a[21] => ram_block9a21.PORTADATAIN
data_a[22] => ram_block9a22.PORTADATAIN
data_a[23] => ram_block9a23.PORTADATAIN
data_a[24] => ram_block9a24.PORTADATAIN
data_a[25] => ram_block9a25.PORTADATAIN
data_a[26] => ram_block9a26.PORTADATAIN
data_a[27] => ram_block9a27.PORTADATAIN
data_a[28] => ram_block9a28.PORTADATAIN
data_a[29] => ram_block9a29.PORTADATAIN
data_a[30] => ram_block9a30.PORTADATAIN
data_a[31] => ram_block9a31.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
q_b[17] <= ram_block9a17.PORTBDATAOUT
q_b[18] <= ram_block9a18.PORTBDATAOUT
q_b[19] <= ram_block9a19.PORTBDATAOUT
q_b[20] <= ram_block9a20.PORTBDATAOUT
q_b[21] <= ram_block9a21.PORTBDATAOUT
q_b[22] <= ram_block9a22.PORTBDATAOUT
q_b[23] <= ram_block9a23.PORTBDATAOUT
q_b[24] <= ram_block9a24.PORTBDATAOUT
q_b[25] <= ram_block9a25.PORTBDATAOUT
q_b[26] <= ram_block9a26.PORTBDATAOUT
q_b[27] <= ram_block9a27.PORTBDATAOUT
q_b[28] <= ram_block9a28.PORTBDATAOUT
q_b[29] <= ram_block9a29.PORTBDATAOUT
q_b[30] <= ram_block9a30.PORTBDATAOUT
q_b[31] <= ram_block9a31.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0
wren_a => ram_block9a16.PORTAWE
wren_a => ram_block9a16.ENA0
wren_a => ram_block9a17.PORTAWE
wren_a => ram_block9a17.ENA0
wren_a => ram_block9a18.PORTAWE
wren_a => ram_block9a18.ENA0
wren_a => ram_block9a19.PORTAWE
wren_a => ram_block9a19.ENA0
wren_a => ram_block9a20.PORTAWE
wren_a => ram_block9a20.ENA0
wren_a => ram_block9a21.PORTAWE
wren_a => ram_block9a21.ENA0
wren_a => ram_block9a22.PORTAWE
wren_a => ram_block9a22.ENA0
wren_a => ram_block9a23.PORTAWE
wren_a => ram_block9a23.ENA0
wren_a => ram_block9a24.PORTAWE
wren_a => ram_block9a24.ENA0
wren_a => ram_block9a25.PORTAWE
wren_a => ram_block9a25.ENA0
wren_a => ram_block9a26.PORTAWE
wren_a => ram_block9a26.ENA0
wren_a => ram_block9a27.PORTAWE
wren_a => ram_block9a27.ENA0
wren_a => ram_block9a28.PORTAWE
wren_a => ram_block9a28.ENA0
wren_a => ram_block9a29.PORTAWE
wren_a => ram_block9a29.ENA0
wren_a => ram_block9a30.PORTAWE
wren_a => ram_block9a30.ENA0
wren_a => ram_block9a31.PORTAWE
wren_a => ram_block9a31.ENA0


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
clock => dffpipe_cd9:dffpipe10.clock
clrn => dffpipe_cd9:dffpipe10.clrn
d[0] => dffpipe_cd9:dffpipe10.d[0]
d[1] => dffpipe_cd9:dffpipe10.d[1]
d[2] => dffpipe_cd9:dffpipe10.d[2]
d[3] => dffpipe_cd9:dffpipe10.d[3]
q[0] <= dffpipe_cd9:dffpipe10.q[0]
q[1] <= dffpipe_cd9:dffpipe10.q[1]
q[2] <= dffpipe_cd9:dffpipe10.q[2]
q[3] <= dffpipe_cd9:dffpipe10.q[3]


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp
clock => dffpipe_dd9:dffpipe13.clock
clrn => dffpipe_dd9:dffpipe13.clrn
d[0] => dffpipe_dd9:dffpipe13.d[0]
d[1] => dffpipe_dd9:dffpipe13.d[1]
d[2] => dffpipe_dd9:dffpipe13.d[2]
d[3] => dffpipe_dd9:dffpipe13.d[3]
q[0] <= dffpipe_dd9:dffpipe13.q[0]
q[1] <= dffpipe_dd9:dffpipe13.q[1]
q[2] <= dffpipe_dd9:dffpipe13.q[2]
q[3] <= dffpipe_dd9:dffpipe13.q[3]


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ADS131A0X|my_fifo:my_fifo_uut2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component
data[0] => dcfifo_coo1:auto_generated.data[0]
data[1] => dcfifo_coo1:auto_generated.data[1]
data[2] => dcfifo_coo1:auto_generated.data[2]
data[3] => dcfifo_coo1:auto_generated.data[3]
data[4] => dcfifo_coo1:auto_generated.data[4]
data[5] => dcfifo_coo1:auto_generated.data[5]
data[6] => dcfifo_coo1:auto_generated.data[6]
data[7] => dcfifo_coo1:auto_generated.data[7]
data[8] => dcfifo_coo1:auto_generated.data[8]
data[9] => dcfifo_coo1:auto_generated.data[9]
data[10] => dcfifo_coo1:auto_generated.data[10]
data[11] => dcfifo_coo1:auto_generated.data[11]
data[12] => dcfifo_coo1:auto_generated.data[12]
data[13] => dcfifo_coo1:auto_generated.data[13]
data[14] => dcfifo_coo1:auto_generated.data[14]
data[15] => dcfifo_coo1:auto_generated.data[15]
data[16] => dcfifo_coo1:auto_generated.data[16]
data[17] => dcfifo_coo1:auto_generated.data[17]
data[18] => dcfifo_coo1:auto_generated.data[18]
data[19] => dcfifo_coo1:auto_generated.data[19]
data[20] => dcfifo_coo1:auto_generated.data[20]
data[21] => dcfifo_coo1:auto_generated.data[21]
data[22] => dcfifo_coo1:auto_generated.data[22]
data[23] => dcfifo_coo1:auto_generated.data[23]
data[24] => dcfifo_coo1:auto_generated.data[24]
data[25] => dcfifo_coo1:auto_generated.data[25]
data[26] => dcfifo_coo1:auto_generated.data[26]
data[27] => dcfifo_coo1:auto_generated.data[27]
data[28] => dcfifo_coo1:auto_generated.data[28]
data[29] => dcfifo_coo1:auto_generated.data[29]
data[30] => dcfifo_coo1:auto_generated.data[30]
data[31] => dcfifo_coo1:auto_generated.data[31]
q[0] <= dcfifo_coo1:auto_generated.q[0]
q[1] <= dcfifo_coo1:auto_generated.q[1]
q[2] <= dcfifo_coo1:auto_generated.q[2]
q[3] <= dcfifo_coo1:auto_generated.q[3]
q[4] <= dcfifo_coo1:auto_generated.q[4]
q[5] <= dcfifo_coo1:auto_generated.q[5]
q[6] <= dcfifo_coo1:auto_generated.q[6]
q[7] <= dcfifo_coo1:auto_generated.q[7]
q[8] <= dcfifo_coo1:auto_generated.q[8]
q[9] <= dcfifo_coo1:auto_generated.q[9]
q[10] <= dcfifo_coo1:auto_generated.q[10]
q[11] <= dcfifo_coo1:auto_generated.q[11]
q[12] <= dcfifo_coo1:auto_generated.q[12]
q[13] <= dcfifo_coo1:auto_generated.q[13]
q[14] <= dcfifo_coo1:auto_generated.q[14]
q[15] <= dcfifo_coo1:auto_generated.q[15]
q[16] <= dcfifo_coo1:auto_generated.q[16]
q[17] <= dcfifo_coo1:auto_generated.q[17]
q[18] <= dcfifo_coo1:auto_generated.q[18]
q[19] <= dcfifo_coo1:auto_generated.q[19]
q[20] <= dcfifo_coo1:auto_generated.q[20]
q[21] <= dcfifo_coo1:auto_generated.q[21]
q[22] <= dcfifo_coo1:auto_generated.q[22]
q[23] <= dcfifo_coo1:auto_generated.q[23]
q[24] <= dcfifo_coo1:auto_generated.q[24]
q[25] <= dcfifo_coo1:auto_generated.q[25]
q[26] <= dcfifo_coo1:auto_generated.q[26]
q[27] <= dcfifo_coo1:auto_generated.q[27]
q[28] <= dcfifo_coo1:auto_generated.q[28]
q[29] <= dcfifo_coo1:auto_generated.q[29]
q[30] <= dcfifo_coo1:auto_generated.q[30]
q[31] <= dcfifo_coo1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_coo1:auto_generated.rdclk
rdreq => dcfifo_coo1:auto_generated.rdreq
wrclk => dcfifo_coo1:auto_generated.wrclk
wrreq => dcfifo_coo1:auto_generated.wrreq
aclr => dcfifo_coo1:auto_generated.aclr
rdempty <= dcfifo_coo1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_coo1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated
aclr => a_graycounter_h57:rdptr_g1p.aclr
aclr => a_graycounter_djc:wrptr_g1p.aclr
aclr => altsyncram_uq81:fifo_ram.aclr1
aclr => delayed_wrptr_g[3].IN0
aclr => rdptr_g[3].IN0
aclr => wrptr_g[3].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_uq81:fifo_ram.data_a[0]
data[1] => altsyncram_uq81:fifo_ram.data_a[1]
data[2] => altsyncram_uq81:fifo_ram.data_a[2]
data[3] => altsyncram_uq81:fifo_ram.data_a[3]
data[4] => altsyncram_uq81:fifo_ram.data_a[4]
data[5] => altsyncram_uq81:fifo_ram.data_a[5]
data[6] => altsyncram_uq81:fifo_ram.data_a[6]
data[7] => altsyncram_uq81:fifo_ram.data_a[7]
data[8] => altsyncram_uq81:fifo_ram.data_a[8]
data[9] => altsyncram_uq81:fifo_ram.data_a[9]
data[10] => altsyncram_uq81:fifo_ram.data_a[10]
data[11] => altsyncram_uq81:fifo_ram.data_a[11]
data[12] => altsyncram_uq81:fifo_ram.data_a[12]
data[13] => altsyncram_uq81:fifo_ram.data_a[13]
data[14] => altsyncram_uq81:fifo_ram.data_a[14]
data[15] => altsyncram_uq81:fifo_ram.data_a[15]
data[16] => altsyncram_uq81:fifo_ram.data_a[16]
data[17] => altsyncram_uq81:fifo_ram.data_a[17]
data[18] => altsyncram_uq81:fifo_ram.data_a[18]
data[19] => altsyncram_uq81:fifo_ram.data_a[19]
data[20] => altsyncram_uq81:fifo_ram.data_a[20]
data[21] => altsyncram_uq81:fifo_ram.data_a[21]
data[22] => altsyncram_uq81:fifo_ram.data_a[22]
data[23] => altsyncram_uq81:fifo_ram.data_a[23]
data[24] => altsyncram_uq81:fifo_ram.data_a[24]
data[25] => altsyncram_uq81:fifo_ram.data_a[25]
data[26] => altsyncram_uq81:fifo_ram.data_a[26]
data[27] => altsyncram_uq81:fifo_ram.data_a[27]
data[28] => altsyncram_uq81:fifo_ram.data_a[28]
data[29] => altsyncram_uq81:fifo_ram.data_a[29]
data[30] => altsyncram_uq81:fifo_ram.data_a[30]
data[31] => altsyncram_uq81:fifo_ram.data_a[31]
q[0] <= altsyncram_uq81:fifo_ram.q_b[0]
q[1] <= altsyncram_uq81:fifo_ram.q_b[1]
q[2] <= altsyncram_uq81:fifo_ram.q_b[2]
q[3] <= altsyncram_uq81:fifo_ram.q_b[3]
q[4] <= altsyncram_uq81:fifo_ram.q_b[4]
q[5] <= altsyncram_uq81:fifo_ram.q_b[5]
q[6] <= altsyncram_uq81:fifo_ram.q_b[6]
q[7] <= altsyncram_uq81:fifo_ram.q_b[7]
q[8] <= altsyncram_uq81:fifo_ram.q_b[8]
q[9] <= altsyncram_uq81:fifo_ram.q_b[9]
q[10] <= altsyncram_uq81:fifo_ram.q_b[10]
q[11] <= altsyncram_uq81:fifo_ram.q_b[11]
q[12] <= altsyncram_uq81:fifo_ram.q_b[12]
q[13] <= altsyncram_uq81:fifo_ram.q_b[13]
q[14] <= altsyncram_uq81:fifo_ram.q_b[14]
q[15] <= altsyncram_uq81:fifo_ram.q_b[15]
q[16] <= altsyncram_uq81:fifo_ram.q_b[16]
q[17] <= altsyncram_uq81:fifo_ram.q_b[17]
q[18] <= altsyncram_uq81:fifo_ram.q_b[18]
q[19] <= altsyncram_uq81:fifo_ram.q_b[19]
q[20] <= altsyncram_uq81:fifo_ram.q_b[20]
q[21] <= altsyncram_uq81:fifo_ram.q_b[21]
q[22] <= altsyncram_uq81:fifo_ram.q_b[22]
q[23] <= altsyncram_uq81:fifo_ram.q_b[23]
q[24] <= altsyncram_uq81:fifo_ram.q_b[24]
q[25] <= altsyncram_uq81:fifo_ram.q_b[25]
q[26] <= altsyncram_uq81:fifo_ram.q_b[26]
q[27] <= altsyncram_uq81:fifo_ram.q_b[27]
q[28] <= altsyncram_uq81:fifo_ram.q_b[28]
q[29] <= altsyncram_uq81:fifo_ram.q_b[29]
q[30] <= altsyncram_uq81:fifo_ram.q_b[30]
q[31] <= altsyncram_uq81:fifo_ram.q_b[31]
rdclk => a_graycounter_h57:rdptr_g1p.clock
rdclk => altsyncram_uq81:fifo_ram.clock1
rdclk => alt_synch_pipe_rnl:rs_dgwp.clock
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_djc:wrptr_g1p.clock
wrclk => altsyncram_uq81:fifo_ram.clock0
wrclk => alt_synch_pipe_snl:ws_dgrp.clock
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => parity6.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p
aclr => counter7a1.IN0
aclr => counter7a0.IN0
aclr => parity8.IN0
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
aclr1 => ram_block9a16.CLR1
aclr1 => ram_block9a17.CLR1
aclr1 => ram_block9a18.CLR1
aclr1 => ram_block9a19.CLR1
aclr1 => ram_block9a20.CLR1
aclr1 => ram_block9a21.CLR1
aclr1 => ram_block9a22.CLR1
aclr1 => ram_block9a23.CLR1
aclr1 => ram_block9a24.CLR1
aclr1 => ram_block9a25.CLR1
aclr1 => ram_block9a26.CLR1
aclr1 => ram_block9a27.CLR1
aclr1 => ram_block9a28.CLR1
aclr1 => ram_block9a29.CLR1
aclr1 => ram_block9a30.CLR1
aclr1 => ram_block9a31.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[0] => ram_block9a17.PORTAADDR
address_a[0] => ram_block9a18.PORTAADDR
address_a[0] => ram_block9a19.PORTAADDR
address_a[0] => ram_block9a20.PORTAADDR
address_a[0] => ram_block9a21.PORTAADDR
address_a[0] => ram_block9a22.PORTAADDR
address_a[0] => ram_block9a23.PORTAADDR
address_a[0] => ram_block9a24.PORTAADDR
address_a[0] => ram_block9a25.PORTAADDR
address_a[0] => ram_block9a26.PORTAADDR
address_a[0] => ram_block9a27.PORTAADDR
address_a[0] => ram_block9a28.PORTAADDR
address_a[0] => ram_block9a29.PORTAADDR
address_a[0] => ram_block9a30.PORTAADDR
address_a[0] => ram_block9a31.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[1] => ram_block9a17.PORTAADDR1
address_a[1] => ram_block9a18.PORTAADDR1
address_a[1] => ram_block9a19.PORTAADDR1
address_a[1] => ram_block9a20.PORTAADDR1
address_a[1] => ram_block9a21.PORTAADDR1
address_a[1] => ram_block9a22.PORTAADDR1
address_a[1] => ram_block9a23.PORTAADDR1
address_a[1] => ram_block9a24.PORTAADDR1
address_a[1] => ram_block9a25.PORTAADDR1
address_a[1] => ram_block9a26.PORTAADDR1
address_a[1] => ram_block9a27.PORTAADDR1
address_a[1] => ram_block9a28.PORTAADDR1
address_a[1] => ram_block9a29.PORTAADDR1
address_a[1] => ram_block9a30.PORTAADDR1
address_a[1] => ram_block9a31.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[2] => ram_block9a17.PORTAADDR2
address_a[2] => ram_block9a18.PORTAADDR2
address_a[2] => ram_block9a19.PORTAADDR2
address_a[2] => ram_block9a20.PORTAADDR2
address_a[2] => ram_block9a21.PORTAADDR2
address_a[2] => ram_block9a22.PORTAADDR2
address_a[2] => ram_block9a23.PORTAADDR2
address_a[2] => ram_block9a24.PORTAADDR2
address_a[2] => ram_block9a25.PORTAADDR2
address_a[2] => ram_block9a26.PORTAADDR2
address_a[2] => ram_block9a27.PORTAADDR2
address_a[2] => ram_block9a28.PORTAADDR2
address_a[2] => ram_block9a29.PORTAADDR2
address_a[2] => ram_block9a30.PORTAADDR2
address_a[2] => ram_block9a31.PORTAADDR2
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[0] => ram_block9a17.PORTBADDR
address_b[0] => ram_block9a18.PORTBADDR
address_b[0] => ram_block9a19.PORTBADDR
address_b[0] => ram_block9a20.PORTBADDR
address_b[0] => ram_block9a21.PORTBADDR
address_b[0] => ram_block9a22.PORTBADDR
address_b[0] => ram_block9a23.PORTBADDR
address_b[0] => ram_block9a24.PORTBADDR
address_b[0] => ram_block9a25.PORTBADDR
address_b[0] => ram_block9a26.PORTBADDR
address_b[0] => ram_block9a27.PORTBADDR
address_b[0] => ram_block9a28.PORTBADDR
address_b[0] => ram_block9a29.PORTBADDR
address_b[0] => ram_block9a30.PORTBADDR
address_b[0] => ram_block9a31.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[1] => ram_block9a17.PORTBADDR1
address_b[1] => ram_block9a18.PORTBADDR1
address_b[1] => ram_block9a19.PORTBADDR1
address_b[1] => ram_block9a20.PORTBADDR1
address_b[1] => ram_block9a21.PORTBADDR1
address_b[1] => ram_block9a22.PORTBADDR1
address_b[1] => ram_block9a23.PORTBADDR1
address_b[1] => ram_block9a24.PORTBADDR1
address_b[1] => ram_block9a25.PORTBADDR1
address_b[1] => ram_block9a26.PORTBADDR1
address_b[1] => ram_block9a27.PORTBADDR1
address_b[1] => ram_block9a28.PORTBADDR1
address_b[1] => ram_block9a29.PORTBADDR1
address_b[1] => ram_block9a30.PORTBADDR1
address_b[1] => ram_block9a31.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[2] => ram_block9a17.PORTBADDR2
address_b[2] => ram_block9a18.PORTBADDR2
address_b[2] => ram_block9a19.PORTBADDR2
address_b[2] => ram_block9a20.PORTBADDR2
address_b[2] => ram_block9a21.PORTBADDR2
address_b[2] => ram_block9a22.PORTBADDR2
address_b[2] => ram_block9a23.PORTBADDR2
address_b[2] => ram_block9a24.PORTBADDR2
address_b[2] => ram_block9a25.PORTBADDR2
address_b[2] => ram_block9a26.PORTBADDR2
address_b[2] => ram_block9a27.PORTBADDR2
address_b[2] => ram_block9a28.PORTBADDR2
address_b[2] => ram_block9a29.PORTBADDR2
address_b[2] => ram_block9a30.PORTBADDR2
address_b[2] => ram_block9a31.PORTBADDR2
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
addressstall_b => ram_block9a17.PORTBADDRSTALL
addressstall_b => ram_block9a18.PORTBADDRSTALL
addressstall_b => ram_block9a19.PORTBADDRSTALL
addressstall_b => ram_block9a20.PORTBADDRSTALL
addressstall_b => ram_block9a21.PORTBADDRSTALL
addressstall_b => ram_block9a22.PORTBADDRSTALL
addressstall_b => ram_block9a23.PORTBADDRSTALL
addressstall_b => ram_block9a24.PORTBADDRSTALL
addressstall_b => ram_block9a25.PORTBADDRSTALL
addressstall_b => ram_block9a26.PORTBADDRSTALL
addressstall_b => ram_block9a27.PORTBADDRSTALL
addressstall_b => ram_block9a28.PORTBADDRSTALL
addressstall_b => ram_block9a29.PORTBADDRSTALL
addressstall_b => ram_block9a30.PORTBADDRSTALL
addressstall_b => ram_block9a31.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock0 => ram_block9a17.CLK0
clock0 => ram_block9a18.CLK0
clock0 => ram_block9a19.CLK0
clock0 => ram_block9a20.CLK0
clock0 => ram_block9a21.CLK0
clock0 => ram_block9a22.CLK0
clock0 => ram_block9a23.CLK0
clock0 => ram_block9a24.CLK0
clock0 => ram_block9a25.CLK0
clock0 => ram_block9a26.CLK0
clock0 => ram_block9a27.CLK0
clock0 => ram_block9a28.CLK0
clock0 => ram_block9a29.CLK0
clock0 => ram_block9a30.CLK0
clock0 => ram_block9a31.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clock1 => ram_block9a17.CLK1
clock1 => ram_block9a18.CLK1
clock1 => ram_block9a19.CLK1
clock1 => ram_block9a20.CLK1
clock1 => ram_block9a21.CLK1
clock1 => ram_block9a22.CLK1
clock1 => ram_block9a23.CLK1
clock1 => ram_block9a24.CLK1
clock1 => ram_block9a25.CLK1
clock1 => ram_block9a26.CLK1
clock1 => ram_block9a27.CLK1
clock1 => ram_block9a28.CLK1
clock1 => ram_block9a29.CLK1
clock1 => ram_block9a30.CLK1
clock1 => ram_block9a31.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
clocken1 => ram_block9a17.ENA1
clocken1 => ram_block9a18.ENA1
clocken1 => ram_block9a19.ENA1
clocken1 => ram_block9a20.ENA1
clocken1 => ram_block9a21.ENA1
clocken1 => ram_block9a22.ENA1
clocken1 => ram_block9a23.ENA1
clocken1 => ram_block9a24.ENA1
clocken1 => ram_block9a25.ENA1
clocken1 => ram_block9a26.ENA1
clocken1 => ram_block9a27.ENA1
clocken1 => ram_block9a28.ENA1
clocken1 => ram_block9a29.ENA1
clocken1 => ram_block9a30.ENA1
clocken1 => ram_block9a31.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
data_a[17] => ram_block9a17.PORTADATAIN
data_a[18] => ram_block9a18.PORTADATAIN
data_a[19] => ram_block9a19.PORTADATAIN
data_a[20] => ram_block9a20.PORTADATAIN
data_a[21] => ram_block9a21.PORTADATAIN
data_a[22] => ram_block9a22.PORTADATAIN
data_a[23] => ram_block9a23.PORTADATAIN
data_a[24] => ram_block9a24.PORTADATAIN
data_a[25] => ram_block9a25.PORTADATAIN
data_a[26] => ram_block9a26.PORTADATAIN
data_a[27] => ram_block9a27.PORTADATAIN
data_a[28] => ram_block9a28.PORTADATAIN
data_a[29] => ram_block9a29.PORTADATAIN
data_a[30] => ram_block9a30.PORTADATAIN
data_a[31] => ram_block9a31.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
q_b[17] <= ram_block9a17.PORTBDATAOUT
q_b[18] <= ram_block9a18.PORTBDATAOUT
q_b[19] <= ram_block9a19.PORTBDATAOUT
q_b[20] <= ram_block9a20.PORTBDATAOUT
q_b[21] <= ram_block9a21.PORTBDATAOUT
q_b[22] <= ram_block9a22.PORTBDATAOUT
q_b[23] <= ram_block9a23.PORTBDATAOUT
q_b[24] <= ram_block9a24.PORTBDATAOUT
q_b[25] <= ram_block9a25.PORTBDATAOUT
q_b[26] <= ram_block9a26.PORTBDATAOUT
q_b[27] <= ram_block9a27.PORTBDATAOUT
q_b[28] <= ram_block9a28.PORTBDATAOUT
q_b[29] <= ram_block9a29.PORTBDATAOUT
q_b[30] <= ram_block9a30.PORTBDATAOUT
q_b[31] <= ram_block9a31.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0
wren_a => ram_block9a16.PORTAWE
wren_a => ram_block9a16.ENA0
wren_a => ram_block9a17.PORTAWE
wren_a => ram_block9a17.ENA0
wren_a => ram_block9a18.PORTAWE
wren_a => ram_block9a18.ENA0
wren_a => ram_block9a19.PORTAWE
wren_a => ram_block9a19.ENA0
wren_a => ram_block9a20.PORTAWE
wren_a => ram_block9a20.ENA0
wren_a => ram_block9a21.PORTAWE
wren_a => ram_block9a21.ENA0
wren_a => ram_block9a22.PORTAWE
wren_a => ram_block9a22.ENA0
wren_a => ram_block9a23.PORTAWE
wren_a => ram_block9a23.ENA0
wren_a => ram_block9a24.PORTAWE
wren_a => ram_block9a24.ENA0
wren_a => ram_block9a25.PORTAWE
wren_a => ram_block9a25.ENA0
wren_a => ram_block9a26.PORTAWE
wren_a => ram_block9a26.ENA0
wren_a => ram_block9a27.PORTAWE
wren_a => ram_block9a27.ENA0
wren_a => ram_block9a28.PORTAWE
wren_a => ram_block9a28.ENA0
wren_a => ram_block9a29.PORTAWE
wren_a => ram_block9a29.ENA0
wren_a => ram_block9a30.PORTAWE
wren_a => ram_block9a30.ENA0
wren_a => ram_block9a31.PORTAWE
wren_a => ram_block9a31.ENA0


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
clock => dffpipe_cd9:dffpipe10.clock
clrn => dffpipe_cd9:dffpipe10.clrn
d[0] => dffpipe_cd9:dffpipe10.d[0]
d[1] => dffpipe_cd9:dffpipe10.d[1]
d[2] => dffpipe_cd9:dffpipe10.d[2]
d[3] => dffpipe_cd9:dffpipe10.d[3]
q[0] <= dffpipe_cd9:dffpipe10.q[0]
q[1] <= dffpipe_cd9:dffpipe10.q[1]
q[2] <= dffpipe_cd9:dffpipe10.q[2]
q[3] <= dffpipe_cd9:dffpipe10.q[3]


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp
clock => dffpipe_dd9:dffpipe13.clock
clrn => dffpipe_dd9:dffpipe13.clrn
d[0] => dffpipe_dd9:dffpipe13.d[0]
d[1] => dffpipe_dd9:dffpipe13.d[1]
d[2] => dffpipe_dd9:dffpipe13.d[2]
d[3] => dffpipe_dd9:dffpipe13.d[3]
q[0] <= dffpipe_dd9:dffpipe13.q[0]
q[1] <= dffpipe_dd9:dffpipe13.q[1]
q[2] <= dffpipe_dd9:dffpipe13.q[2]
q[3] <= dffpipe_dd9:dffpipe13.q[3]


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ADS131A0X|my_fifo:my_fifo_uut3
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
q[16] <= dcfifo:dcfifo_component.q
q[17] <= dcfifo:dcfifo_component.q
q[18] <= dcfifo:dcfifo_component.q
q[19] <= dcfifo:dcfifo_component.q
q[20] <= dcfifo:dcfifo_component.q
q[21] <= dcfifo:dcfifo_component.q
q[22] <= dcfifo:dcfifo_component.q
q[23] <= dcfifo:dcfifo_component.q
q[24] <= dcfifo:dcfifo_component.q
q[25] <= dcfifo:dcfifo_component.q
q[26] <= dcfifo:dcfifo_component.q
q[27] <= dcfifo:dcfifo_component.q
q[28] <= dcfifo:dcfifo_component.q
q[29] <= dcfifo:dcfifo_component.q
q[30] <= dcfifo:dcfifo_component.q
q[31] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component
data[0] => dcfifo_coo1:auto_generated.data[0]
data[1] => dcfifo_coo1:auto_generated.data[1]
data[2] => dcfifo_coo1:auto_generated.data[2]
data[3] => dcfifo_coo1:auto_generated.data[3]
data[4] => dcfifo_coo1:auto_generated.data[4]
data[5] => dcfifo_coo1:auto_generated.data[5]
data[6] => dcfifo_coo1:auto_generated.data[6]
data[7] => dcfifo_coo1:auto_generated.data[7]
data[8] => dcfifo_coo1:auto_generated.data[8]
data[9] => dcfifo_coo1:auto_generated.data[9]
data[10] => dcfifo_coo1:auto_generated.data[10]
data[11] => dcfifo_coo1:auto_generated.data[11]
data[12] => dcfifo_coo1:auto_generated.data[12]
data[13] => dcfifo_coo1:auto_generated.data[13]
data[14] => dcfifo_coo1:auto_generated.data[14]
data[15] => dcfifo_coo1:auto_generated.data[15]
data[16] => dcfifo_coo1:auto_generated.data[16]
data[17] => dcfifo_coo1:auto_generated.data[17]
data[18] => dcfifo_coo1:auto_generated.data[18]
data[19] => dcfifo_coo1:auto_generated.data[19]
data[20] => dcfifo_coo1:auto_generated.data[20]
data[21] => dcfifo_coo1:auto_generated.data[21]
data[22] => dcfifo_coo1:auto_generated.data[22]
data[23] => dcfifo_coo1:auto_generated.data[23]
data[24] => dcfifo_coo1:auto_generated.data[24]
data[25] => dcfifo_coo1:auto_generated.data[25]
data[26] => dcfifo_coo1:auto_generated.data[26]
data[27] => dcfifo_coo1:auto_generated.data[27]
data[28] => dcfifo_coo1:auto_generated.data[28]
data[29] => dcfifo_coo1:auto_generated.data[29]
data[30] => dcfifo_coo1:auto_generated.data[30]
data[31] => dcfifo_coo1:auto_generated.data[31]
q[0] <= dcfifo_coo1:auto_generated.q[0]
q[1] <= dcfifo_coo1:auto_generated.q[1]
q[2] <= dcfifo_coo1:auto_generated.q[2]
q[3] <= dcfifo_coo1:auto_generated.q[3]
q[4] <= dcfifo_coo1:auto_generated.q[4]
q[5] <= dcfifo_coo1:auto_generated.q[5]
q[6] <= dcfifo_coo1:auto_generated.q[6]
q[7] <= dcfifo_coo1:auto_generated.q[7]
q[8] <= dcfifo_coo1:auto_generated.q[8]
q[9] <= dcfifo_coo1:auto_generated.q[9]
q[10] <= dcfifo_coo1:auto_generated.q[10]
q[11] <= dcfifo_coo1:auto_generated.q[11]
q[12] <= dcfifo_coo1:auto_generated.q[12]
q[13] <= dcfifo_coo1:auto_generated.q[13]
q[14] <= dcfifo_coo1:auto_generated.q[14]
q[15] <= dcfifo_coo1:auto_generated.q[15]
q[16] <= dcfifo_coo1:auto_generated.q[16]
q[17] <= dcfifo_coo1:auto_generated.q[17]
q[18] <= dcfifo_coo1:auto_generated.q[18]
q[19] <= dcfifo_coo1:auto_generated.q[19]
q[20] <= dcfifo_coo1:auto_generated.q[20]
q[21] <= dcfifo_coo1:auto_generated.q[21]
q[22] <= dcfifo_coo1:auto_generated.q[22]
q[23] <= dcfifo_coo1:auto_generated.q[23]
q[24] <= dcfifo_coo1:auto_generated.q[24]
q[25] <= dcfifo_coo1:auto_generated.q[25]
q[26] <= dcfifo_coo1:auto_generated.q[26]
q[27] <= dcfifo_coo1:auto_generated.q[27]
q[28] <= dcfifo_coo1:auto_generated.q[28]
q[29] <= dcfifo_coo1:auto_generated.q[29]
q[30] <= dcfifo_coo1:auto_generated.q[30]
q[31] <= dcfifo_coo1:auto_generated.q[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_coo1:auto_generated.rdclk
rdreq => dcfifo_coo1:auto_generated.rdreq
wrclk => dcfifo_coo1:auto_generated.wrclk
wrreq => dcfifo_coo1:auto_generated.wrreq
aclr => dcfifo_coo1:auto_generated.aclr
rdempty <= dcfifo_coo1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_coo1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated
aclr => a_graycounter_h57:rdptr_g1p.aclr
aclr => a_graycounter_djc:wrptr_g1p.aclr
aclr => altsyncram_uq81:fifo_ram.aclr1
aclr => delayed_wrptr_g[3].IN0
aclr => rdptr_g[3].IN0
aclr => wrptr_g[3].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_uq81:fifo_ram.data_a[0]
data[1] => altsyncram_uq81:fifo_ram.data_a[1]
data[2] => altsyncram_uq81:fifo_ram.data_a[2]
data[3] => altsyncram_uq81:fifo_ram.data_a[3]
data[4] => altsyncram_uq81:fifo_ram.data_a[4]
data[5] => altsyncram_uq81:fifo_ram.data_a[5]
data[6] => altsyncram_uq81:fifo_ram.data_a[6]
data[7] => altsyncram_uq81:fifo_ram.data_a[7]
data[8] => altsyncram_uq81:fifo_ram.data_a[8]
data[9] => altsyncram_uq81:fifo_ram.data_a[9]
data[10] => altsyncram_uq81:fifo_ram.data_a[10]
data[11] => altsyncram_uq81:fifo_ram.data_a[11]
data[12] => altsyncram_uq81:fifo_ram.data_a[12]
data[13] => altsyncram_uq81:fifo_ram.data_a[13]
data[14] => altsyncram_uq81:fifo_ram.data_a[14]
data[15] => altsyncram_uq81:fifo_ram.data_a[15]
data[16] => altsyncram_uq81:fifo_ram.data_a[16]
data[17] => altsyncram_uq81:fifo_ram.data_a[17]
data[18] => altsyncram_uq81:fifo_ram.data_a[18]
data[19] => altsyncram_uq81:fifo_ram.data_a[19]
data[20] => altsyncram_uq81:fifo_ram.data_a[20]
data[21] => altsyncram_uq81:fifo_ram.data_a[21]
data[22] => altsyncram_uq81:fifo_ram.data_a[22]
data[23] => altsyncram_uq81:fifo_ram.data_a[23]
data[24] => altsyncram_uq81:fifo_ram.data_a[24]
data[25] => altsyncram_uq81:fifo_ram.data_a[25]
data[26] => altsyncram_uq81:fifo_ram.data_a[26]
data[27] => altsyncram_uq81:fifo_ram.data_a[27]
data[28] => altsyncram_uq81:fifo_ram.data_a[28]
data[29] => altsyncram_uq81:fifo_ram.data_a[29]
data[30] => altsyncram_uq81:fifo_ram.data_a[30]
data[31] => altsyncram_uq81:fifo_ram.data_a[31]
q[0] <= altsyncram_uq81:fifo_ram.q_b[0]
q[1] <= altsyncram_uq81:fifo_ram.q_b[1]
q[2] <= altsyncram_uq81:fifo_ram.q_b[2]
q[3] <= altsyncram_uq81:fifo_ram.q_b[3]
q[4] <= altsyncram_uq81:fifo_ram.q_b[4]
q[5] <= altsyncram_uq81:fifo_ram.q_b[5]
q[6] <= altsyncram_uq81:fifo_ram.q_b[6]
q[7] <= altsyncram_uq81:fifo_ram.q_b[7]
q[8] <= altsyncram_uq81:fifo_ram.q_b[8]
q[9] <= altsyncram_uq81:fifo_ram.q_b[9]
q[10] <= altsyncram_uq81:fifo_ram.q_b[10]
q[11] <= altsyncram_uq81:fifo_ram.q_b[11]
q[12] <= altsyncram_uq81:fifo_ram.q_b[12]
q[13] <= altsyncram_uq81:fifo_ram.q_b[13]
q[14] <= altsyncram_uq81:fifo_ram.q_b[14]
q[15] <= altsyncram_uq81:fifo_ram.q_b[15]
q[16] <= altsyncram_uq81:fifo_ram.q_b[16]
q[17] <= altsyncram_uq81:fifo_ram.q_b[17]
q[18] <= altsyncram_uq81:fifo_ram.q_b[18]
q[19] <= altsyncram_uq81:fifo_ram.q_b[19]
q[20] <= altsyncram_uq81:fifo_ram.q_b[20]
q[21] <= altsyncram_uq81:fifo_ram.q_b[21]
q[22] <= altsyncram_uq81:fifo_ram.q_b[22]
q[23] <= altsyncram_uq81:fifo_ram.q_b[23]
q[24] <= altsyncram_uq81:fifo_ram.q_b[24]
q[25] <= altsyncram_uq81:fifo_ram.q_b[25]
q[26] <= altsyncram_uq81:fifo_ram.q_b[26]
q[27] <= altsyncram_uq81:fifo_ram.q_b[27]
q[28] <= altsyncram_uq81:fifo_ram.q_b[28]
q[29] <= altsyncram_uq81:fifo_ram.q_b[29]
q[30] <= altsyncram_uq81:fifo_ram.q_b[30]
q[31] <= altsyncram_uq81:fifo_ram.q_b[31]
rdclk => a_graycounter_h57:rdptr_g1p.clock
rdclk => altsyncram_uq81:fifo_ram.clock1
rdclk => alt_synch_pipe_rnl:rs_dgwp.clock
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_djc:wrptr_g1p.clock
wrclk => altsyncram_uq81:fifo_ram.clock0
wrclk => alt_synch_pipe_snl:ws_dgrp.clock
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => parity6.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p
aclr => counter7a1.IN0
aclr => counter7a0.IN0
aclr => parity8.IN0
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
aclr1 => ram_block9a16.CLR1
aclr1 => ram_block9a17.CLR1
aclr1 => ram_block9a18.CLR1
aclr1 => ram_block9a19.CLR1
aclr1 => ram_block9a20.CLR1
aclr1 => ram_block9a21.CLR1
aclr1 => ram_block9a22.CLR1
aclr1 => ram_block9a23.CLR1
aclr1 => ram_block9a24.CLR1
aclr1 => ram_block9a25.CLR1
aclr1 => ram_block9a26.CLR1
aclr1 => ram_block9a27.CLR1
aclr1 => ram_block9a28.CLR1
aclr1 => ram_block9a29.CLR1
aclr1 => ram_block9a30.CLR1
aclr1 => ram_block9a31.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[0] => ram_block9a17.PORTAADDR
address_a[0] => ram_block9a18.PORTAADDR
address_a[0] => ram_block9a19.PORTAADDR
address_a[0] => ram_block9a20.PORTAADDR
address_a[0] => ram_block9a21.PORTAADDR
address_a[0] => ram_block9a22.PORTAADDR
address_a[0] => ram_block9a23.PORTAADDR
address_a[0] => ram_block9a24.PORTAADDR
address_a[0] => ram_block9a25.PORTAADDR
address_a[0] => ram_block9a26.PORTAADDR
address_a[0] => ram_block9a27.PORTAADDR
address_a[0] => ram_block9a28.PORTAADDR
address_a[0] => ram_block9a29.PORTAADDR
address_a[0] => ram_block9a30.PORTAADDR
address_a[0] => ram_block9a31.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[1] => ram_block9a17.PORTAADDR1
address_a[1] => ram_block9a18.PORTAADDR1
address_a[1] => ram_block9a19.PORTAADDR1
address_a[1] => ram_block9a20.PORTAADDR1
address_a[1] => ram_block9a21.PORTAADDR1
address_a[1] => ram_block9a22.PORTAADDR1
address_a[1] => ram_block9a23.PORTAADDR1
address_a[1] => ram_block9a24.PORTAADDR1
address_a[1] => ram_block9a25.PORTAADDR1
address_a[1] => ram_block9a26.PORTAADDR1
address_a[1] => ram_block9a27.PORTAADDR1
address_a[1] => ram_block9a28.PORTAADDR1
address_a[1] => ram_block9a29.PORTAADDR1
address_a[1] => ram_block9a30.PORTAADDR1
address_a[1] => ram_block9a31.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[2] => ram_block9a17.PORTAADDR2
address_a[2] => ram_block9a18.PORTAADDR2
address_a[2] => ram_block9a19.PORTAADDR2
address_a[2] => ram_block9a20.PORTAADDR2
address_a[2] => ram_block9a21.PORTAADDR2
address_a[2] => ram_block9a22.PORTAADDR2
address_a[2] => ram_block9a23.PORTAADDR2
address_a[2] => ram_block9a24.PORTAADDR2
address_a[2] => ram_block9a25.PORTAADDR2
address_a[2] => ram_block9a26.PORTAADDR2
address_a[2] => ram_block9a27.PORTAADDR2
address_a[2] => ram_block9a28.PORTAADDR2
address_a[2] => ram_block9a29.PORTAADDR2
address_a[2] => ram_block9a30.PORTAADDR2
address_a[2] => ram_block9a31.PORTAADDR2
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[0] => ram_block9a17.PORTBADDR
address_b[0] => ram_block9a18.PORTBADDR
address_b[0] => ram_block9a19.PORTBADDR
address_b[0] => ram_block9a20.PORTBADDR
address_b[0] => ram_block9a21.PORTBADDR
address_b[0] => ram_block9a22.PORTBADDR
address_b[0] => ram_block9a23.PORTBADDR
address_b[0] => ram_block9a24.PORTBADDR
address_b[0] => ram_block9a25.PORTBADDR
address_b[0] => ram_block9a26.PORTBADDR
address_b[0] => ram_block9a27.PORTBADDR
address_b[0] => ram_block9a28.PORTBADDR
address_b[0] => ram_block9a29.PORTBADDR
address_b[0] => ram_block9a30.PORTBADDR
address_b[0] => ram_block9a31.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[1] => ram_block9a17.PORTBADDR1
address_b[1] => ram_block9a18.PORTBADDR1
address_b[1] => ram_block9a19.PORTBADDR1
address_b[1] => ram_block9a20.PORTBADDR1
address_b[1] => ram_block9a21.PORTBADDR1
address_b[1] => ram_block9a22.PORTBADDR1
address_b[1] => ram_block9a23.PORTBADDR1
address_b[1] => ram_block9a24.PORTBADDR1
address_b[1] => ram_block9a25.PORTBADDR1
address_b[1] => ram_block9a26.PORTBADDR1
address_b[1] => ram_block9a27.PORTBADDR1
address_b[1] => ram_block9a28.PORTBADDR1
address_b[1] => ram_block9a29.PORTBADDR1
address_b[1] => ram_block9a30.PORTBADDR1
address_b[1] => ram_block9a31.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[2] => ram_block9a17.PORTBADDR2
address_b[2] => ram_block9a18.PORTBADDR2
address_b[2] => ram_block9a19.PORTBADDR2
address_b[2] => ram_block9a20.PORTBADDR2
address_b[2] => ram_block9a21.PORTBADDR2
address_b[2] => ram_block9a22.PORTBADDR2
address_b[2] => ram_block9a23.PORTBADDR2
address_b[2] => ram_block9a24.PORTBADDR2
address_b[2] => ram_block9a25.PORTBADDR2
address_b[2] => ram_block9a26.PORTBADDR2
address_b[2] => ram_block9a27.PORTBADDR2
address_b[2] => ram_block9a28.PORTBADDR2
address_b[2] => ram_block9a29.PORTBADDR2
address_b[2] => ram_block9a30.PORTBADDR2
address_b[2] => ram_block9a31.PORTBADDR2
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
addressstall_b => ram_block9a17.PORTBADDRSTALL
addressstall_b => ram_block9a18.PORTBADDRSTALL
addressstall_b => ram_block9a19.PORTBADDRSTALL
addressstall_b => ram_block9a20.PORTBADDRSTALL
addressstall_b => ram_block9a21.PORTBADDRSTALL
addressstall_b => ram_block9a22.PORTBADDRSTALL
addressstall_b => ram_block9a23.PORTBADDRSTALL
addressstall_b => ram_block9a24.PORTBADDRSTALL
addressstall_b => ram_block9a25.PORTBADDRSTALL
addressstall_b => ram_block9a26.PORTBADDRSTALL
addressstall_b => ram_block9a27.PORTBADDRSTALL
addressstall_b => ram_block9a28.PORTBADDRSTALL
addressstall_b => ram_block9a29.PORTBADDRSTALL
addressstall_b => ram_block9a30.PORTBADDRSTALL
addressstall_b => ram_block9a31.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock0 => ram_block9a17.CLK0
clock0 => ram_block9a18.CLK0
clock0 => ram_block9a19.CLK0
clock0 => ram_block9a20.CLK0
clock0 => ram_block9a21.CLK0
clock0 => ram_block9a22.CLK0
clock0 => ram_block9a23.CLK0
clock0 => ram_block9a24.CLK0
clock0 => ram_block9a25.CLK0
clock0 => ram_block9a26.CLK0
clock0 => ram_block9a27.CLK0
clock0 => ram_block9a28.CLK0
clock0 => ram_block9a29.CLK0
clock0 => ram_block9a30.CLK0
clock0 => ram_block9a31.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clock1 => ram_block9a17.CLK1
clock1 => ram_block9a18.CLK1
clock1 => ram_block9a19.CLK1
clock1 => ram_block9a20.CLK1
clock1 => ram_block9a21.CLK1
clock1 => ram_block9a22.CLK1
clock1 => ram_block9a23.CLK1
clock1 => ram_block9a24.CLK1
clock1 => ram_block9a25.CLK1
clock1 => ram_block9a26.CLK1
clock1 => ram_block9a27.CLK1
clock1 => ram_block9a28.CLK1
clock1 => ram_block9a29.CLK1
clock1 => ram_block9a30.CLK1
clock1 => ram_block9a31.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
clocken1 => ram_block9a17.ENA1
clocken1 => ram_block9a18.ENA1
clocken1 => ram_block9a19.ENA1
clocken1 => ram_block9a20.ENA1
clocken1 => ram_block9a21.ENA1
clocken1 => ram_block9a22.ENA1
clocken1 => ram_block9a23.ENA1
clocken1 => ram_block9a24.ENA1
clocken1 => ram_block9a25.ENA1
clocken1 => ram_block9a26.ENA1
clocken1 => ram_block9a27.ENA1
clocken1 => ram_block9a28.ENA1
clocken1 => ram_block9a29.ENA1
clocken1 => ram_block9a30.ENA1
clocken1 => ram_block9a31.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
data_a[17] => ram_block9a17.PORTADATAIN
data_a[18] => ram_block9a18.PORTADATAIN
data_a[19] => ram_block9a19.PORTADATAIN
data_a[20] => ram_block9a20.PORTADATAIN
data_a[21] => ram_block9a21.PORTADATAIN
data_a[22] => ram_block9a22.PORTADATAIN
data_a[23] => ram_block9a23.PORTADATAIN
data_a[24] => ram_block9a24.PORTADATAIN
data_a[25] => ram_block9a25.PORTADATAIN
data_a[26] => ram_block9a26.PORTADATAIN
data_a[27] => ram_block9a27.PORTADATAIN
data_a[28] => ram_block9a28.PORTADATAIN
data_a[29] => ram_block9a29.PORTADATAIN
data_a[30] => ram_block9a30.PORTADATAIN
data_a[31] => ram_block9a31.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
q_b[17] <= ram_block9a17.PORTBDATAOUT
q_b[18] <= ram_block9a18.PORTBDATAOUT
q_b[19] <= ram_block9a19.PORTBDATAOUT
q_b[20] <= ram_block9a20.PORTBDATAOUT
q_b[21] <= ram_block9a21.PORTBDATAOUT
q_b[22] <= ram_block9a22.PORTBDATAOUT
q_b[23] <= ram_block9a23.PORTBDATAOUT
q_b[24] <= ram_block9a24.PORTBDATAOUT
q_b[25] <= ram_block9a25.PORTBDATAOUT
q_b[26] <= ram_block9a26.PORTBDATAOUT
q_b[27] <= ram_block9a27.PORTBDATAOUT
q_b[28] <= ram_block9a28.PORTBDATAOUT
q_b[29] <= ram_block9a29.PORTBDATAOUT
q_b[30] <= ram_block9a30.PORTBDATAOUT
q_b[31] <= ram_block9a31.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0
wren_a => ram_block9a16.PORTAWE
wren_a => ram_block9a16.ENA0
wren_a => ram_block9a17.PORTAWE
wren_a => ram_block9a17.ENA0
wren_a => ram_block9a18.PORTAWE
wren_a => ram_block9a18.ENA0
wren_a => ram_block9a19.PORTAWE
wren_a => ram_block9a19.ENA0
wren_a => ram_block9a20.PORTAWE
wren_a => ram_block9a20.ENA0
wren_a => ram_block9a21.PORTAWE
wren_a => ram_block9a21.ENA0
wren_a => ram_block9a22.PORTAWE
wren_a => ram_block9a22.ENA0
wren_a => ram_block9a23.PORTAWE
wren_a => ram_block9a23.ENA0
wren_a => ram_block9a24.PORTAWE
wren_a => ram_block9a24.ENA0
wren_a => ram_block9a25.PORTAWE
wren_a => ram_block9a25.ENA0
wren_a => ram_block9a26.PORTAWE
wren_a => ram_block9a26.ENA0
wren_a => ram_block9a27.PORTAWE
wren_a => ram_block9a27.ENA0
wren_a => ram_block9a28.PORTAWE
wren_a => ram_block9a28.ENA0
wren_a => ram_block9a29.PORTAWE
wren_a => ram_block9a29.ENA0
wren_a => ram_block9a30.PORTAWE
wren_a => ram_block9a30.ENA0
wren_a => ram_block9a31.PORTAWE
wren_a => ram_block9a31.ENA0


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
clock => dffpipe_cd9:dffpipe10.clock
clrn => dffpipe_cd9:dffpipe10.clrn
d[0] => dffpipe_cd9:dffpipe10.d[0]
d[1] => dffpipe_cd9:dffpipe10.d[1]
d[2] => dffpipe_cd9:dffpipe10.d[2]
d[3] => dffpipe_cd9:dffpipe10.d[3]
q[0] <= dffpipe_cd9:dffpipe10.q[0]
q[1] <= dffpipe_cd9:dffpipe10.q[1]
q[2] <= dffpipe_cd9:dffpipe10.q[2]
q[3] <= dffpipe_cd9:dffpipe10.q[3]


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp
clock => dffpipe_dd9:dffpipe13.clock
clrn => dffpipe_dd9:dffpipe13.clrn
d[0] => dffpipe_dd9:dffpipe13.d[0]
d[1] => dffpipe_dd9:dffpipe13.d[1]
d[2] => dffpipe_dd9:dffpipe13.d[2]
d[3] => dffpipe_dd9:dffpipe13.d[3]
q[0] <= dffpipe_dd9:dffpipe13.q[0]
q[1] <= dffpipe_dd9:dffpipe13.q[1]
q[2] <= dffpipe_dd9:dffpipe13.q[2]
q[3] <= dffpipe_dd9:dffpipe13.q[3]


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ADS131A0X|clock_synthesizer:my_fifo_clk_write
input_clock => clock_state.CLK
input_clock => counter[0].CLK
input_clock => counter[1].CLK
input_clock => counter[2].CLK
input_clock => counter[3].CLK
input_clock => counter[4].CLK
input_clock => counter[5].CLK
input_clock => counter[6].CLK
input_clock => counter[7].CLK
input_clock => counter[8].CLK
input_clock => counter[9].CLK
input_clock => counter[10].CLK
input_clock => counter[11].CLK
input_clock => counter[12].CLK
input_clock => counter[13].CLK
input_clock => counter[14].CLK
input_clock => counter[15].CLK
input_clock => counter[16].CLK
input_clock => counter[17].CLK
input_clock => counter[18].CLK
input_clock => counter[19].CLK
input_clock => counter[20].CLK
input_clock => counter[21].CLK
input_clock => counter[22].CLK
input_clock => counter[23].CLK
input_clock => counter[24].CLK
input_clock => counter[25].CLK
input_clock => counter[26].CLK
input_clock => counter[27].CLK
input_clock => counter[28].CLK
input_clock => counter[29].CLK
input_clock => counter[30].CLK
input_clock => counter[31].CLK
clock_pol <= clock_state.DB_MAX_OUTPUT_PORT_TYPE


|ADS131A0X|clock_synthesizer:my_fifo_clk_read
input_clock => clock_state.CLK
input_clock => counter[0].CLK
input_clock => counter[1].CLK
input_clock => counter[2].CLK
input_clock => counter[3].CLK
input_clock => counter[4].CLK
input_clock => counter[5].CLK
input_clock => counter[6].CLK
input_clock => counter[7].CLK
input_clock => counter[8].CLK
input_clock => counter[9].CLK
input_clock => counter[10].CLK
input_clock => counter[11].CLK
input_clock => counter[12].CLK
input_clock => counter[13].CLK
input_clock => counter[14].CLK
input_clock => counter[15].CLK
input_clock => counter[16].CLK
input_clock => counter[17].CLK
input_clock => counter[18].CLK
input_clock => counter[19].CLK
input_clock => counter[20].CLK
input_clock => counter[21].CLK
input_clock => counter[22].CLK
input_clock => counter[23].CLK
input_clock => counter[24].CLK
input_clock => counter[25].CLK
input_clock => counter[26].CLK
input_clock => counter[27].CLK
input_clock => counter[28].CLK
input_clock => counter[29].CLK
input_clock => counter[30].CLK
input_clock => counter[31].CLK
clock_pol <= clock_state.DB_MAX_OUTPUT_PORT_TYPE


