{
  "performance": {
    "max_number_of_threads": "half",
    "minimize_probing_sets": "trivial"
  },
  "simulation": {
    "groups": [
      "64'h$$$$$$$$$$$$$$$$",
      "64'h0123456789abcdef"
    ],
    "number_of_clock_cycles": 25,
    "output_shares": [
      "output_s1[63:0]",
      "output_s2[63:0]"
    ],
    "expected_output": [
      "64'h$$$$$$$$$$$$$$$$",
      "64'hae25ad3ca8fa9ccf"
    ],
    "input_sequence": [
      {
        "signals": [
          {
            "name": "input_s1[63:0]",
            "value": "group_in0[63:0]"
          },
          {
            "name": "input_s2[63:0]",
            "value": "group_in1[63:0]"
          },
          {
            "name": "Key[127:0]",
            "value": "128'h0000000000000000fedcba9876543210"
          },
          {
            "name": "rst",
            "value": "1'b1"
          },
          {
            "name": "enc_dec",
            "value": "1'b0"
          }
        ],
        "hold_for_cycles": 2
      },
      {
        "signals": [
          {
            "name": "rst",
            "value": "1'b0"
          }
        ]
      }
    ],
    "number_of_simulations": 65536,
    "number_of_simulations_per_step": 8192
  },
  "hardware": {
    "clock_signal_name": "clk"
  },
  "side_channel_analysis": {
    "order": 1,
    "transitional_leakage": false
  }
}