#![allow(non_snake_case, unused_mut, unused_variables, unused_must_use)]

#[allow(unused_variables, unused_mut, non_snake_case)]
pub mod oscfh;

#[allow(unused_variables, unused_mut, non_snake_case)]
pub mod ioc_rom;

#[allow(unused_variables, unused_mut, non_snake_case)]
pub mod ddi;

pub mod aux_sysif;
/*
 * Copyright (c) 2015, Texas Instruments Incorporated - http://www.ti.com/
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the copyright holder nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE
 * COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
 * OF THE POSSIBILITY OF SUCH DAMAGE.
*/
use prcm;
use rtc;
pub fn perform() {
    unsafe { SetupTrimDevice() }
}

pub unsafe extern "C" fn SetupTrimDevice() {
    let mut ui32Fcfg1Revision: u32;
    let mut ui32AonSysResetctl: u32;
    ui32Fcfg1Revision = *((0x50001000i32 + 0x31ci32) as (*mut usize)) as (u32);

    // Enable Standby in Flash bank
    *(((0x40030000i32 + 0x24i32) as (usize) & 0xf0000000usize
        | 0x2000000usize
        | ((0x40030000i32 + 0x24i32) as (usize) & 0xfffffusize) << 5i32
        | (1i32 << 2i32) as (usize)) as (*mut usize)) = 0usize;
    SetupSetCacheModeAccordingToCcfgSetting();

    // Undocumented AON IOC Latch register, found in driverlib AON_IOC.h
    // If this bit is not cleared before proceeding to powerdown, the IOs
    // will all default to the reset configuration when restarting.
    if *(((0x40094000i32 + 0xci32) as (usize) & 0xf0000000usize
        | 0x2000000usize
        | ((0x40094000i32 + 0xci32) as (usize) & 0xfffffusize) << 5i32
        | (0i32 << 2i32) as (usize)) as (*mut usize))
        == 0
    {
        // TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown();
    } else if *(((0x40090000i32 + 0x2ci32) as (usize) & 0xf0000000usize
        | 0x2000000usize
        | ((0x40090000i32 + 0x2ci32) as (usize) & 0xfffffusize) << 5i32
        | (0i32 << 2i32) as (usize)) as (*mut usize))
        == 0
    {
        TrimAfterColdResetWakeupFromShutDown(ui32Fcfg1Revision);
    // TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown();
    } else {
        TrimAfterColdReset();
        TrimAfterColdResetWakeupFromShutDown(ui32Fcfg1Revision);
        // TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown();
    }

    // Set VIMS power domain control.
    // PDCTL1VIMS = 0 ==> VIMS power domain is only powered when CPU power domain is powered
    prcm::Power::disable_domain(prcm::PowerDomain::VIMS);

    // Configure optimal wait time for flash FSM in cases where flash pump
    // wakes up from sleep

    *((0x40030000i32 + 0x2048i32) as (*mut usize)) = *((0x40030000i32 + 0x2048i32) as (*mut usize))
        & !0xfff0000i32 as (usize)
        | (0x139i32 << 16i32) as (usize);

    // And finally at the end of the flash boot process:
    // SET BOOT_DET bits in AON_PMCTL to 3 if already found to be 1
    // Note: The BOOT_DET_x_CLR/SET bits must be manually cleared

    if (*((0x40090000i32 + 0x28i32) as (*mut usize)) & (0x2000i32 | 0x1000i32) as (usize)) >> 12i32
        == 1usize
    {
        ui32AonSysResetctl =
            (*((0x40090000i32 + 0x28i32) as (*mut usize))
                & !(0x2000000i32 | 0x1000000i32 | 0x20000i32 | 0x10000i32 | 0x10i32) as (usize))
                as (u32);
        *((0x40090000i32 + 0x28i32) as (*mut usize)) = (ui32AonSysResetctl | 0x20000u32) as (usize);
        *((0x40090000i32 + 0x28i32) as (*mut usize)) = ui32AonSysResetctl as (usize);
    }
    /*
    while *(((0x40034000i32 + 0x0i32) as (usize) & 0xf0000000usize
            | 0x2000000usize
            | ((0x40034000i32 + 0x0i32) as (usize) & 0xfffffusize) << 5i32
            | (3i32 << 2i32) as (usize)) as (*mut usize)) != 0 {}
    
    */
    'loop9: loop {
        if *(((0x40034000i32 + 0x0i32) as (usize) & 0xf0000000usize
            | 0x2000000usize
            | ((0x40034000i32 + 0x0i32) as (usize) & 0xfffffusize) << 5i32
            | (3i32 << 2i32) as (usize)) as (*mut usize))
            == 0
        {
            break;
        }
    }
}

// unsafe extern "C" fn TrimAfterColdResetWakeupFromShutDownWakeupFromPowerDown() {}

unsafe extern "C" fn Step_RCOSCHF_CTRIM(mut toCode: u32) {
    let mut currentRcoscHfCtlReg: u32;
    let mut currentTrim: u32;
    currentRcoscHfCtlReg = *((0x400ca000i32 + 0x30i32) as (*mut u16)) as (u32);
    currentTrim = (currentRcoscHfCtlReg & 0xff00u32) >> 8i32 ^ 0xc0u32;
    /*
    while toCode != currentTrim {
        *((0x40092000i32 + 0x34i32) as (*mut usize));
        if toCode > currentTrim {
            currentTrim.wrapping_add(1u32);
        }
        else {
            currentTrim.wrapping_sub(1u32);
        }
        *((0x400ca000i32 + 0x30i32) as (*mut u16)) =
            (currentRcoscHfCtlReg & !0xff00i32 as (u32) | (currentTrim ^ 0xc0u32) << 8i32) as (u16);
    }
    */
    'loop1: loop {
        if !(toCode != currentTrim) {
            break;
        }
        while *((0x40092000i32 + 0x34i32) as (*mut usize)) & 0x1usize != 0x1usize {}
        if toCode > currentTrim {
            currentTrim = currentTrim.wrapping_add(1u32);
        } else {
            currentTrim = currentTrim.wrapping_sub(1u32);
        }
        *((0x400ca000i32 + 0x30i32) as (*mut u16)) =
            (currentRcoscHfCtlReg & !0xff00i32 as (u32) | (currentTrim ^ 0xc0u32) << 8i32) as (u16);
    }
}

unsafe extern "C" fn Step_VBG(mut targetSigned: i32) {
    let mut refSysCtl3Reg: u32;
    let mut currentSigned: i32;

    'loop1: loop {
        refSysCtl3Reg = *((0x40086200i32 + 0x5i32) as (*mut u8)) as (u32);
        currentSigned = (refSysCtl3Reg << 32i32 - 6i32 - 0i32) as (i32) >> 32i32 - 6i32;
        *((0x40092000i32 + 0x34i32) as (*mut usize));
        if targetSigned != currentSigned {
            if targetSigned > currentSigned {
                currentSigned = currentSigned + 1;
            } else {
                currentSigned = currentSigned - 1;
            }
            *((0x40086200i32 + 0x5i32) as (*mut u8)) =
                (refSysCtl3Reg & !(0x80i32 | 0x3fi32) as (u32)
                    | currentSigned as (u32) << 0i32 & 0x3fu32) as (u8);
            let _rhs = 0x80i32;
            let _lhs = &mut *((0x40086200i32 + 0x5i32) as (*mut u8));
            *_lhs = (*_lhs as (i32) | _rhs) as (u8);
        }
        if !(targetSigned != currentSigned) {
            break;
        }
    }
}

unsafe extern "C" fn TrimAfterColdResetWakeupFromShutDown(mut ui32Fcfg1Revision: u32) {
    let mut ccfg_ModeConfReg: u32;

    // Check in CCFG for alternative DCDC setting
    if *((0x50003000i32 + 0x1fb0i32) as (*mut usize)) & 0x2usize == 0usize {
        *((0x40086200i32 + 0x40i32 + 0xbi32 * 2i32) as (*mut u8)) =
            (0xf0usize | *((0x50003000i32 + 0x1faci32) as (*mut usize)) >> 16i32) as (u8);
    }

    // read the MODE_CONF register in CCFG
    ccfg_ModeConfReg = *((0x50003000i32 + 0x1fb4i32) as (*mut usize)) as (u32);

    SetupAfterColdResetWakeupFromShutDownCfg1(ccfg_ModeConfReg);
    SetupAfterColdResetWakeupFromShutDownCfg2(ui32Fcfg1Revision, ccfg_ModeConfReg);

    let mut ui32EfuseData: u32;
    let mut orgResetCtl: u32;

    // Get VTRIM_COARSE and VTRIM_DIG from EFUSE shadow register OSC_BIAS_LDO_TRIM
    ui32EfuseData = *((0x50001000i32 + 0x3f8i32) as (*mut usize)) as (u32);
    Step_RCOSCHF_CTRIM((ui32EfuseData & 0xffu32) >> 0i32);

    // Write to register SOCLDO_0_1 (addr offset 3) bits[7:4] (VTRIM_COARSE) and
    // bits[3:0] (VTRIM_DIG) in ADI_2_REFSYS. Direct write can be used since
    // all register bit fields are trimmed.
    *((0x40086000i32 + 0x0i32 + 0x3i32) as (*mut u8)) = ((ui32EfuseData & 0xf00u32) >> 8i32 << 4i32
        | (ui32EfuseData & 0xf000u32) >> 12i32 << 0i32)
        as (u8);
    // Write to register CTLSOCREFSYS0 (addr offset 0) bits[4:0] (TRIMIREF) in
    // ADI_2_REFSYS. Avoid using masked write access since bit field spans
    // nibble boundary. Direct write can be used since this is the only defined
    // bit field in this register.
    *((0x40086000i32 + 0x0i32 + 0x0i32) as (*mut u8)) =
        ((ui32EfuseData & 0x7c0000u32) >> 18i32 << 0i32) as (u8);

    // Write to register CTLSOCREFSYS2 (addr offset 4) bits[7:4] (TRIMMAG) in
    // ADI_3_REFSYS
    *((0x40086200i32 + 0x60i32 + (0x4i32 << 1i32)) as (*mut u16)) =
        ((0xf0i32 << 8i32) as (u32) | (ui32EfuseData & 0x7800000u32) >> 23i32 << 4i32) as (u16);

    // Get TRIMBOD_EXTMODE or TRIMBOD_INTMODE from EFUSE shadow register in FCFG1
    ui32EfuseData = *((0x50001000i32 + 0x3fci32) as (*mut usize)) as (u32);
    orgResetCtl = (*((0x40090000i32 + 0x28i32) as (*mut usize)) & !0x10i32 as (usize)) as (u32);
    *((0x40090000i32 + 0x28i32) as (*mut usize)) =
        (orgResetCtl & !(0x20i32 | 0x40i32 | 0x80i32 | 0x100i32) as (u32)) as (usize);

    // Wait for xxx_LOSS_EN setting to propagate
    rtc::RTC.sync();
    // *((0x40092000i32 + 0x2ci32) as (*mut usize));

    // The VDDS_BOD trim and the VDDR trim is already stepped up to max/HH if "CC1352 boost mode" is requested.
    // See function SetupAfterColdResetWakeupFromShutDownCfg1() in setup_rom.c for details.
    if ccfg_ModeConfReg & 0x2000000u32 != 0u32 || ccfg_ModeConfReg & 0x1000000u32 == 0u32 {
        if *((0x40090000i32 + 0x10i32) as (*mut usize)) & 0x2usize != 0 {
            // Apply VDDS BOD trim value
            // Write to register CTLSOCREFSYS1 (addr offset 3) bit[7:3] (TRIMBOD)
            // in ADI_3_REFSYS
            *((0x40086200i32 + 0x60i32 + (0x3i32 << 1i32)) as (*mut u16)) =
                ((0xf8i32 << 8i32) as (u32) | (ui32EfuseData & 0x7c0u32) >> 6i32 << 3i32) as (u16);
        } else {
            // Apply VDDS BOD trim value
            // Write to register CTLSOCREFSYS1 (addr offset 3) bit[7:3] (TRIMBOD)
            // in ADI_3_REFSYS
            *((0x40086200i32 + 0x60i32 + (0x3i32 << 1i32)) as (*mut u16)) =
                ((0xf8i32 << 8i32) as (u32) | (ui32EfuseData & 0xf800u32) >> 11i32 << 3i32)
                    as (u16);
        } /*
        let _rhs = !0x80i32;
        let _lhs = &mut *((0x40086200i32 + 0x5i32) as (*mut u8));
        *_lhs = (*_lhs as (i32) & _rhs) as (u8);
        let _rhs = 0x80i32;
        let _lhs = &mut *((0x40086200i32 + 0x5i32) as (*mut u8));
        *_lhs = (*_lhs as (i32) | _rhs) as (u8);
        */
        SetupStepVddrTrimTo((ui32EfuseData & 0x1f0000u32) >> 16i32);
    }

    // VBG (ANA_TRIM[5:0]=TRIMTEMP --> ADI_3_REFSYS:REFSYSCTL3.TRIM_VBG)
    Step_VBG((ui32EfuseData << 32i32 - 6i32 - 0i32) as (i32) >> 32i32 - 6i32);

    // Wait two more LF edges before restoring xxx_LOSS_EN settings
    *((0x40092000i32 + 0x34i32) as (*mut usize));
    *((0x40092000i32 + 0x34i32) as (*mut usize));
    *((0x40090000i32 + 0x28i32) as (*mut usize)) = orgResetCtl as (usize);

    // Wait for xxx_LOSS_EN setting to propagate
    rtc::RTC.sync();
    // *((0x40092000i32 + 0x2ci32) as (*mut usize));

    let mut trimReg: u32;
    let mut ui32TrimValue: u32;
    trimReg = *((0x50001000i32 + 0x40ci32) as (*mut usize)) as (u32);
    ui32TrimValue = (trimReg & 0x3f000u32) >> 12i32;
    *((0x400cb000i32 + 0xei32) as (*mut u8)) = (ui32TrimValue << 0i32 & 0x3fu32) as (u8);
    *((0x40086200i32 + 0x10i32 + 0xci32) as (*mut u8)) = 0x40u8;
    *((0x400cb000i32 + 0x60i32 + 0x5i32 * 2i32) as (*mut u16)) =
        (0x38i32 << 8i32 | 3i32 << 3i32) as (u16);
    // Third part of trim done after cold reset and wakeup from shutdown:
    // -Configure HPOSC.
    // -Setup the LF clock.
    SetupAfterColdResetWakeupFromShutDownCfg3(ccfg_ModeConfReg);
    aux_sysif::AUXSYSIFOpModeChange(0x02u32);
    // Disable EFUSE clock
    *(((0x40030000i32 + 0x24i32) as (usize) & 0xf0000000usize
        | 0x2000000usize
        | ((0x40030000i32 + 0x24i32) as (usize) & 0xfffffusize) << 5i32
        | (5i32 << 2i32) as (usize)) as (*mut usize)) = 1usize;
}

unsafe extern "C" fn TrimAfterColdReset() {}

#[allow(unused_variables, unused_mut)]
unsafe extern "C" fn SetupSignExtendVddrTrimValue(mut ui32VddrTrimVal: u32) -> i32 {
    let mut i32SignedVddrVal: i32 = ui32VddrTrimVal as (i32);
    if i32SignedVddrVal > 0x15i32 {
        i32SignedVddrVal = i32SignedVddrVal - 0x20i32;
    }
    i32SignedVddrVal
}

pub unsafe extern "C" fn SetupStepVddrTrimTo(mut toCode: u32) {
    let mut pmctlResetctl_reg: u32;
    let mut targetTrim: i32;
    let mut currentTrim: i32;
    targetTrim = SetupSignExtendVddrTrimValue(toCode & (0x1fi32 >> 0i32) as (u32));
    currentTrim = SetupSignExtendVddrTrimValue(
        ((*((0x40086200i32 + 0x6i32) as (*mut u8)) as (i32) & 0x1fi32) >> 0i32) as (u32),
    );
    if targetTrim != currentTrim {
        pmctlResetctl_reg =
            (*((0x40090000i32 + 0x28i32) as (*mut usize)) & !0x10i32 as (usize)) as (u32);
        if pmctlResetctl_reg & 0x80u32 != 0 {
            *((0x40090000i32 + 0x28i32) as (*mut usize)) =
                (pmctlResetctl_reg & !0x80i32 as (u32)) as (usize);
            rtc::RTC.sync();
            // *((0x40092000i32 + 0x2ci32) as (*mut usize));
        }
        while targetTrim != currentTrim {
            *((0x40092000i32 + 0x34i32) as (*mut usize));
            if targetTrim > currentTrim {
                currentTrim = currentTrim + 1;
            } else {
                currentTrim = currentTrim - 1;
            }
            *((0x40086200i32 + 0x6i32) as (*mut u8)) =
                ((*((0x40086200i32 + 0x6i32) as (*mut u8)) as (i32) & !0x1fi32) as (u32)
                    | currentTrim as (u32) << 0i32 & 0x1fu32) as (u8);
        }

        *((0x40092000i32 + 0x34i32) as (*mut usize));
        if pmctlResetctl_reg & 0x80u32 != 0 {
            *((0x40092000i32 + 0x34i32) as (*mut usize));
            *((0x40092000i32 + 0x34i32) as (*mut usize));
            *((0x40090000i32 + 0x28i32) as (*mut usize)) = pmctlResetctl_reg as (usize);
            rtc::RTC.sync();
            // *((0x40092000i32 + 0x2ci32) as (*mut usize));
        }
    }
}

pub unsafe extern "C" fn SetupAfterColdResetWakeupFromShutDownCfg1(mut ccfg_ModeConfReg: u32) {
    if ccfg_ModeConfReg & 0x2000000u32 == 0u32 && (ccfg_ModeConfReg & 0x1000000u32 != 0u32) {
        *((0x40086200i32 + 0x20i32 + 0x5i32) as (*mut u8)) = 0x80u8;
        *((0x40086200i32 + 0x60i32 + 0x3i32 * 2i32) as (*mut u16)) =
            (0xf8i32 << 8i32 | 0xd8i32) as (u16);
        *((0x40086200i32 + 0x10i32 + 0x5i32) as (*mut u8)) = 0x80u8;
        SetupStepVddrTrimTo(
            ((*((0x50001000i32 + 0x388i32) as (*mut usize)) & 0x1f000000usize) >> 24i32) as (u32),
        );
    }
    if *((0x40090000i32 + 0x10i32) as (*mut usize)) & 0x2usize != 0 {
        ccfg_ModeConfReg = ccfg_ModeConfReg | (0x8000000i32 | 0x4000000i32) as (u32);
    } else {
        *(((0x40095000i32 + 0x24i32) as (usize) & 0xf0000000usize
            | 0x2000000usize
            | ((0x40095000i32 + 0x24i32) as (usize) & 0xfffffusize) << 5i32
            | (5i32 << 2i32) as (usize)) as (*mut usize)) = 0usize;
    }
    *(((0x40090000i32 + 0x10i32) as (usize) & 0xf0000000usize
        | 0x2000000usize
        | ((0x40090000i32 + 0x10i32) as (usize) & 0xfffffusize) << 5i32
        | (0i32 << 2i32) as (usize)) as (*mut usize)) =
        (ccfg_ModeConfReg >> 27i32 & 1u32 ^ 1u32) as (usize);
    *(((0x40090000i32 + 0x10i32) as (usize) & 0xf0000000usize
        | 0x2000000usize
        | ((0x40090000i32 + 0x10i32) as (usize) & 0xfffffusize) << 5i32
        | (2i32 << 2i32) as (usize)) as (*mut usize)) =
        (ccfg_ModeConfReg >> 26i32 & 1u32 ^ 1u32) as (usize);
}

pub unsafe extern "C" fn SetupAfterColdResetWakeupFromShutDownCfg2(
    mut ui32Fcfg1Revision: u32,
    mut ccfg_ModeConfReg: u32,
) {
    let mut ui32Trim: u32;

    // Following sequence is required for using XOSCHF, if not included
    // devices crashes when trying to switch to XOSCHF.
    //
    // Trim CAP settings. Get and set trim value for the ANABYPASS_VALUE1
    // register
    ui32Trim = SetupGetTrimForAnabypassValue1(ccfg_ModeConfReg);
    ddi::ddi32reg_write(0x400ca000u32, 0x18u32, ui32Trim);

    // Trim RCOSC_LF. Get and set trim values for the RCOSCLF_RTUNE_TRIM and
    // RCOSCLF_CTUNE_TRIM fields in the XOSCLF_RCOSCLF_CTRL register.
    ui32Trim = SetupGetTrimForRcOscLfRtuneCtuneTrim();
    ddi::ddi16bitfield_write(
        0x400ca000u32,
        0x2cu32,
        (0xffi32 | 0x300i32) as (u32),
        0u32,
        ui32Trim as (u16),
    );

    // Trim XOSCHF IBIAS THERM. Get and set trim value for the
    // XOSCHF IBIAS THERM bit field in the ANABYPASS_VALUE2 register. Other
    // register bit fields are set to 0.
    ui32Trim = SetupGetTrimForXoscHfIbiastherm();
    ddi::ddi32reg_write(0x400ca000u32, 0x1cu32, ui32Trim << 0i32);

    // Trim AMPCOMP settings required before switch to XOSCHF
    ui32Trim = SetupGetTrimForAmpcompTh2();
    ddi::ddi32reg_write(0x400ca000u32, 0x14u32, ui32Trim);
    ui32Trim = SetupGetTrimForAmpcompTh1();
    ddi::ddi32reg_write(0x400ca000u32, 0x10u32, ui32Trim);
    ui32Trim = SetupGetTrimForAmpcompCtrl(ui32Fcfg1Revision);
    ddi::ddi32reg_write(0x400ca000u32, 0xcu32, ui32Trim);

    // Set trim for DDI_0_OSC_ADCDOUBLERNANOAMPCTL_ADC_SH_MODE_EN in accordance to FCFG1 setting
    // This is bit[5] in the DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL register
    // Using MASK4 write + 1 => writing to bits[7:4]
    ui32Trim = SetupGetTrimForAdcShModeEn(ui32Fcfg1Revision);
    *((0x400ca000i32 + 0x200i32 + 0x24i32 * 2i32 + 1i32) as (*mut u8)) =
        (0x20u32 | ui32Trim << 1i32) as (u8);

    // Set trim for DDI_0_OSC_ADCDOUBLERNANOAMPCTL_ADC_SH_VBUF_EN in accordance to FCFG1 setting
    // This is bit[4] in the DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL register
    // Using MASK4 write + 1 => writing to bits[7:4]
    ui32Trim = SetupGetTrimForAdcShVbufEn(ui32Fcfg1Revision);
    *((0x400ca000i32 + 0x200i32 + 0x24i32 * 2i32 + 1i32) as (*mut u8)) =
        (0x10u32 | ui32Trim) as (u8);

    // Set trim for the PEAK_DET_ITRIM, HP_BUF_ITRIM and LP_BUF_ITRIM bit fields
    // in the DDI0_OSC_O_XOSCHFCTL register in accordance to FCFG1 setting.
    // Remaining register bit fields are set to their reset values of 0.
    ui32Trim = SetupGetTrimForXoscHfCtl(ui32Fcfg1Revision);
    ddi::ddi32reg_write(0x400ca000u32, 0x28u32, ui32Trim);

    // Set trim for DBLR_LOOP_FILTER_RESET_VOLTAGE in accordance to FCFG1 setting
    // (This is bits [18:17] in DDI_0_OSC_O_ADCDOUBLERNANOAMPCTL)
    // (Using MASK4 write + 4 => writing to bits[19:16] => (4*4))
    // (Assuming: DDI_0_OSC_ADCDOUBLERNANOAMPCTL_DBLR_LOOP_FILTER_RESET_VOLTAGE_S = 17 and
    //  that DDI_0_OSC_ADCDOUBLERNANOAMPCTL_DBLR_LOOP_FILTER_RESET_VOLTAGE_M = 0x00060000)
    ui32Trim = SetupGetTrimForDblrLoopFilterResetVoltage(ui32Fcfg1Revision);
    *((0x400ca000i32 + 0x200i32 + 0x24i32 * 2i32 + 4i32) as (*mut u8)) =
        (0x60u32 | ui32Trim << 1i32) as (u8);

    // Update DDI_0_OSC_ATESTCTL_ATESTLF_RCOSCLF_IBIAS_TRIM with data from
    // FCFG1_OSC_CONF_ATESTLF_RCOSCLF_IBIAS_TRIM
    // This is DDI_0_OSC_O_ATESTCTL bit[7]
    // ( DDI_0_OSC_O_ATESTCTL is currently hidden (but=0x00000020))
    // Using MASK4 write + 1 => writing to bits[7:4]
    ui32Trim = SetupGetTrimForRcOscLfIBiasTrim(ui32Fcfg1Revision);
    *((0x400ca000i32 + 0x200i32 + 0x20i32 * 2i32 + 1i32) as (*mut u8)) =
        (0x80u32 | ui32Trim << 3i32) as (u8);

    // Update DDI_0_OSC_LFOSCCTL_XOSCLF_REGULATOR_TRIM and
    //        DDI_0_OSC_LFOSCCTL_XOSCLF_CMIRRWR_RATIO in one write
    // This can be simplified since the registers are packed together in the same
    // order both in FCFG1 and in the HW register.
    // This spans DDI_0_OSC_O_LFOSCCTL bits[23:18]
    // Using MASK8 write + 4 => writing to bits[23:16]
    ui32Trim = SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio(ui32Fcfg1Revision);
    *((0x400ca000i32 + 0x300i32 + 0x2ci32 * 2i32 + 4i32) as (*mut u16)) =
        (0xfc00u32 | ui32Trim << 2i32) as (u16);

    // Set trim the HPM_IBIAS_WAIT_CNT, LPM_IBIAS_WAIT_CNT and IDAC_STEP bit
    // fields in the DDI0_OSC_O_RADCEXTCFG register in accordance to FCFG1 setting.
    // Remaining register bit fields are set to their reset values of 0.
    ui32Trim = SetupGetTrimForRadcExtCfg(ui32Fcfg1Revision);
    ddi::ddi32reg_write(0x400ca000u32, 0x8u32, ui32Trim);
}

/*
unsafe extern "C" fn SysCtrlAonSync() {
    rtc::RTC.sync();
    // *((0x40092000i32 + 0x2ci32) as (*mut usize));
}
*/

pub unsafe extern "C" fn SetupAfterColdResetWakeupFromShutDownCfg3(mut ccfg_ModeConfReg: u32) {
    let mut fcfg1OscConf: u32;
    let mut ui32Trim: u32;
    let mut currentHfClock: u32;
    let mut ccfgExtLfClk: u32;
    let switch1 = (ccfg_ModeConfReg & 0xc0000u32) >> 18i32;

    // Examine the XOSC_FREQ field to select 0x1=HPOSC, 0x2=48MHz XOSC, 0x3=24MHz XOSC
    match switch1 {
        1u32 => {
            fcfg1OscConf = *((0x50001000i32 + 0x38ci32) as (*mut usize)) as (u32);
            if fcfg1OscConf & 0x20000u32 == 0u32 {
                *((0x400ca000i32 + 0x80i32 + 0x0i32) as (*mut usize)) = 0x4000usize;
                *((0x40086000i32 + 0xci32) as (*mut usize)) =
                    *((0x40086000i32 + 0xci32) as (*mut usize)) & !(0x80i32 | 0xfi32) as (usize)
                        | ((fcfg1OscConf & 0x10000u32) >> 16i32 << 7i32) as (usize)
                        | ((fcfg1OscConf & 0xf000u32) >> 12i32 << 0i32) as (usize);
                *((0x40086000i32 + 0xbi32) as (*mut usize)) =
                    *((0x40086000i32 + 0xbi32) as (*mut usize)) & !0xfi32 as (usize)
                        | ((fcfg1OscConf & 0xf00u32) >> 8i32 << 0i32) as (usize);
                *((0x40086000i32 + 0xai32) as (*mut usize)) = *((0x40086000i32 + 0xai32)
                    as (*mut usize))
                    & !(0x80i32 | 0x60i32 | 0x6i32 | 0x1i32) as (usize)
                    | ((fcfg1OscConf & 0x80u32) >> 7i32 << 7i32) as (usize)
                    | ((fcfg1OscConf & 0x60u32) >> 5i32 << 5i32) as (usize)
                    | ((fcfg1OscConf & 0x6u32) >> 1i32 << 1i32) as (usize)
                    | ((fcfg1OscConf & 0x1u32) >> 0i32 << 0i32) as (usize);
                *((0x400ca000i32 + 0x80i32 + 0x0i32) as (*mut usize)) = 0x80000000usize;
            }
        }
        _ => (),
    }

    // Set XOSC_HF in bypass mode if CCFG is configured for external TCXO
    if *((0x50003000i32 + 0x1fb0i32) as (*mut usize)) & 0x8usize == 0usize {
        *((0x400ca000i32 + 0x80i32 + 0x28i32) as (*mut usize)) = 0x40usize;
    }
    // Clear DDI_0_OSC_CTL0_CLK_LOSS_EN (ClockLossEventEnable()). This is bit 9 in DDI_0_OSC_O_CTL0.
    // This is typically already 0 except on Lizard where it is set in ROM-boot
    *((0x400ca000i32 + 0x100i32 + 0x0i32) as (*mut usize)) = 0x200usize;

    // Setting DDI_0_OSC_CTL1_XOSC_HF_FAST_START according to value found in FCFG1
    ui32Trim = SetupGetTrimForXoscHfFastStart();

    // setup the LF clock based upon CCFG:MODE_CONF:SCLK_LF_OPTION
    *((0x400ca000i32 + 0x200i32 + 0x4i32 * 2i32) as (*mut u8)) = (0x30u32 | ui32Trim) as (u8);
    let switch2 = ((ccfg_ModeConfReg & 0xc00000u32) >> 22i32) as (u32);
    match switch2 {
        0u32 => {
            oscfh::clock_source_set(0x4u32, 0x1u32);
            SetupSetAonRtcSubSecInc(0x8637bdu32);
        }
        1u32 => {
            currentHfClock = oscfh::clock_source_get(0x1u32);
            oscfh::clock_source_set(0x4u32, currentHfClock);
            while oscfh::clock_source_get(0x4u32) == currentHfClock {}

            ccfgExtLfClk = *((0x50003000i32 + 0x1fa8i32) as (*mut usize)) as (u32);
            SetupSetAonRtcSubSecInc((ccfgExtLfClk & 0xffffffu32) >> 0i32);
            // IOC Port configure
            ioc_rom::IOCPortConfigureSet(
                (ccfgExtLfClk & 0xff000000u32) >> 24i32,
                0x7u32,
                (0x0i32
                    | 0x0i32
                    | 0x6000i32
                    | 0x0i32
                    | 0x0i32
                    | 0x0i32
                    | 0x0i32
                    | 0x0i32
                    | 0x0i32
                    | 0x20000000i32
                    | 0x40000000i32) as (u32),
            );
            *((0x400ca000i32 + 0x80i32 + 0x0i32) as (*mut usize)) = 0x400usize;
            oscfh::clock_source_set(0x4u32, 0x3u32);
        }
        2u32 => {
            oscfh::clock_source_set(0x4u32, 0x3u32);
        }
        _ => {
            oscfh::clock_source_set(0x4u32, 0x2u32);
        }
    }

    // Update ADI_4_AUX_ADCREF1_VTRIM with value from FCFG1
    *((0x400cb000i32 + 0xbi32) as (*mut u8)) =
        (*((0x50001000i32 + 0x36ci32) as (*mut usize)) >> 0i32 << 0i32 & 0x3fusize) as (u8);

    // Sync with AON
    rtc::RTC.sync();
    // *((0x40092000i32 + 0x2ci32) as (*mut usize));
}

pub unsafe extern "C" fn SetupGetTrimForAnabypassValue1(mut ccfg_ModeConfReg: u32) -> u32 {
    let mut ui32Fcfg1Value: u32;
    let mut ui32XoscHfRow: u32;
    let mut ui32XoscHfCol: u32;
    let mut ui32TrimValue: u32;
    ui32Fcfg1Value = *((0x50001000i32 + 0x350i32) as (*mut usize)) as (u32);
    ui32XoscHfRow = (ui32Fcfg1Value & 0x3c000000u32) >> 26i32;
    ui32XoscHfCol = (ui32Fcfg1Value & 0x3fffc00u32) >> 10i32;
    if ccfg_ModeConfReg & 0x20000u32 == 0u32 {
        let mut i32CustomerDeltaAdjust: i32 =
            (ccfg_ModeConfReg << 32i32 - 8i32 - 8i32) as (i32) >> 32i32 - 8i32;
        'loop2: loop {
            if !(i32CustomerDeltaAdjust < 0i32) {
                break;
            }
            ui32XoscHfCol = ui32XoscHfCol >> 1i32;
            if ui32XoscHfCol == 0u32 {
                ui32XoscHfCol = 0xffffu32;
                ui32XoscHfRow = ui32XoscHfRow >> 1i32;
                if ui32XoscHfRow == 0u32 {
                    ui32XoscHfRow = 1u32;
                    ui32XoscHfCol = 1u32;
                }
            }
            i32CustomerDeltaAdjust = i32CustomerDeltaAdjust + 1;
        }
        'loop3: loop {
            if !(i32CustomerDeltaAdjust > 0i32) {
                break;
            }
            ui32XoscHfCol = ui32XoscHfCol << 1i32 | 1u32;
            if ui32XoscHfCol > 0xffffu32 {
                ui32XoscHfCol = 1u32;
                ui32XoscHfRow = ui32XoscHfRow << 1i32 | 1u32;
                if ui32XoscHfRow > 0xfu32 {
                    ui32XoscHfRow = 0xfu32;
                    ui32XoscHfCol = 0xffffu32;
                }
            }
            i32CustomerDeltaAdjust = i32CustomerDeltaAdjust - 1;
        }
    }
    ui32TrimValue = ui32XoscHfRow << 16i32 | ui32XoscHfCol << 0i32;
    ui32TrimValue
}

pub unsafe extern "C" fn SetupGetTrimForRcOscLfRtuneCtuneTrim() -> u32 {
    let mut ui32TrimValue: u32;
    ui32TrimValue =
        ((*((0x50001000i32 + 0x350i32) as (*mut usize)) & 0x3fcusize) >> 2i32 << 0i32) as (u32);
    ui32TrimValue = (ui32TrimValue as (usize)
        | (*((0x50001000i32 + 0x350i32) as (*mut usize)) & 0x3usize) >> 0i32 << 8i32)
        as (u32);
    ui32TrimValue
}

pub unsafe extern "C" fn SetupGetTrimForXoscHfIbiastherm() -> u32 {
    let mut ui32TrimValue: u32;
    ui32TrimValue =
        ((*((0x50001000i32 + 0x37ci32) as (*mut usize)) & 0x3fffusize) >> 0i32) as (u32);
    ui32TrimValue
}

pub unsafe extern "C" fn SetupGetTrimForAmpcompTh2() -> u32 {
    let mut ui32TrimValue: u32;
    let mut ui32Fcfg1Value: u32;
    ui32Fcfg1Value = *((0x50001000i32 + 0x374i32) as (*mut usize)) as (u32);
    ui32TrimValue = (ui32Fcfg1Value & 0xfc000000u32) >> 26i32 << 26i32;
    ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0xfc0000u32) >> 18i32 << 18i32;
    ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0xfc00u32) >> 10i32 << 10i32;
    ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0xfcu32) >> 2i32 << 2i32;
    ui32TrimValue
}

pub unsafe extern "C" fn SetupGetTrimForAmpcompTh1() -> u32 {
    let mut ui32TrimValue: u32;
    let mut ui32Fcfg1Value: u32;
    ui32Fcfg1Value = *((0x50001000i32 + 0x370i32) as (*mut usize)) as (u32);
    ui32TrimValue = (ui32Fcfg1Value & 0xfc0000u32) >> 18i32 << 18i32;
    ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0xfc00u32) >> 10i32 << 10i32;
    ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0x3c0u32) >> 6i32 << 6i32;
    ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0x3fu32) >> 0i32 << 0i32;
    ui32TrimValue
}

pub unsafe extern "C" fn SetupGetTrimForAmpcompCtrl(mut ui32Fcfg1Revision: u32) -> u32 {
    let mut ui32TrimValue: u32;
    let mut ui32Fcfg1Value: u32;
    let mut ibiasOffset: u32;
    let mut ibiasInit: u32;
    let mut modeConf1: u32;
    let mut deltaAdjust: i32;
    ui32Fcfg1Value = *((0x50001000i32 + 0x378i32) as (*mut usize)) as (u32);
    ibiasOffset = (ui32Fcfg1Value & 0xf00000u32) >> 20i32;
    ibiasInit = (ui32Fcfg1Value & 0xf0000u32) >> 16i32;
    if *((0x50003000i32 + 0x1fb0i32) as (*mut usize)) & 0x1usize == 0usize {
        modeConf1 = *((0x50003000i32 + 0x1faci32) as (*mut usize)) as (u32);
        deltaAdjust = (modeConf1 << 32i32 - 4i32 - 8i32) as (i32) >> 32i32 - 4i32;
        deltaAdjust = deltaAdjust + ibiasOffset as (i32);
        if deltaAdjust < 0i32 {
            deltaAdjust = 0i32;
        }
        if deltaAdjust > 0xf00000i32 >> 20i32 {
            deltaAdjust = 0xf00000i32 >> 20i32;
        }
        ibiasOffset = deltaAdjust as (u32);
        deltaAdjust = (modeConf1 << 32i32 - 4i32 - 12i32) as (i32) >> 32i32 - 4i32;
        deltaAdjust = deltaAdjust + ibiasInit as (i32);
        if deltaAdjust < 0i32 {
            deltaAdjust = 0i32;
        }
        if deltaAdjust > 0xf0000i32 >> 16i32 {
            deltaAdjust = 0xf0000i32 >> 16i32;
        }
        ibiasInit = deltaAdjust as (u32);
    }
    ui32TrimValue = ibiasOffset << 20i32 | ibiasInit << 16i32;
    ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0xff00u32) >> 8i32 << 8i32;
    ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0xf0u32) >> 4i32 << 4i32;
    ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0xfu32) >> 0i32 << 0i32;
    if ui32Fcfg1Revision >= 0x22u32 {
        ui32TrimValue = ui32TrimValue | (ui32Fcfg1Value & 0x40000000u32) >> 30i32 << 30i32;
    }
    ui32TrimValue
}

pub unsafe extern "C" fn SetupGetTrimForDblrLoopFilterResetVoltage(
    mut ui32Fcfg1Revision: u32,
) -> u32 {
    let mut dblrLoopFilterResetVoltageValue: u32 = 0u32;
    if ui32Fcfg1Revision >= 0x20u32 {
        dblrLoopFilterResetVoltageValue =
            ((*((0x50001000i32 + 0x398i32) as (*mut usize)) & 0x300000usize) >> 20i32) as (u32);
    }
    dblrLoopFilterResetVoltageValue
}

pub unsafe extern "C" fn SetupGetTrimForAdcShModeEn(mut ui32Fcfg1Revision: u32) -> u32 {
    let mut getTrimForAdcShModeEnValue: u32 = 1u32;
    if ui32Fcfg1Revision >= 0x22u32 {
        getTrimForAdcShModeEnValue =
            ((*((0x50001000i32 + 0x38ci32) as (*mut usize)) & 0x10000000usize) >> 28i32) as (u32);
    }
    getTrimForAdcShModeEnValue
}

pub unsafe extern "C" fn SetupGetTrimForAdcShVbufEn(mut ui32Fcfg1Revision: u32) -> u32 {
    let mut getTrimForAdcShVbufEnValue: u32 = 1u32;
    if ui32Fcfg1Revision >= 0x22u32 {
        getTrimForAdcShVbufEnValue =
            ((*((0x50001000i32 + 0x38ci32) as (*mut usize)) & 0x20000000usize) >> 29i32) as (u32);
    }
    getTrimForAdcShVbufEnValue
}

pub unsafe extern "C" fn SetupGetTrimForXoscHfCtl(mut ui32Fcfg1Revision: u32) -> u32 {
    let mut getTrimForXoschfCtlValue: u32 = 0u32;
    let mut fcfg1Data: u32;
    if ui32Fcfg1Revision >= 0x20u32 {
        fcfg1Data = *((0x50001000i32 + 0x398i32) as (*mut usize)) as (u32);
        getTrimForXoschfCtlValue = (fcfg1Data & 0x18000000u32) >> 27i32 << 8i32;
        getTrimForXoschfCtlValue =
            getTrimForXoschfCtlValue | (fcfg1Data & 0x7000000u32) >> 24i32 << 2i32;
        getTrimForXoschfCtlValue =
            getTrimForXoschfCtlValue | (fcfg1Data & 0xc00000u32) >> 22i32 << 0i32;
    }
    getTrimForXoschfCtlValue
}

pub unsafe extern "C" fn SetupGetTrimForXoscHfFastStart() -> u32 {
    let mut ui32XoscHfFastStartValue: u32;
    ui32XoscHfFastStartValue =
        ((*((0x50001000i32 + 0x38ci32) as (*mut usize)) & 0x180000usize) >> 19i32) as (u32);
    ui32XoscHfFastStartValue
}

pub unsafe extern "C" fn SetupGetTrimForRadcExtCfg(mut ui32Fcfg1Revision: u32) -> u32 {
    let mut getTrimForRadcExtCfgValue: u32 = 0x403f8000u32;
    let mut fcfg1Data: u32;
    if ui32Fcfg1Revision >= 0x20u32 {
        fcfg1Data = *((0x50001000i32 + 0x398i32) as (*mut usize)) as (u32);
        getTrimForRadcExtCfgValue = (fcfg1Data & 0xffc00u32) >> 10i32 << 22i32;
        getTrimForRadcExtCfgValue =
            getTrimForRadcExtCfgValue | (fcfg1Data & 0x3f0u32) >> 4i32 << 16i32;
        getTrimForRadcExtCfgValue =
            getTrimForRadcExtCfgValue | (fcfg1Data & 0xfu32) >> 0i32 << 12i32;
    }
    getTrimForRadcExtCfgValue
}

pub unsafe extern "C" fn SetupGetTrimForRcOscLfIBiasTrim(mut ui32Fcfg1Revision: u32) -> u32 {
    let mut trimForRcOscLfIBiasTrimValue: u32 = 0u32;
    if ui32Fcfg1Revision >= 0x22u32 {
        trimForRcOscLfIBiasTrimValue =
            ((*((0x50001000i32 + 0x38ci32) as (*mut usize)) & 0x8000000usize) >> 27i32) as (u32);
    }
    trimForRcOscLfIBiasTrimValue
}

pub unsafe extern "C" fn SetupGetTrimForXoscLfRegulatorAndCmirrwrRatio(
    mut ui32Fcfg1Revision: u32,
) -> u32 {
    let mut trimForXoscLfRegulatorAndCmirrwrRatioValue: u32 = 0u32;
    if ui32Fcfg1Revision >= 0x22u32 {
        trimForXoscLfRegulatorAndCmirrwrRatioValue = ((*((0x50001000i32 + 0x38ci32)
            as (*mut usize))
            & (0x6000000i32 | 0x1e00000i32) as (usize))
            >> 21i32) as (u32);
    }
    trimForXoscLfRegulatorAndCmirrwrRatioValue
}

pub unsafe extern "C" fn SetupSetCacheModeAccordingToCcfgSetting() {
    let mut vimsCtlMode0: u32;
    'loop1: loop {
        if *(((0x40034000i32 + 0x0i32) as (usize) & 0xf0000000usize
            | 0x2000000usize
            | ((0x40034000i32 + 0x0i32) as (usize) & 0xfffffusize) << 5i32
            | (3i32 << 2i32) as (usize)) as (*mut usize))
            == 0
        {
            break;
        }
    }
    vimsCtlMode0 = (*((0x40034000i32 + 0x4i32) as (*mut usize)) & !0x3i32 as (usize)
        | 0x20000000usize
        | 0x4usize) as (u32);
    if *((0x50003000i32 + 0x1fb0i32) as (*mut usize)) & 0x4usize != 0 {
        *((0x40034000i32 + 0x4i32) as (*mut usize)) = (vimsCtlMode0 | 0x1u32) as (usize);
    } else if *((0x40034000i32 + 0x0i32) as (*mut usize)) & 0x3usize != 0x0usize {
        *((0x40034000i32 + 0x4i32) as (*mut usize)) = (vimsCtlMode0 | 0x3u32) as (usize);
        'loop6: loop {
            if !(*((0x40034000i32 + 0x0i32) as (*mut usize)) & 0x3usize != 0x3usize) {
                break;
            }
        }
        *((0x40034000i32 + 0x4i32) as (*mut usize)) = vimsCtlMode0 as (usize);
    } else {
        *((0x40034000i32 + 0x4i32) as (*mut usize)) = vimsCtlMode0 as (usize);
    }
}

pub unsafe extern "C" fn SetupSetAonRtcSubSecInc(mut subSecInc: u32) {
    *((0x400c6000i32 + 0x7ci32) as (*mut usize)) = (subSecInc & 0xffffu32) as (usize);
    *((0x400c6000i32 + 0x80i32) as (*mut usize)) = (subSecInc >> 16i32 & 0xffu32) as (usize);
    *((0x400c6000i32 + 0x84i32) as (*mut usize)) = 0x1usize;
    'loop1: loop {
        if !(*(((0x400c6000i32 + 0x84i32) as (usize) & 0xf0000000usize
            | 0x2000000usize
            | ((0x400c6000i32 + 0x84i32) as (usize) & 0xfffffusize) << 5i32
            | (1i32 << 2i32) as (usize)) as (*mut usize))
            == 0)
        {
            break;
        }
    }
    *((0x400c6000i32 + 0x84i32) as (*mut usize)) = 0usize;
}
