<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1196" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1196{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1196{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1196{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1196{left:69px;bottom:134px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t5_1196{left:69px;bottom:118px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_1196{left:164px;bottom:1014px;}
#t7_1196{left:244px;bottom:1014px;letter-spacing:-0.12px;}
#t8_1196{left:244px;bottom:998px;letter-spacing:-0.13px;}
#t9_1196{left:430px;bottom:1014px;letter-spacing:-0.12px;}
#ta_1196{left:430px;bottom:998px;letter-spacing:-0.12px;}
#tb_1196{left:430px;bottom:981px;letter-spacing:-0.12px;word-spacing:-0.89px;}
#tc_1196{left:430px;bottom:964px;letter-spacing:-0.11px;}
#td_1196{left:430px;bottom:947px;letter-spacing:-0.14px;word-spacing:0.01px;}
#te_1196{left:430px;bottom:926px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_1196{left:430px;bottom:909px;letter-spacing:-0.12px;}
#tg_1196{left:164px;bottom:885px;}
#th_1196{left:244px;bottom:885px;letter-spacing:-0.12px;}
#ti_1196{left:430px;bottom:885px;letter-spacing:-0.12px;}
#tj_1196{left:430px;bottom:868px;letter-spacing:-0.12px;}
#tk_1196{left:430px;bottom:846px;letter-spacing:-0.12px;}
#tl_1196{left:164px;bottom:822px;}
#tm_1196{left:244px;bottom:822px;letter-spacing:-0.12px;}
#tn_1196{left:430px;bottom:822px;letter-spacing:-0.12px;}
#to_1196{left:430px;bottom:805px;letter-spacing:-0.13px;}
#tp_1196{left:430px;bottom:784px;letter-spacing:-0.12px;}
#tq_1196{left:164px;bottom:759px;letter-spacing:-0.1px;}
#tr_1196{left:244px;bottom:759px;letter-spacing:-0.14px;}
#ts_1196{left:102px;bottom:690px;letter-spacing:-0.16px;}
#tt_1196{left:164px;bottom:735px;}
#tu_1196{left:244px;bottom:735px;letter-spacing:-0.13px;}
#tv_1196{left:430px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#tw_1196{left:430px;bottom:718px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_1196{left:430px;bottom:701px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ty_1196{left:430px;bottom:680px;letter-spacing:-0.12px;}
#tz_1196{left:430px;bottom:663px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t10_1196{left:430px;bottom:646px;letter-spacing:-0.12px;}
#t11_1196{left:164px;bottom:622px;}
#t12_1196{left:244px;bottom:622px;letter-spacing:-0.11px;}
#t13_1196{left:244px;bottom:605px;letter-spacing:-0.12px;}
#t14_1196{left:430px;bottom:622px;letter-spacing:-0.11px;}
#t15_1196{left:430px;bottom:605px;letter-spacing:-0.12px;}
#t16_1196{left:430px;bottom:588px;letter-spacing:-0.15px;}
#t17_1196{left:430px;bottom:567px;letter-spacing:-0.12px;}
#t18_1196{left:430px;bottom:550px;letter-spacing:-0.12px;}
#t19_1196{left:430px;bottom:529px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t1a_1196{left:430px;bottom:512px;letter-spacing:-0.11px;}
#t1b_1196{left:430px;bottom:490px;letter-spacing:-0.11px;}
#t1c_1196{left:430px;bottom:474px;letter-spacing:-0.11px;}
#t1d_1196{left:430px;bottom:457px;letter-spacing:-0.11px;}
#t1e_1196{left:164px;bottom:432px;}
#t1f_1196{left:244px;bottom:432px;letter-spacing:-0.11px;}
#t1g_1196{left:244px;bottom:415px;letter-spacing:-0.13px;}
#t1h_1196{left:430px;bottom:432px;letter-spacing:-0.12px;}
#t1i_1196{left:430px;bottom:415px;letter-spacing:-0.12px;}
#t1j_1196{left:430px;bottom:394px;letter-spacing:-0.12px;}
#t1k_1196{left:430px;bottom:377px;letter-spacing:-0.14px;}
#t1l_1196{left:430px;bottom:360px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_1196{left:164px;bottom:336px;}
#t1n_1196{left:244px;bottom:336px;letter-spacing:-0.11px;}
#t1o_1196{left:244px;bottom:319px;letter-spacing:-0.13px;}
#t1p_1196{left:430px;bottom:336px;letter-spacing:-0.12px;}
#t1q_1196{left:430px;bottom:315px;letter-spacing:-0.11px;}
#t1r_1196{left:430px;bottom:298px;letter-spacing:-0.12px;}
#t1s_1196{left:164px;bottom:273px;letter-spacing:-0.1px;}
#t1t_1196{left:244px;bottom:273px;letter-spacing:-0.14px;}
#t1u_1196{left:164px;bottom:249px;letter-spacing:-0.17px;}
#t1v_1196{left:244px;bottom:249px;letter-spacing:-0.11px;}
#t1w_1196{left:430px;bottom:249px;letter-spacing:-0.11px;}
#t1x_1196{left:430px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_1196{left:430px;bottom:211px;letter-spacing:-0.11px;}
#t1z_1196{left:430px;bottom:194px;letter-spacing:-0.11px;}
#t20_1196{left:101px;bottom:169px;letter-spacing:-0.13px;}
#t21_1196{left:164px;bottom:169px;letter-spacing:-0.1px;}
#t22_1196{left:244px;bottom:169px;letter-spacing:-0.14px;}
#t23_1196{left:162px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t24_1196{left:76px;bottom:1063px;letter-spacing:-0.14px;}
#t25_1196{left:313px;bottom:1063px;letter-spacing:-0.15px;}
#t26_1196{left:575px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t27_1196{left:87px;bottom:1039px;letter-spacing:-0.12px;}
#t28_1196{left:186px;bottom:1039px;letter-spacing:-0.12px;}

.s1_1196{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1196{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1196{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1196{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_1196{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1196{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1196" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1196Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1196" style="-webkit-user-select: none;"><object width="935" height="1210" data="1196/1196.svg" type="image/svg+xml" id="pdf1196" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1196" class="t s1_1196">33-28 </span><span id="t2_1196" class="t s1_1196">Vol. 3C </span>
<span id="t3_1196" class="t s2_1196">INTELÂ® PROCESSOR TRACE </span>
<span id="t4_1196" class="t s3_1196">If CPUID.(EAX=14H, ECX=0):EAX reports a non-zero value, additional capabilities of Intel Processor Trace are </span>
<span id="t5_1196" class="t s3_1196">described in the sub-leaves of CPUID leaf 14H. </span>
<span id="t6_1196" class="t s4_1196">6 </span><span id="t7_1196" class="t s4_1196">PSB and PMI Preservation </span>
<span id="t8_1196" class="t s4_1196">Supported </span>
<span id="t9_1196" class="t s4_1196">1: Writes can set IA32_RTIT_CTL[56] (InjectPsbPmiOnEnable), enabling </span>
<span id="ta_1196" class="t s4_1196">the processor to set IA32_RTIT_STATUS[7] (PendTopaPMI) and/or </span>
<span id="tb_1196" class="t s4_1196">IA32_RTIT_STATUS[6] (PendPSB) in order to preserve ToPA PMIs and/or </span>
<span id="tc_1196" class="t s4_1196">PSBs otherwise lost due to Intel PT disable. Writes can also set </span>
<span id="td_1196" class="t s4_1196">PendToPAPMI and PendPSB. </span>
<span id="te_1196" class="t s4_1196">0: Writes that set IA32_RTIT_CTL[56], IA32_RTIT_STATUS[7], or </span>
<span id="tf_1196" class="t s4_1196">IA32_RTIT_STATUS[6] will generate a #GP exception. </span>
<span id="tg_1196" class="t s4_1196">7 </span><span id="th_1196" class="t s4_1196">Event Trace Supported </span><span id="ti_1196" class="t s4_1196">1: Writes can set IA32_RTIT_CTL[31] (EventEn), enabling Event Trace </span>
<span id="tj_1196" class="t s4_1196">packet generation. </span>
<span id="tk_1196" class="t s4_1196">0: Writes that set IA32_RTIT_CTL[31] will generate a #GP exception. </span>
<span id="tl_1196" class="t s4_1196">8 </span><span id="tm_1196" class="t s4_1196">TNT Disable Supported </span><span id="tn_1196" class="t s4_1196">1: Writes can set IA32_RTIT_CTL[55] (DisTNT), disabling TNT packet </span>
<span id="to_1196" class="t s4_1196">generation. </span>
<span id="tp_1196" class="t s4_1196">0: Writes that set IA32_RTIT_CTL[55] will generate a #GP exception. </span>
<span id="tq_1196" class="t s4_1196">31:9 </span><span id="tr_1196" class="t s4_1196">Reserved </span>
<span id="ts_1196" class="t s4_1196">ECX </span>
<span id="tt_1196" class="t s4_1196">0 </span><span id="tu_1196" class="t s4_1196">ToPA Output Supported </span><span id="tv_1196" class="t s4_1196">1: Tracing can be enabled with IA32_RTIT_CTL.ToPA = 1, hence utilizing </span>
<span id="tw_1196" class="t s4_1196">the ToPA output scheme (Section 33.2.7.2) IA32_RTIT_OUTPUT_BASE </span>
<span id="tx_1196" class="t s4_1196">and IA32_RTIT_OUTPUT_MASK_PTRS MSRs can be accessed. </span>
<span id="ty_1196" class="t s4_1196">0: Unless CPUID.(EAX=14H, ECX=0):ECX.SNGLRNGOUT[bit 2] = 1. writes </span>
<span id="tz_1196" class="t s4_1196">to IA32_RTIT_OUTPUT_BASE or IA32_RTIT_OUTPUT_MASK_PTRS. </span>
<span id="t10_1196" class="t s4_1196">MSRs will generate a #GP exception. </span>
<span id="t11_1196" class="t s4_1196">1 </span><span id="t12_1196" class="t s4_1196">ToPA Tables Allow Multiple </span>
<span id="t13_1196" class="t s4_1196">Output Entries </span>
<span id="t14_1196" class="t s4_1196">1: ToPA tables can hold any number of output entries, up to the </span>
<span id="t15_1196" class="t s4_1196">maximum allowed by the MaskOrTableOffset field of </span>
<span id="t16_1196" class="t s4_1196">IA32_RTIT_OUTPUT_MASK_PTRS. </span>
<span id="t17_1196" class="t s4_1196">0: ToPA tables can hold only one output entry, which must be followed </span>
<span id="t18_1196" class="t s4_1196">by an END=1 entry which points back to the base of the table. </span>
<span id="t19_1196" class="t s4_1196">Further, ToPA PMIs will be delivered before the region is filled. See ToPA </span>
<span id="t1a_1196" class="t s4_1196">PMI in Section 33.2.7.2. </span>
<span id="t1b_1196" class="t s4_1196">If there is more than one output entry before the END entry, or if the </span>
<span id="t1c_1196" class="t s4_1196">END entry has the wrong base address, an operational error will be </span>
<span id="t1d_1196" class="t s4_1196">signaled (see âToPA Errorsâ in Section 33.2.7.2). </span>
<span id="t1e_1196" class="t s4_1196">2 </span><span id="t1f_1196" class="t s4_1196">Single-Range Output </span>
<span id="t1g_1196" class="t s4_1196">Supported </span>
<span id="t1h_1196" class="t s4_1196">1: Enabling tracing (TraceEn=1) with IA32_RTIT_CTL.ToPA=0 is </span>
<span id="t1i_1196" class="t s4_1196">supported. </span>
<span id="t1j_1196" class="t s4_1196">0: Unless CPUID.(EAX=14H, ECX=0):ECX.TOPAOUT[bit 0] = 1. writes to </span>
<span id="t1k_1196" class="t s4_1196">IA32_RTIT_OUTPUT_BASE or IA32_RTIT_OUTPUT_MASK_PTRS. MSRs </span>
<span id="t1l_1196" class="t s4_1196">will generate a #GP exception. </span>
<span id="t1m_1196" class="t s4_1196">3 </span><span id="t1n_1196" class="t s4_1196">Output to Trace Transport </span>
<span id="t1o_1196" class="t s4_1196">Subsystem Supported </span>
<span id="t1p_1196" class="t s4_1196">1: Setting IA32_RTIT_CTL.FabricEn to 1 is supported. </span>
<span id="t1q_1196" class="t s4_1196">0: IA32_RTIT_CTL.FabricEn is reserved. Write 1 to </span>
<span id="t1r_1196" class="t s4_1196">IA32_RTIT_CTL.FabricEn will generate a #GP exception. </span>
<span id="t1s_1196" class="t s4_1196">30:4 </span><span id="t1t_1196" class="t s4_1196">Reserved </span>
<span id="t1u_1196" class="t s4_1196">31 </span><span id="t1v_1196" class="t s4_1196">IP Payloads are LIP </span><span id="t1w_1196" class="t s4_1196">1: Generated packets which contain IP payloads have LIP values, which </span>
<span id="t1x_1196" class="t s4_1196">include the CS base component. </span>
<span id="t1y_1196" class="t s4_1196">0: Generated packets which contain IP payloads have RIP values, which </span>
<span id="t1z_1196" class="t s4_1196">are the offset from CS base. </span>
<span id="t20_1196" class="t s4_1196">EDX </span><span id="t21_1196" class="t s4_1196">31:0 </span><span id="t22_1196" class="t s4_1196">Reserved </span>
<span id="t23_1196" class="t s5_1196">Table 33-11. CPUID Leaf 14H Enumeration of Intel Processor Trace Capabilities (Contd.) </span>
<span id="t24_1196" class="t s6_1196">CPUID.(EAX=14H,ECX=0) </span><span id="t25_1196" class="t s6_1196">Name </span><span id="t26_1196" class="t s6_1196">Description Behavior </span>
<span id="t27_1196" class="t s6_1196">Register </span><span id="t28_1196" class="t s6_1196">Bits </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
