#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 20 05:32:08 2021
# Process ID: 9564
# Current directory: D:/div_archive/div32p2check
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2892 D:\div_archive\div32p2check\div32p2check.xpr
# Log file: D:/div_archive/div32p2check/vivado.log
# Journal file: D:/div_archive/div32p2check\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/div_archive/div32p2check/div32p2check.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/../../../../opt/vivado-boards-master/new/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.336 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/div_archive/div32p2check/div32p2check.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/div_archive/div32p2check/div32p2check.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_3
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_1
Adding component instance block -- xilinx.com:module_ref:div32p2:1.0 - div32p2_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_1> from block design file <D:/div_archive/div32p2check/div32p2check.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.336 ; gain = 0.000
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [D:/div_archive/div32p2.v:94]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [D:/div_archive/div32p2.v:94]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [D:/div_archive/div32p2.v:94]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [D:/div_archive/div32p2.v:94]
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 20 09:25:27 2021...
