strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2ccb198d10>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb1984d0>",
		fillcolor=firebrick,
		label="24:NS
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb1984d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:CA" -> "24:NS"	[cond="[]",
		lineno=None];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ccb198790>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"27:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb198590>",
		fillcolor=firebrick,
		label="27:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb198590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:IF" -> "27:NS"	[cond="['reset']",
		label=reset,
		lineno=27];
	"28:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb198490>",
		fillcolor=firebrick,
		label="28:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb198490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"27:IF" -> "28:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=27];
	"Leaf_18:AL"	[def_var="['next_state']",
		label="Leaf_18:AL"];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2ccb198910>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_18:AL" -> "26:AL";
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb53dc50>",
		fillcolor=firebrick,
		label="20:NS
next_state <= IDLE;
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb53dc50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2ccb53dc50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"Leaf_26:AL"	[def_var="['present_state']",
		label="Leaf_26:AL"];
	"27:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb198610>",
		fillcolor=firebrick,
		label="23:NS
next_state <= S1;
next_state <= S1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb198610>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2ccb198610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ccb526d10>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb526290>",
		fillcolor=firebrick,
		label="21:NS
next_state <= S10;
next_state <= S10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb526290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2ccb526290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "21:NS"	[cond="['x']",
		label="!(x)",
		lineno=21];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ccb531050>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "20:NS"	[cond="['reset', 'x']",
		label="!((reset | x))",
		lineno=20];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb5a0890>",
		fillcolor=firebrick,
		label="22:NS
next_state <= IDLE;
next_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ccb5a0890>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2ccb5a0890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2ccb526650>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ccb5a0f90>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:CA" -> "22:IF"	[cond="[]",
		lineno=None];
	"28:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2ccb531250>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"21:CA" -> "21:IF"	[cond="[]",
		lineno=None];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2ccb5234d0>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CA" -> "20:IF"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2ccb523e10>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'x', 'present_state']"];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2ccb5a0a50>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:AL" -> "19:CS"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ccb198350>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF" -> "23:NS"	[cond="['reset', 'x']",
		label="!((reset | x))",
		lineno=23];
	"22:IF" -> "22:NS"	[cond="['x']",
		label="!(x)",
		lineno=22];
	"26:AL" -> "27:IF"	[cond="[]",
		lineno=None];
	"Leaf_26:AL" -> "18:AL";
	"29:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f2ccb198850>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="29:AS
z = ~present_state[1];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_26:AL" -> "29:AS";
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2ccb5a0450>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:CA" -> "23:IF"	[cond="[]",
		lineno=None];
	"19:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "21:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"21:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
