INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/hazard_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/msb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msb_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipelined
WARNING: [VRFC 10-3380] identifier 'IF_flush' is used before its declaration [C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/pipelined.v:145]
WARNING: [VRFC 10-3380] identifier 'IF_ID_write' is used before its declaration [C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/pipelined.v:150]
WARNING: [VRFC 10-3380] identifier 'ID_flush' is used before its declaration [C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/pipelined.v:248]
WARNING: [VRFC 10-3380] identifier 'pc_write' is used before its declaration [C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/pipelined.v:434]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tony2/OneDrive/Desktop/NYCU/Courses/2023_Spring/Computer_Organization/Lab4/src/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
