
---------- Begin Simulation Statistics ----------
final_tick                                 1069787200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158234                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403760                       # Number of bytes of host memory used
host_op_rate                                   275011                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.81                       # Real time elapsed on the host
host_tick_rate                               83527352                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2026593                       # Number of instructions simulated
sim_ops                                       3522239                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001070                       # Number of seconds simulated
sim_ticks                                  1069787200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425296                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23806                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            454695                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             233739                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          425296                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           191557                       # Number of indirect misses.
system.cpu.branchPred.lookups                  479975                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10958                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11899                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2325872                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1899194                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23914                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339554                       # Number of branches committed
system.cpu.commit.bw_lim_events                585975                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          868412                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2026593                       # Number of instructions committed
system.cpu.commit.committedOps                3522239                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2288236                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.539281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1141397     49.88%     49.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       169126      7.39%     57.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       166001      7.25%     64.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225737      9.87%     74.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       585975     25.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2288236                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73394                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9075                       # Number of function calls committed.
system.cpu.commit.int_insts                   3467433                       # Number of committed integer instructions.
system.cpu.commit.loads                        484724                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20374      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2770935     78.67%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37410      1.06%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2872      0.08%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6222      0.18%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11219      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12126      0.34%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6517      0.19%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1180      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465574     13.22%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155364      4.41%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19150      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3522239                       # Class of committed instruction
system.cpu.commit.refs                         652157                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2026593                       # Number of Instructions Simulated
system.cpu.committedOps                       3522239                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.319687                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.319687                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8114                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33937                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49915                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4493                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1012035                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4602921                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   284745                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1118721                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23972                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85714                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      565734                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1994                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      186398                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.fetch.Branches                      479975                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    234114                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2181163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4554                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2781949                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           744                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47944                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179466                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             319169                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             244697                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.040187                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2525187                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.929857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1206077     47.76%     47.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71191      2.82%     50.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57558      2.28%     52.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74502      2.95%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1115859     44.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2525187                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    120133                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    66144                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    212718000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    212718000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    212718000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    212718000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    212717600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    212717600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8227200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8226400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       566800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       566800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       566400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       566400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4461200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4366800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4548000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4640400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76666000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76626800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76645200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76618800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1619600400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149282                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28254                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   368728                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.511272                       # Inst execution rate
system.cpu.iew.exec_refs                       753778                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     186390                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692539                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                597569                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                924                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               609                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               196553                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4390607                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                567388                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33689                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4041849                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3306                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9854                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23972                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15982                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39049                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       112843                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29119                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20120                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8134                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5670569                       # num instructions consuming a value
system.cpu.iew.wb_count                       4020372                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566974                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3215067                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.503241                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4027148                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6259635                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3472865                       # number of integer regfile writes
system.cpu.ipc                               0.757755                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757755                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26537      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3190769     78.29%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   61      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41073      1.01%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4442      0.11%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1224      0.03%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6846      0.17%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15017      0.37%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13846      0.34%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7077      0.17%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2255      0.06%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               552414     13.55%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175415      4.30%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25078      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13487      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4075541                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   90293                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              181938                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86859                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             132204                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3958711                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10512689                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3933513                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5126827                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4389491                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4075541                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1116                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          868357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18361                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            384                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1294593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2525187                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.613956                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1153269     45.67%     45.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              165920      6.57%     52.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              291769     11.55%     63.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              330833     13.10%     76.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              583396     23.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2525187                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.523869                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      234240                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           366                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10455                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3698                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               597569                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              196553                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1525125                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2674469                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  832231                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4827564                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              116                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  42938                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   333261                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16545                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4330                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11835601                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4529526                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6195372                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1147700                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72530                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23972                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                168628                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1367785                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            156287                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7186272                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19395                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                863                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    198548                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            909                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6092912                       # The number of ROB reads
system.cpu.rob.rob_writes                     9019207                       # The number of ROB writes
system.cpu.timesIdled                            1500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37574                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              419                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          645                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            645                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1336                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7841                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1290                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1290                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12008                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       936576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       936576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  936576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13298                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13298    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13298                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11149436                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28870164                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17398                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4063                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23345                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                920                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2029                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2029                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17398                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7694                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49304                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56998                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       169472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1248192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1417664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10184                       # Total snoops (count)
system.l2bus.snoopTraffic                       85696                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29608                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014523                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119636                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29178     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      430      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29608                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20131599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18636693                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3182796                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1069787200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       230769                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           230769                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       230769                       # number of overall hits
system.cpu.icache.overall_hits::total          230769                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3345                       # number of overall misses
system.cpu.icache.overall_misses::total          3345                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    165857199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    165857199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    165857199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    165857199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       234114                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       234114                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       234114                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       234114                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014288                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014288                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014288                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014288                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49583.617040                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49583.617040                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49583.617040                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49583.617040                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          275                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           55                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          693                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          693                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          693                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          693                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2652                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2652                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2652                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2652                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132010799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132010799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132010799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132010799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49777.827677                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49777.827677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49777.827677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49777.827677                       # average overall mshr miss latency
system.cpu.icache.replacements                   2395                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       230769                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          230769                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3345                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    165857199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    165857199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       234114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       234114                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014288                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49583.617040                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49583.617040                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          693                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          693                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132010799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132010799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49777.827677                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49777.827677                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.481019                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              208489                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2395                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.051775                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.481019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            470879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           470879                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       658295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           658295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       658295                       # number of overall hits
system.cpu.dcache.overall_hits::total          658295                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34725                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34725                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34725                       # number of overall misses
system.cpu.dcache.overall_misses::total         34725                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1690742798                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1690742798                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1690742798                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1690742798                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       693020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       693020                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       693020                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       693020                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050107                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050107                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48689.497423                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48689.497423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48689.497423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48689.497423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28933                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          129                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               766                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.771540                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1777                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2727                       # number of writebacks
system.cpu.dcache.writebacks::total              2727                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22283                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22283                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22283                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22283                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12442                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16776                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    570133998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    570133998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    570133998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    252310962                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    822444960                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017953                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017953                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017953                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024207                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45823.340138                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45823.340138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45823.340138                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58216.650208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49025.092990                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15752                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       492927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          492927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1589104400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1589104400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       525582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       525582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48663.432859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48663.432859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472091200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472091200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45332.360284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45332.360284                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165368                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165368                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    101638398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    101638398                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49100.675362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49100.675362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98042798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98042798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48344.574951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48344.574951                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4334                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4334                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    252310962                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    252310962                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58216.650208                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58216.650208                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.065162                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              628628                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15752                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.907821                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   741.285888                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.779274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.723912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.229277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953189                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          231                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          793                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.225586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.774414                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1402816                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1402816                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             844                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4959                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          847                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6650                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            844                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4959                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          847                       # number of overall hits
system.l2cache.overall_hits::total               6650                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1804                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7483                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3487                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12774                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1804                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7483                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3487                       # number of overall misses
system.l2cache.overall_misses::total            12774                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121708400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    513282400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    242842787                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    877833587                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121708400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    513282400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    242842787                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    877833587                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2648                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12442                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4334                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19424                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2648                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12442                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4334                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19424                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.681269                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.601431                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.804569                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657640                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.681269                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.601431                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.804569                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657640                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67465.853659                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68593.131097                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69642.324921                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68720.337169                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67465.853659                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68593.131097                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69642.324921                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68720.337169                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1336                       # number of writebacks
system.l2cache.writebacks::total                 1336                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             18                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            18                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1804                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7477                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3475                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12756                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1804                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7477                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3475                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          542                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13298                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107276400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    453294400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    214627603                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    775198403                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107276400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    453294400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    214627603                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31615101                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    806813504                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.681269                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.600948                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.801800                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656713                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.681269                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.600948                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.801800                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684617                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59465.853659                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60625.170523                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61763.338993                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60771.276497                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59465.853659                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60625.170523                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61763.338993                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58330.444649                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60671.793052                       # average overall mshr miss latency
system.l2cache.replacements                      9261                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2727                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2727                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2727                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2727                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          336                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          336                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          542                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          542                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31615101                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31615101                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58330.444649                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58330.444649                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          737                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              737                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1292                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1292                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     89431600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     89431600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2029                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2029                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.636767                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.636767                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69219.504644                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69219.504644                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1290                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1290                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     79066800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     79066800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.635781                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.635781                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61292.093023                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61292.093023                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          844                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4222                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          847                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5913                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1804                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6191                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3487                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11482                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121708400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    423850800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    242842787                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    788401987                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2648                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10413                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4334                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17395                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.681269                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.804569                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660075                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67465.853659                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68462.413180                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69642.324921                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68664.168873                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1804                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6187                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3475                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11466                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107276400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374227600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    214627603                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    696131603                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.681269                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594161                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.801800                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659155                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59465.853659                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60486.116050                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61763.338993                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60712.681231                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3707.815788                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25197                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9261                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.720764                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.373929                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   270.941165                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2340.864384                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   945.686632                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.949679                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003021                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066148                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.571500                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230881                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033679                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905228                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1248                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2848                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1083                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1038                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1689                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.304688                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313853                       # Number of tag accesses
system.l2cache.tags.data_accesses              313853                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1069787200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          478528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       222400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              851072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85504                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85504                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7477                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3475                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          542                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13298                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1336                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1336                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107924268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          447311391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    207891813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32425140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              795552611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107924268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107924268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79926176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79926176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79926176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107924268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         447311391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    207891813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32425140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             875478787                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1075004800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               39111337                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403760                       # Number of bytes of host memory used
host_op_rate                                 67890016                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              100296607                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2030953                       # Number of instructions simulated
sim_ops                                       3530741                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5217600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2208                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               308                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2157                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                916                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2208                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1292                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2334                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      73                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          246                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      6045                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4661                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               308                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        950                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1242                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            7140                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 4360                       # Number of instructions committed
system.cpu.commit.committedOps                   8502                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         9228                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.921326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.455413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         6000     65.02%     65.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          876      9.49%     74.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          672      7.28%     81.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          438      4.75%     86.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1242     13.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         9228                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        480                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                      8277                       # Number of committed integer instructions.
system.cpu.commit.loads                          1816                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           69      0.81%      0.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             5944     69.91%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     70.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.58%     71.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.22%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.38%     71.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.31%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.47%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.61%     73.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.31%     73.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.29%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1662     19.55%     93.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            300      3.53%     96.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          154      1.81%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          104      1.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              8502                       # Class of committed instruction
system.cpu.commit.refs                           2220                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        4360                       # Number of Instructions Simulated
system.cpu.committedOps                          8502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.991743                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.991743                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            5                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            5                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           12                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3595                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  18673                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2471                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4497                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    326                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   346                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2828                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         633                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2334                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1314                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          7969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    56                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          11589                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     652                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178933                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                989                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.888454                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              11235                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.894793                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.896739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5335     47.49%     47.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      266      2.37%     49.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      470      4.18%     54.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      574      5.11%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4590     40.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                11235                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       921                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      567                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       570000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       570000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       570000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       570000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       570400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       368000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       368800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       366400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       368000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        5078000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  353                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1104                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.949785                       # Inst execution rate
system.cpu.iew.exec_refs                         3457                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        633                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2827                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3543                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  918                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               15642                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2824                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               432                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 12389                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    326                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    14                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               61                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1727                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          515                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          293                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             60                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     12531                       # num instructions consuming a value
system.cpu.iew.wb_count                         11738                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.711595                       # average fanout of values written-back
system.cpu.iew.wb_producers                      8917                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.899877                       # insts written-back per cycle
system.cpu.iew.wb_sent                          11940                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    16945                       # number of integer regfile reads
system.cpu.int_regfile_writes                    9650                       # number of integer regfile writes
system.cpu.ipc                               0.334253                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.334253                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               126      0.98%      0.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  8553     66.71%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    52      0.41%     68.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  43      0.34%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.25%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.35%     69.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  103      0.80%     69.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  104      0.81%     70.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  44      0.34%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 42      0.33%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2753     21.47%     92.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 546      4.26%     97.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             272      2.12%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            106      0.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  12821                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     795                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1612                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          738                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1516                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  11900                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              35421                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        11000                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             21284                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      15621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     12821                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            7140                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               156                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        12622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         11235                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.141166                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.567260                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6771     60.27%     60.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 664      5.91%     66.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1031      9.18%     75.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 981      8.73%     84.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1788     15.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           11235                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.982904                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1314                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               906                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               23                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3543                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 918                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    6059                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            13044                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2996                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 10864                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     71                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2769                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 45877                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  17668                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               22443                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4519                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    108                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    326                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   281                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    11578                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1549                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            25663                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       391                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        23628                       # The number of ROB reads
system.cpu.rob.rob_writes                       33313                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           68                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            136                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           45                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            94                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 45                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            45                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                49                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      49    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  49                       # Request fanout histogram
system.membus.reqLayer2.occupancy               40804                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             105196                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  64                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            11                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               107                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             64                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     204                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                50                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                118                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.059322                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.237234                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      111     94.07%     94.07% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      5.93%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  118                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                62796                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               37200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5217600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1272                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1272                       # number of overall hits
system.cpu.icache.overall_hits::total            1272                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             42                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::total            42                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2407600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2407600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2407600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2407600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1314                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1314                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1314                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1314                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.031963                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031963                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.031963                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031963                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57323.809524                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57323.809524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57323.809524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57323.809524                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1785600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1785600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1785600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1785600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022831                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022831                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022831                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022831                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        59520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        59520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        59520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        59520                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1272                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            42                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2407600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2407600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.031963                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031963                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57323.809524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57323.809524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1785600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1785600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        59520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        59520                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.032258                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2659                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2659                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3112                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3112                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3112                       # number of overall hits
system.cpu.dcache.overall_hits::total            3112                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           57                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             57                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           57                       # number of overall misses
system.cpu.dcache.overall_misses::total            57                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2992400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2992400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2992400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2992400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3169                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3169                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017987                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017987                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52498.245614                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52498.245614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52498.245614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52498.245614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           33                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1615200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1615200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1615200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       281195                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1896395                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010413                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010413                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011676                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48945.454545                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48945.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48945.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70298.750000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51253.918919                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2712                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           53                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            53                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2655600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2655600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2765                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019168                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50105.660377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50105.660377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1281600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1281600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010488                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44193.103448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44193.103448                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       336800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       336800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          404                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009901                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        84200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        84200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       333600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       333600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009901                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        83400                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        83400                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       281195                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       281195                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70298.750000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 70298.750000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.945946                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   795.789099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   228.210901                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.777138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.222862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          227                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.221680                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.778320                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6375                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6375                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  19                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             12                       # number of overall hits
system.l2cache.overall_hits::total                 19                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            21                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                49                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           21                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               49                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1689600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1474800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       279196                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3443596                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1689600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1474800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       279196                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3443596                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              68                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             68                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.774194                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.636364                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.720588                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.774194                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.636364                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.720588                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        70400                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 70228.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        69799                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70277.469388                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        70400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 70228.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        69799                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70277.469388                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           21                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           21                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1497600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1306800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       247196                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3051596                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1497600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1306800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       247196                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3051596                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.774194                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.636364                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.720588                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.774194                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.636364                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.720588                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        62400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62228.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        61799                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62277.469388                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        62400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62228.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        61799                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62277.469388                       # average overall mshr miss latency
system.l2cache.replacements                        50                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       328800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       328800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        82200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        82200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       296800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       296800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        74200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        74200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1689600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1146000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       279196                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3114796                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.774194                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.586207                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.703125                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        70400                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67411.764706                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        69799                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69217.688889                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           45                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1497600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1010000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       247196                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2754796                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.774194                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.586207                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.703125                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        62400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59411.764706                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        61799                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61217.688889                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    197                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   50                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.940000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.777906                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   922.314629                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1895.364305                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1104.543161                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          134                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009711                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.225174                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.462735                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.269664                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032715                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1237                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2859                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          140                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1077                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          961                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1782                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.302002                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.697998                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1138                       # Number of tag accesses
system.l2cache.tags.data_accesses                1138                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5217600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               21                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   49                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          294388224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          257589696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     49064704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              601042625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     294388224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         294388224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        24532352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              24532352                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        24532352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         294388224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         257589696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     49064704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             625574977                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1126290800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2572013                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                  4492597                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.82                       # Real time elapsed on the host
host_tick_rate                               62845894                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2098669                       # Number of instructions simulated
sim_ops                                       3666125                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000051                       # Number of seconds simulated
sim_ticks                                    51286000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                17080                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1512                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             16256                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6368                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           17080                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            10712                       # Number of indirect misses.
system.cpu.branchPred.lookups                   19050                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1291                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1229                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     79517                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    45044                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1572                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      13768                       # Number of branches committed
system.cpu.commit.bw_lim_events                 21007                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           27682                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                67716                       # Number of instructions committed
system.cpu.commit.committedOps                 135384                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        83528                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.620822                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.685479                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        36795     44.05%     44.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9092     10.88%     54.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7638      9.14%     64.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8996     10.77%     74.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        21007     25.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        83528                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       6296                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1027                       # Number of function calls committed.
system.cpu.commit.int_insts                    131378                       # Number of committed integer instructions.
system.cpu.commit.loads                         18759                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          705      0.52%      0.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           100094     73.93%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              90      0.07%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              253      0.19%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            282      0.21%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.18%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.09%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             747      0.55%     75.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              14      0.01%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             854      0.63%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1455      1.07%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            85      0.06%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           17435     12.88%     90.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          10944      8.08%     98.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1324      0.98%     99.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          738      0.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            135384                       # Class of committed instruction
system.cpu.commit.refs                          30441                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       67716                       # Number of Instructions Simulated
system.cpu.committedOps                        135384                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.893423                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.893423                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          161                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          153                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          372                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            36                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 19347                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 174845                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    23288                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     45515                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1582                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1818                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       21517                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           103                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       12908                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       19050                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     12864                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         64837                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   480                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          91822                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           368                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3164                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.148579                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              24690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               7659                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.716156                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              91550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.003288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    40996     44.78%     44.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3261      3.56%     48.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2929      3.20%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3174      3.47%     55.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    41190     44.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                91550                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      9859                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5438                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      7607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      7607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      7607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      7607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      7607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      7607200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        77200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        78000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        62800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        63200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        62800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        62400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       368000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       366400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       368400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       349600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      3524000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      3520800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      3525600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      3527200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       61601200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           36665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1907                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    15029                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.191967                       # Inst execution rate
system.cpu.iew.exec_refs                        34390                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      12894                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11461                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 22781                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                216                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                33                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                13937                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              163053                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 21496                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2367                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                152828                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   393                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1582                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   452                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1413                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4024                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2255                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1682                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            225                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    166240                       # num instructions consuming a value
system.cpu.iew.wb_count                        151626                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.628080                       # average fanout of values written-back
system.cpu.iew.wb_producers                    104412                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.182592                       # insts written-back per cycle
system.cpu.iew.wb_sent                         152109                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   225569                       # number of integer regfile reads
system.cpu.int_regfile_writes                  118347                       # number of integer regfile writes
system.cpu.ipc                               0.528144                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.528144                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1192      0.77%      0.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                114110     73.53%     74.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   91      0.06%     74.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   297      0.19%     74.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 362      0.23%     74.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.17%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  153      0.10%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  891      0.57%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   14      0.01%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  958      0.62%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1481      0.95%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                134      0.09%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                20362     13.12%     90.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12229      7.88%     98.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1639      1.06%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1013      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 155192                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    7368                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               14783                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         7108                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               9450                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 146632                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             387733                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       144518                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            181292                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     162727                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    155192                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 326                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           27679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               579                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            188                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        34482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         91550                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.695161                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.634310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               37391     40.84%     40.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7965      8.70%     49.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               11687     12.77%     62.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               14175     15.48%     77.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               20332     22.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           91550                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.210404                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       12928                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           109                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               411                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              460                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                22781                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               13937                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   66534                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           128215                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   13606                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                151403                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    587                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    24627                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    608                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                433489                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 170916                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              190113                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     45894                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1552                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1582                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2982                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    38734                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             11582                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           255033                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2859                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                161                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2838                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            177                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       225587                       # The number of ROB reads
system.cpu.rob.rob_writes                      334201                       # The number of ROB writes
system.cpu.timesIdled                             356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           61                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1859                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               61                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                4                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1153                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                569                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           37                       # Transaction distribution
system.membus.trans_dist::CleanEvict              525                       # Transaction distribution
system.membus.trans_dist::ReadExReq                22                       # Transaction distribution
system.membus.trans_dist::ReadExResp               22                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           569                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        40192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        40192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               591                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     591    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 591                       # Request fanout histogram
system.membus.reqLayer2.occupancy              520836                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1270264                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 904                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           104                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1425                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 25                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                25                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            905                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1783                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1005                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2788                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        38016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    63744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               605                       # Total snoops (count)
system.l2bus.snoopTraffic                        2368                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1535                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.043648                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.204378                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1468     95.64%     95.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                       67      4.36%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1535                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              402399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               814348                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              713199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        51286000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        12137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            12137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        12137                       # number of overall hits
system.cpu.icache.overall_hits::total           12137                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          727                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            727                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          727                       # number of overall misses
system.cpu.icache.overall_misses::total           727                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35629600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35629600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35629600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35629600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        12864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        12864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        12864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        12864                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.056514                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.056514                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.056514                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.056514                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49009.078404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49009.078404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49009.078404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49009.078404                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          595                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          595                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          595                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          595                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28974800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28974800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28974800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28974800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046253                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48697.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48697.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48697.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48697.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                    594                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        12137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           12137                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          727                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           727                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35629600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35629600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        12864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        12864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.056514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.056514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49009.078404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49009.078404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          595                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          595                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28974800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28974800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48697.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48697.142857                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               38623                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               850                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.438824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             26322                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            26322                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        31196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        31196                       # number of overall hits
system.cpu.dcache.overall_hits::total           31196                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          557                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            557                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          557                       # number of overall misses
system.cpu.dcache.overall_misses::total           557                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23832800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23832800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23832800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23832800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        31753                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        31753                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        31753                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        31753                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017542                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017542                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017542                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017542                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42787.791741                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42787.791741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42787.791741                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42787.791741                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                37                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           67                       # number of writebacks
system.cpu.dcache.writebacks::total                67                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          278                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          278                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          278                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          278                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          279                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           56                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          335                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11946400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11946400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11946400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3141945                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15088345                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008787                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008787                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008787                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010550                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42818.637993                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42818.637993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42818.637993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56106.160714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45039.835821                       # average overall mshr miss latency
system.cpu.dcache.replacements                    335                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        19527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           19527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           532                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22281600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22281600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        20059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        20059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026522                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026522                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41882.706767                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41882.706767                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10415200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10415200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41004.724409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41004.724409                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        11669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          11669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1551200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1551200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        11694                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        11694                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        62048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        62048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1531200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1531200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        61248                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        61248                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3141945                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3141945                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56106.160714                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56106.160714                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               80829                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1359                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.476821                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   812.746590                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   211.253410                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.793698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.206302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.181641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             63841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            63841                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             200                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             125                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 340                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            200                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            125                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           15                       # number of overall hits
system.l2cache.overall_hits::total                340                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           395                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           154                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               590                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          395                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          154                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           41                       # number of overall misses
system.l2cache.overall_misses::total              590                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26575600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10546000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2983563                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     40105163                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26575600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10546000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2983563                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     40105163                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          595                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          279                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             930                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          595                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          279                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            930                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.663866                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.551971                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.732143                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.634409                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.663866                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.551971                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.732143                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.634409                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        67280                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68480.519481                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 72769.829268                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67974.852542                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        67280                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68480.519481                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 72769.829268                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67974.852542                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             37                       # number of writebacks
system.l2cache.writebacks::total                   37                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          395                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          153                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           41                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          395                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          153                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           41                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          592                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23423600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9265600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2655563                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     35344763                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23423600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9265600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2655563                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       175996                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     35520759                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.663866                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.732143                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.633333                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.663866                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.732143                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.636559                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59300.253165                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60559.477124                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64769.829268                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60008.086587                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59300.253165                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60559.477124                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64769.829268                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58665.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60001.282095                       # average overall mshr miss latency
system.l2cache.replacements                       600                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           67                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           67                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           67                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           67                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           23                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       175996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       175996                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58665.333333                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58665.333333                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            3                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                3                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           22                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             22                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1474800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1474800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           25                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.880000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.880000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67036.363636                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67036.363636                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1298800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1298800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59036.363636                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59036.363636                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          200                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          122                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          337                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          395                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          132                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          568                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26575600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9071200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2983563                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     38630363                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          595                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          254                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          905                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.663866                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.519685                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.732143                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.627624                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        67280                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68721.212121                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 72769.829268                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68011.202465                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          395                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           41                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          567                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23423600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7966800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2655563                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     34045963                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.663866                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.515748                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.732143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.626519                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59300.253165                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60815.267176                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64769.829268                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60045.790123                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14326                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4696                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.050681                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.343532                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1088.574304                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1817.624208                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1026.283452                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   123.174504                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009849                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.265765                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.443756                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.250557                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030072                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1060                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3036                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          130                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          920                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          901                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.258789                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.741211                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15456                       # Number of tag accesses
system.l2cache.tags.data_accesses               15456                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     51286000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               37824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2368                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2368                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              394                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              153                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           41                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  591                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            37                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  37                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          491674141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          190929298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     51164060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      3743712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              737511212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     491674141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         491674141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        46172445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              46172445                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        46172445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         491674141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         190929298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     51164060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      3743712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             783683656                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
