/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 09:39:32 2024 GMT
#Timing report of worst 69 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 10

#Path 1
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : out:ready_buf.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[5].C[0] (dffre)                                                                    0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                  0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                      0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                     0.173     3.216
ready_buf.in[0] (.names)                                                                    0.890     4.107
ready_buf.out[0] (.names)                                                                   0.218     4.325
out:ready_buf.outpad[0] (.output)                                                           0.890     5.215
data arrival time                                                                                     5.215

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -5.215
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.215


#Path 2
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[6].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[5].C[0] (dffre)                                                                    0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                  0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                      0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                     0.173     3.216
$abc$1161$abc$702$li6_li6.in[0] (.names)                                                    0.890     4.107
$abc$1161$abc$702$li6_li6.out[0] (.names)                                                   0.218     4.325
wait_pll[6].D[0] (dffre)                                                                    0.890     5.215
data arrival time                                                                                     5.215

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[6].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -5.215
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.248


#Path 3
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[0].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                                                                                                                                                                              0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                                                                                                                                                                             0.173     3.216
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names)                        0.890     4.107
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names)                       0.218     4.325
wait_pll[0].E[0] (dffre)                                                                                                                                                                                                                            0.890     5.215
data arrival time                                                                                                                                                                                                                                             5.215

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[0].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
clock uncertainty                                                                                                                                                                                                                                   0.000     1.999
cell setup time                                                                                                                                                                                                                                    -0.032     1.967
data required time                                                                                                                                                                                                                                            1.967
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            1.967
data arrival time                                                                                                                                                                                                                                            -5.215
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -3.248


#Path 4
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[1].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                                                                                                                                                                              0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                                                                                                                                                                             0.173     3.216
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names)                        0.890     4.107
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names)                       0.218     4.325
wait_pll[1].E[0] (dffre)                                                                                                                                                                                                                            0.890     5.215
data arrival time                                                                                                                                                                                                                                             5.215

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[1].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
clock uncertainty                                                                                                                                                                                                                                   0.000     1.999
cell setup time                                                                                                                                                                                                                                    -0.032     1.967
data required time                                                                                                                                                                                                                                            1.967
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            1.967
data arrival time                                                                                                                                                                                                                                            -5.215
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -3.248


#Path 5
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[2].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                                                                                                                                                                              0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                                                                                                                                                                             0.173     3.216
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names)                        0.890     4.107
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names)                       0.218     4.325
wait_pll[2].E[0] (dffre)                                                                                                                                                                                                                            0.890     5.215
data arrival time                                                                                                                                                                                                                                             5.215

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
clock uncertainty                                                                                                                                                                                                                                   0.000     1.999
cell setup time                                                                                                                                                                                                                                    -0.032     1.967
data required time                                                                                                                                                                                                                                            1.967
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            1.967
data arrival time                                                                                                                                                                                                                                            -5.215
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -3.248


#Path 6
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[3].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                                                                                                                                                                              0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                                                                                                                                                                             0.173     3.216
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names)                        0.890     4.107
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names)                       0.218     4.325
wait_pll[3].E[0] (dffre)                                                                                                                                                                                                                            0.890     5.215
data arrival time                                                                                                                                                                                                                                             5.215

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[3].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
clock uncertainty                                                                                                                                                                                                                                   0.000     1.999
cell setup time                                                                                                                                                                                                                                    -0.032     1.967
data required time                                                                                                                                                                                                                                            1.967
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            1.967
data arrival time                                                                                                                                                                                                                                            -5.215
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -3.248


#Path 7
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[4].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                                                                                                                                                                              0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                                                                                                                                                                             0.173     3.216
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names)                        0.890     4.107
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names)                       0.218     4.325
wait_pll[4].E[0] (dffre)                                                                                                                                                                                                                            0.890     5.215
data arrival time                                                                                                                                                                                                                                             5.215

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[4].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
clock uncertainty                                                                                                                                                                                                                                   0.000     1.999
cell setup time                                                                                                                                                                                                                                    -0.032     1.967
data required time                                                                                                                                                                                                                                            1.967
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            1.967
data arrival time                                                                                                                                                                                                                                            -5.215
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -3.248


#Path 8
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[5].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                                                                                                                                                                              0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                                                                                                                                                                             0.173     3.216
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names)                        0.890     4.107
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names)                       0.218     4.325
wait_pll[5].E[0] (dffre)                                                                                                                                                                                                                            0.890     5.215
data arrival time                                                                                                                                                                                                                                             5.215

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
clock uncertainty                                                                                                                                                                                                                                   0.000     1.999
cell setup time                                                                                                                                                                                                                                    -0.032     1.967
data required time                                                                                                                                                                                                                                            1.967
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            1.967
data arrival time                                                                                                                                                                                                                                            -5.215
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -3.248


#Path 9
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[6].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                                                                                                                                                                              0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                                                                                                                                                                             0.173     3.216
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names)                        0.890     4.107
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names)                       0.218     4.325
wait_pll[6].E[0] (dffre)                                                                                                                                                                                                                            0.890     5.215
data arrival time                                                                                                                                                                                                                                             5.215

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
clock uncertainty                                                                                                                                                                                                                                   0.000     1.999
cell setup time                                                                                                                                                                                                                                    -0.032     1.967
data required time                                                                                                                                                                                                                                            1.967
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            1.967
data arrival time                                                                                                                                                                                                                                            -5.215
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -3.248


#Path 10
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[7].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                                                                                                                                                                              0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                                                                                                                                                                             0.173     3.216
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.in[0] (.names)                        0.890     4.107
$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y.out[0] (.names)                       0.218     4.325
wait_pll[7].E[0] (dffre)                                                                                                                                                                                                                            0.890     5.215
data arrival time                                                                                                                                                                                                                                             5.215

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                                                                                                                                                                               0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                                                                                                                                                                        0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                                                                                                                                                                                       0.218     1.109
wait_pll[7].C[0] (dffre)                                                                                                                                                                                                                            0.890     1.999
clock uncertainty                                                                                                                                                                                                                                   0.000     1.999
cell setup time                                                                                                                                                                                                                                    -0.032     1.967
data required time                                                                                                                                                                                                                                            1.967
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            1.967
data arrival time                                                                                                                                                                                                                                            -5.215
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -3.248


#Path 11
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[7].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[5].C[0] (dffre)                                                                    0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                  0.154     2.153
$abc$1729$new_new_n29__.in[0] (.names)                                                      0.890     3.044
$abc$1729$new_new_n29__.out[0] (.names)                                                     0.173     3.216
$abc$1161$abc$702$li7_li7.in[1] (.names)                                                    0.890     4.107
$abc$1161$abc$702$li7_li7.out[0] (.names)                                                   0.197     4.303
wait_pll[7].D[0] (dffre)                                                                    0.890     5.194
data arrival time                                                                                     5.194

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[7].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -5.194
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.226


#Path 12
Startpoint: data_i_serdes_reg[3].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[3].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[3].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[3].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[3].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 13
Startpoint: data_i_serdes_reg[9].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[9].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[9].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[9].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[9].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 14
Startpoint: data_i_serdes_reg[8].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[8].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[8].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[8].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[8].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 15
Startpoint: data_i_serdes_reg[7].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[7].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[7].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[7].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[7].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 16
Startpoint: data_i_serdes_reg[6].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[6].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[6].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[6].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[6].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 17
Startpoint: data_i_serdes_reg[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[5].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[5].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[5].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[5].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 18
Startpoint: data_i_serdes_reg[4].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[4].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[4].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[4].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[4].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 19
Startpoint: data_i_serdes_reg[2].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[2].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[2].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[2].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[2].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 20
Startpoint: data_i_serdes_reg[1].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[1].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[1].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[1].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[1].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 21
Startpoint: data_i_serdes_reg[0].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Endpoint  : out:data_i_serdes_reg[0].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[0].C[0] (dffre)                                                           0.890     1.999
data_i_serdes_reg[0].Q[0] (dffre) [clock-to-output]                                         0.154     2.153
out:data_i_serdes_reg[0].outpad[0] (.output)                                                0.890     3.044
data arrival time                                                                                     3.044

clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
clock uncertainty                                                                           0.000     0.000
output external delay                                                                       0.000     0.000
data required time                                                                                    0.000
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    0.000
data arrival time                                                                                    -3.044
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -3.044


#Path 22
Startpoint: wait_pll[4].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[4].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[4].C[0] (dffre)                                                                    0.890     1.999
wait_pll[4].Q[0] (dffre) [clock-to-output]                                                  0.154     2.153
$abc$1161$abc$702$li4_li4.in[0] (.names)                                                    0.890     3.044
$abc$1161$abc$702$li4_li4.out[0] (.names)                                                   0.218     3.262
wait_pll[4].D[0] (dffre)                                                                    0.890     4.152
data arrival time                                                                                     4.152

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[4].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -4.152
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.185


#Path 23
Startpoint: wait_pll[3].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[3].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[3].C[0] (dffre)                                                                    0.890     1.999
wait_pll[3].Q[0] (dffre) [clock-to-output]                                                  0.154     2.153
$abc$1161$abc$702$li3_li3.in[0] (.names)                                                    0.890     3.044
$abc$1161$abc$702$li3_li3.out[0] (.names)                                                   0.218     3.262
wait_pll[3].D[0] (dffre)                                                                    0.890     4.152
data arrival time                                                                                     4.152

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[3].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -4.152
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.185


#Path 24
Startpoint: wait_pll[2].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[2].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[2].C[0] (dffre)                                                                    0.890     1.999
wait_pll[2].Q[0] (dffre) [clock-to-output]                                                  0.154     2.153
$abc$1161$abc$702$li2_li2.in[0] (.names)                                                    0.890     3.044
$abc$1161$abc$702$li2_li2.out[0] (.names)                                                   0.218     3.262
wait_pll[2].D[0] (dffre)                                                                    0.890     4.152
data arrival time                                                                                     4.152

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[2].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -4.152
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.185


#Path 25
Startpoint: wait_pll[1].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[1].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[1].C[0] (dffre)                                                                    0.890     1.999
wait_pll[1].Q[0] (dffre) [clock-to-output]                                                  0.154     2.153
$abc$1161$abc$702$li1_li1.in[0] (.names)                                                    0.890     3.044
$abc$1161$abc$702$li1_li1.out[0] (.names)                                                   0.218     3.262
wait_pll[1].D[0] (dffre)                                                                    0.890     4.152
data arrival time                                                                                     4.152

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[1].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -4.152
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.185


#Path 26
Startpoint: wait_pll[0].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[0].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[0].C[0] (dffre)                                                                    0.890     1.999
wait_pll[0].Q[0] (dffre) [clock-to-output]                                                  0.154     2.153
$abc$1161$abc$702$li0_li0.in[0] (.names)                                                    0.890     3.044
$abc$1161$abc$702$li0_li0.out[0] (.names)                                                   0.218     3.262
wait_pll[0].D[0] (dffre)                                                                    0.890     4.152
data arrival time                                                                                     4.152

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[0].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -4.152
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.185


#Path 27
Startpoint: wait_pll[5].Q[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Endpoint  : wait_pll[5].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[5].C[0] (dffre)                                                                    0.890     1.999
wait_pll[5].Q[0] (dffre) [clock-to-output]                                                  0.154     2.153
$abc$1161$abc$702$li5_li5.in[0] (.names)                                                    0.890     3.044
$abc$1161$abc$702$li5_li5.out[0] (.names)                                                   0.173     3.216
wait_pll[5].D[0] (dffre)                                                                    0.890     4.107
data arrival time                                                                                     4.107

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[5].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -4.107
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.139


#Path 28
Startpoint: enable_buf_n.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:enable_buf.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
enable_buf_n.inpad[0] (.input)                                   0.000     0.000
enable_buf.in[0] (.names)                                        0.890     0.890
enable_buf.out[0] (.names)                                       0.218     1.109
out:enable_buf.outpad[0] (.output)                               0.890     1.999
data arrival time                                                          1.999

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.999


#Path 29
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:reset_buf_n.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       0.890     0.890
reset_buf_n.out[0] (.names)                                      0.218     1.109
out:reset_buf_n.outpad[0] (.output)                              0.890     1.999
data arrival time                                                          1.999

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.999


#Path 30
Startpoint: bitslip_ctrl_n_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:bitslip_ctrl.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
bitslip_ctrl_n_buf.inpad[0] (.input)                             0.000     0.000
bitslip_ctrl.in[0] (.names)                                      0.890     0.890
bitslip_ctrl.out[0] (.names)                                     0.218     1.109
out:bitslip_ctrl.outpad[0] (.output)                             0.890     1.999
data arrival time                                                          1.999

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.999


#Path 31
Startpoint: serdes_dpa_lock.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:ready_buf.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
serdes_dpa_lock.inpad[0] (.input)                                0.000     0.000
ready_buf.in[1] (.names)                                         0.890     0.890
ready_buf.out[0] (.names)                                        0.197     1.087
out:ready_buf.outpad[0] (.output)                                0.890     1.978
data arrival time                                                          1.978

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.978
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.978


#Path 32
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[8].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[8].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 33
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[0].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[0].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 34
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[1].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[1].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 35
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[2].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[2].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 36
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[3].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[3].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 37
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[0].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
wait_pll[0].R[0] (dffre)                                                                    0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[0].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 38
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[1].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
wait_pll[1].R[0] (dffre)                                                                    0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[1].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 39
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[2].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
wait_pll[2].R[0] (dffre)                                                                    0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[2].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 40
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[3].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
wait_pll[3].R[0] (dffre)                                                                    0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[3].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 41
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[4].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
wait_pll[4].R[0] (dffre)                                                                    0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[4].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 42
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[4].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[4].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 43
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[5].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
wait_pll[5].R[0] (dffre)                                                                    0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[5].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 44
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[5].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[5].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 45
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[6].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[6].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 46
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[9].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[9].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 47
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[6].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
wait_pll[6].R[0] (dffre)                                                                    0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[6].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 48
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
data_i_serdes_reg[7].R[0] (dffre)                                                           0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[7].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 49
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[7].R[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
reset_buf.inpad[0] (.input)                                                                 0.000     0.000
reset_buf_n.in[0] (.names)                                                                  0.890     0.890
reset_buf_n.out[0] (.names)                                                                 0.218     1.109
wait_pll[7].R[0] (dffre)                                                                    0.890     1.999
data arrival time                                                                                     1.999

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777.inpad[0] (.input)                       0.000     0.000
clkGHz_clkbuf.in[0] (.names)                                                                0.890     0.890
clkGHz_clkbuf.out[0] (.names)                                                               0.218     1.109
wait_pll[7].C[0] (dffre)                                                                    0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -1.999
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -0.032


#Path 50
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[5].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[5].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 51
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[4].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[4].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 52
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[3].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[3].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 53
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[2].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[2].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 54
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[1].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[1].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 55
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[0].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[0].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 56
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[6].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[6].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 57
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[7].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[7].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 58
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[8].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[8].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 59
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].E[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.in[1] (.names)                        0.890     0.890
$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y.out[0] (.names)                       0.197     1.087
data_i_serdes_reg[9].E[0] (dffre)                                                                                                                                                                                    0.890     1.978
data arrival time                                                                                                                                                                                                              1.978

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                                                                                                                                                0.000     0.000
fabric_clk_div.in[0] (.names)                                                                                                                                                                                        0.890     0.890
fabric_clk_div.out[0] (.names)                                                                                                                                                                                       0.218     1.109
data_i_serdes_reg[9].C[0] (dffre)                                                                                                                                                                                    0.890     1.999
clock uncertainty                                                                                                                                                                                                    0.000     1.999
cell setup time                                                                                                                                                                                                     -0.032     1.967
data required time                                                                                                                                                                                                             1.967
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             1.967
data arrival time                                                                                                                                                                                                             -1.978
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -0.010


#Path 60
Startpoint: data_i_serdes[9].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[9].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[9].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[9].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#Path 61
Startpoint: data_i_serdes[0].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[0].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[0].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[0].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#Path 62
Startpoint: data_i_serdes[1].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[1].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[1].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[1].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#Path 63
Startpoint: data_i_serdes[2].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[2].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[2].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[2].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#Path 64
Startpoint: data_i_serdes[3].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[3].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[3].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[3].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#Path 65
Startpoint: data_i_serdes[4].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[4].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[4].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[4].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#Path 66
Startpoint: data_i_serdes[5].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[5].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[5].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[5].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#Path 67
Startpoint: data_i_serdes[6].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[6].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[6].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[6].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#Path 68
Startpoint: data_i_serdes[7].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[7].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[7].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[7].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#Path 69
Startpoint: data_i_serdes[8].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].D[0] (dffre clocked by $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                          0.000     0.000
clock source latency                                                                        0.000     0.000
input external delay                                                                        0.000     0.000
data_i_serdes[8].inpad[0] (.input)                                                          0.000     0.000
data_i_serdes_reg[8].D[0] (dffre)                                                           0.890     0.890
data arrival time                                                                                     0.890

clock $auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 (rise edge)                       0.000     0.000
clock source latency                                                                        0.000     0.000
$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776.inpad[0] (.input)                       0.000     0.000
fabric_clk_div.in[0] (.names)                                                               0.890     0.890
fabric_clk_div.out[0] (.names)                                                              0.218     1.109
data_i_serdes_reg[8].C[0] (dffre)                                                           0.890     1.999
clock uncertainty                                                                           0.000     1.999
cell setup time                                                                            -0.032     1.967
data required time                                                                                    1.967
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    1.967
data arrival time                                                                                    -0.890
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           1.077


#End of timing report
