((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . OR) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 12) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 6) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 2) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 36) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . INPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 54) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Reg . 8) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 5) (Expr Num . -92) END END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 50) (Stat . IF) (Expr Num . 31) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Reg . 11) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 7) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 11) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 91) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 13) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 5) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . 31) (Stat . INPUT) (Reg . 14) (Stat . INPUT) (Reg . 2) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . EQ) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 8) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . LT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . -71) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 8) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 13) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 3) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 6) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 7) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 7) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 9) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 8) (Expr . EQ) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -52) (Stat . LOAD) (Reg . 13) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . -35) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 5) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 83) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 6) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . AND) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 6) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -2) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . LT) (Reg . 6) (Expr . ADD) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 60) (Expr Num . -59) (Stat . INPUT) (Reg . 4) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Reg . 10) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . -66) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 71) (Expr . MUL) (Reg . 5) (Reg . 7) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 2) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 12) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 31) (Stat . OUTPUT) (Reg . 8) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 9) (Expr . SUB) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 8) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . -66) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 68) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 13) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 83) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 7) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 13) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 7) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 5) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . -12) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr Num . 31) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 11) (Expr . EQ) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 11))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 47) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 6) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -52) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . OR) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 5) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 7) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . INPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . -63) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 6) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END)
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 4) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -83) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 14) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 10) (Expr Num . 53) (Stat . OUTPUT) (Reg . 3) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 7) (Reg . 7) (Stat . OUTPUT) (Reg . 10) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 10) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 7) (Expr Num . 58) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 9) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 14) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . OR) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . EQ) (Reg . 8) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . DIV) (Reg . 8) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . INPUT) (Reg . 8) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 11) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . AND) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . AND) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 83) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 54) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 31) (Stat . OUTPUT) (Reg . 8) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . -63) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 6) (Expr Num . -93) (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Reg . 14) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -83) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Expr Num . 47) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 83) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 54) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 6) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 76) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . LT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . OR) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 1) (Stat . IF) (Reg . 5) (Stat . IF) (Reg . 9) (Stat . INPUT) (Reg . 6) END END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 4) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . OUTPUT) (Reg . 13))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 12))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . DIV) (Expr . OR) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 58) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END)
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 6) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . MUL) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 9) (Reg . 11) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 9) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . LOAD) (Reg . 12) (Expr Num . 94) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . NOT) (Expr Num . 89) (Stat . IF) (Expr Num . -35) (Stat . IF) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 10) END END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . INPUT) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 83) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 13) (Expr Num . 86) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 11) (Expr . EQ) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . OR) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 5) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 2) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr Num . 47) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 31) (Stat . OUTPUT) (Reg . 8) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . INPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 76) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 54) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -52) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Reg . 3) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 4) (Expr Num . 31) (Stat . IF) (Reg . 8) (Stat . LOAD) (Reg . 10) (Expr Num . -32) ELSE (Stat . INPUT) (Reg . 2) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -24) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 4) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . AND) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . OUTPUT) (Expr Num . 44) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 11))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . -63) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr Num . 36) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Reg . 13) (Stat . INPUT) (Reg . 14) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 13) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 5) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 2) (Expr Num . 31) (Stat . INPUT) (Reg . 14) (Stat . INPUT) (Reg . 2) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -52) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 12) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 47) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . EQ) (Expr Num . -69) (Reg . 10) (Stat . LOAD) (Reg . 2) (Reg . 12) ELSE (Stat . OUTPUT) (Reg . 2) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . OR) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . EQ) (Reg . 8) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr Num . 88) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 4) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr Num . 88) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 10) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 6) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . LT) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 83) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . -34) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 82) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 5))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 11) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr Num . 21) (Stat . OUTPUT) (Reg . 0) ELSE (Stat . OUTPUT) (Expr Num . 3) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 1) (Expr Num . -37) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 1) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 30) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Reg . 9) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 11) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 60) (Expr Num . -59) (Stat . OUTPUT) (Expr Num . 66) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 54) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 54) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr Num . 47) (Stat . OUTPUT) (Expr . GT) (Reg . 10) (Expr . ADD) (Expr Num . -74) (Reg . 7) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 7) (Expr Num . 58) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . OUTPUT) (Reg . 7) END END (Stat . LOAD) (Reg . 4) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Reg . 11) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Stat . IF) (Expr . DIV) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 14) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . ADD) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 6) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 83) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 6) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 2) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 12) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 10) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 11))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 5) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 13) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 11))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 10) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -73) (Expr . DIV) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . LT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . -70) (Stat . IF) (Reg . 6) (Stat . IF) (Expr . NOT) (Expr Num . -24) (Stat . OUTPUT) (Expr Num . -79) END END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . EQ) (Expr . SUB) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 10) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . OUTPUT) (Expr Num . 81) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . EQ) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -67) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Expr Num . 47) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 72) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) END END (Stat . INPUT) (Reg . 12))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 5) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Reg . 14) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . -66) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 11) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr Num . 21) (Stat . OUTPUT) (Reg . 0) ELSE (Stat . OUTPUT) (Expr Num . 3) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 1) (Expr Num . -37) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -28) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 4) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . MUL) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Reg . 4) END (Stat . IF) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 57) (Expr Num . 47) (Expr Num . 36) (Expr Num . -71) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . EQ) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 5) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . MUL) (Reg . 0) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 35) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 70) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 1) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . OR) (Reg . 6) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . LT) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . ADD) (Reg . 0) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 11) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 43) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 13) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 3) (Expr . MUL) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 9) (Reg . 11) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . AND) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . INPUT) (Reg . 8) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 13) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 13) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 13) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 54) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 11) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 7) (Expr . SUB) (Reg . 0) (Reg . 6) (Expr . DIV) (Reg . 1) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 13) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 14) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . ADD) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . AND) (Expr . LT) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 13) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . EQ) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 9) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 9) (Expr Num . 36) (Stat . INPUT) (Reg . 0) END END (Stat . IF) (Expr . GT) (Reg . 6) (Reg . 1) (Stat . LOAD) (Reg . 9) (Reg . 13) ELSE (Stat . IF) (Expr Num . -51) (Stat . IF) (Reg . 1) (Stat . IF) (Expr Num . -76) (Stat . IF) (Reg . 4) (Stat . OUTPUT) (Reg . 5) END ELSE (Stat . INPUT) (Reg . 13) END END END END (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . EQ) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 5))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . OUTPUT) (Expr . EQ) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -59) (Stat . INPUT) (Reg . 4) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 11))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 8) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 7) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr Num . -56) (Stat . LOAD) (Reg . 10) (Expr Num . 83) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 6) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . -66) (Stat . INPUT) (Reg . 0) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 3) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . OUTPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . INPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 13) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 7) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . -87) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr Num . 47) (Expr . DIV) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 13) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . IF) (Expr Num . -25) (Stat . LOAD) (Reg . 5) (Reg . 3) ELSE (Stat . LOAD) (Reg . 8) (Expr . NOT) (Expr . LT) (Expr Num . -49) (Reg . 1) END (Stat . OUTPUT) (Reg . 13) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . LT) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 7) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . INPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -52) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 10) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . OUTPUT) (Expr Num . -5) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Expr Num . 47) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 7))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 70) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 60) (Expr Num . -59) (Stat . INPUT) (Reg . 4) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 9) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 5) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Stat . INPUT) (Reg . 0) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 8) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . EQ) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . OUTPUT) (Reg . 0) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 54) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 13) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 6) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 2) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . LT) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . -12) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 14) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 13) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Reg . 11) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . NOT) (Expr Num . -40) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . LT) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 7) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 5) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 13) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . -63) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 11) (Expr . EQ) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 83) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . OR) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . ADD) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . OR) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . EQ) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 76) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 12) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 7) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Reg . 10) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 6) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . AND) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 12) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END)
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 2) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . NOT) (Expr Num . 89) (Stat . IF) (Expr Num . -35) (Stat . IF) (Reg . 4) (Stat . LOAD) (Reg . 3) (Reg . 10) END END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . INPUT) (Reg . 4) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 13) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . SUB) (Expr Num . -83) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . -62) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . LOAD) (Reg . 11) (Reg . 5) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 7))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . DIV) (Expr . EQ) (Expr Num . 36) (Expr . DIV) (Reg . 12) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 7) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 5) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 10) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -84) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Reg . 7) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 47) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 5) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 3) (Reg . 10) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 47) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 7) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . OUTPUT) (Expr Num . 81) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 9) (Expr Num . 79) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 7) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 7) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 14) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Stat . OUTPUT) (Expr . LT) (Expr Num . -86) (Expr Num . -38) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Reg . 3) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 11) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 47) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Reg . 7) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 6) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 13) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . LOAD) (Reg . 12) (Expr Num . 94) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 13) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . OR) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Expr . SUB) (Reg . 12) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 31) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . GT) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr Num . 47) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 12) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 12) (Expr . EQ) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 83) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . ADD) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Reg . 5) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Reg . 14) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . -66) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -83) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 91) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 11) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 10) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . OUTPUT) (Reg . 0) ELSE (Stat . OUTPUT) (Expr Num . 3) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 1) (Expr Num . -37) END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 11) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 76) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . OR) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . GT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 83) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 7) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 13) (Expr Num . 86) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr Num . 37) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Reg . 11) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Expr Num . 31) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 8) (Expr Num . 36) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 11) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . OR) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . AND) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 1) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . EQ) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 9) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 3) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 1) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 11) (Expr . ADD) (Reg . 0) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 6) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr Num . 17) (Expr . ADD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . LT) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 14) (Expr Num . 92) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 13) (Expr . EQ) (Reg . 0) (Expr . LT) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 9) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . AND) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 36) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 8) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 11) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Reg . 3) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 3) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 64) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 6) (Expr Num . 36) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 4) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . SUB) (Reg . 13) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 14) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 2) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 11) (Expr . SUB) (Expr Num . 47) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 0) (Expr Num . -24) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr Num . 17) END (Stat . IF) (Expr Num . -92) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -71) (Expr . SUB) (Reg . 3) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 76) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Expr . SUB) (Reg . 3) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . GT) (Expr . SUB) (Reg . 11) (Expr Num . -24) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 5) (Expr . SUB) (Expr Num . -83) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . -51) (Expr Num . 17) END (Stat . IF) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . GT) (Reg . 0) (Expr Num . 64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . EQ) (Reg . 8) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . EQ) (Reg . 0) (Expr Num . 31) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . -52) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 79) (Expr Num . 17) END (Stat . IF) (Expr Num . 31) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Expr Num . 57) (Expr Num . 47) (Expr Num . 36) (Expr Num . -71) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . EQ) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . -92) (Expr Num . 17) END END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 36) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 47) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr Num . 79) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 14) (Expr . DIV) (Expr . SUB) (Expr . EQ) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Expr . SUB) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) (Expr . SUB) (Reg . 0) (Expr Num . 62) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 4) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . IF) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . DIV) (Expr . SUB) (Expr . SUB) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 17) (Expr Num . 17) END (Stat . IF) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Expr . DIV) (Reg . 0) (Expr Num . 17) (Stat . IF) (Expr . SUB) (Reg . 11) (Expr . DIV) (Reg . 0) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . SUB) (Expr Num . 47) (Expr . DIV) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr Num . 31) END END (Stat . OUTPUT) (Reg . 0))
