// Seed: 3041625488
module module_0 #(
    parameter id_3 = 32'd26
);
  tri id_1;
  assign id_1 = -1 + id_1;
  wire id_2;
  ;
  assign module_0[1] = id_2 ? id_2 : 1;
  integer _id_3;
  wire [id_3 : 1] id_4;
  generate
    wire id_5 = id_5;
  endgenerate
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output logic id_2,
    output wor id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6
);
  for (id_8 = id_4; id_4; id_2 = id_1) begin : LABEL_0
    assign id_8 = id_5;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
