library ieee;
use ieee.std_logic_1164.all;

entity rs_latch is
	port(
		clk, r, s : in std_logic;
		Q			 : out std_logic
	);
end rs_latch;

architecture Behavioral of rs_latch is

	signal R_g, S_g, Qa, Qb : std_logic;
	attribute keep : boolean;
	attribute keep of R_g, S_g, Qa, Qb : signal is true;

begin

end Behavioral;



