// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
// Date        : Thu Sep  1 11:11:05 2022
// Host        : DESKTOP-5JBVKGD running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ u_ila_0_stub.v
// Design      : u_ila_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xczu3eg-sbva484-2-i
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2021.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, 
  probe29, probe30, probe31, probe32, probe33, probe34, probe35, probe36, probe37, probe38, probe39, 
  probe40, probe41, probe42, probe43, probe44, probe45, probe46, probe47, probe48)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[1:0],probe1[1:0],probe2[511:0],probe3[31:0],probe4[31:0],probe5[127:0],probe6[1:0],probe7[1:0],probe8[1:0],probe9[1:0],probe10[19:0],probe11[19:0],probe12[19:0],probe13[19:0],probe14[1:0],probe15[127:0],probe16[1:0],probe17[31:0],probe18[31:0],probe19[5:0],probe20[1:0],probe21[5:0],probe22[126:0],probe23[31:0],probe24[30:0],probe25[30:0],probe26[31:0],probe27[0:0],probe28[0:0],probe29[0:0],probe30[0:0],probe31[0:0],probe32[0:0],probe33[0:0],probe34[0:0],probe35[0:0],probe36[0:0],probe37[0:0],probe38[0:0],probe39[0:0],probe40[0:0],probe41[0:0],probe42[0:0],probe43[0:0],probe44[0:0],probe45[0:0],probe46[0:0],probe47[0:0],probe48[0:0]" */;
  input clk;
  input [1:0]probe0;
  input [1:0]probe1;
  input [511:0]probe2;
  input [31:0]probe3;
  input [31:0]probe4;
  input [127:0]probe5;
  input [1:0]probe6;
  input [1:0]probe7;
  input [1:0]probe8;
  input [1:0]probe9;
  input [19:0]probe10;
  input [19:0]probe11;
  input [19:0]probe12;
  input [19:0]probe13;
  input [1:0]probe14;
  input [127:0]probe15;
  input [1:0]probe16;
  input [31:0]probe17;
  input [31:0]probe18;
  input [5:0]probe19;
  input [1:0]probe20;
  input [5:0]probe21;
  input [126:0]probe22;
  input [31:0]probe23;
  input [30:0]probe24;
  input [30:0]probe25;
  input [31:0]probe26;
  input [0:0]probe27;
  input [0:0]probe28;
  input [0:0]probe29;
  input [0:0]probe30;
  input [0:0]probe31;
  input [0:0]probe32;
  input [0:0]probe33;
  input [0:0]probe34;
  input [0:0]probe35;
  input [0:0]probe36;
  input [0:0]probe37;
  input [0:0]probe38;
  input [0:0]probe39;
  input [0:0]probe40;
  input [0:0]probe41;
  input [0:0]probe42;
  input [0:0]probe43;
  input [0:0]probe44;
  input [0:0]probe45;
  input [0:0]probe46;
  input [0:0]probe47;
  input [0:0]probe48;
endmodule
