	component cpu is
		port (
			clk_clk       : in  std_logic                     := 'X';             -- clk
			enable_export : in  std_logic                     := 'X';             -- export
			in1_export    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			in2_export    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			in3_export    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			in4_export    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			outx_export   : out std_logic_vector(2 downto 0);                     -- export
			outy_export   : out std_logic_vector(2 downto 0);                     -- export
			ready_export  : out std_logic;                                        -- export
			reset_reset_n : in  std_logic                     := 'X'              -- reset_n
		);
	end component cpu;

