Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a1b95a05c019477ab55ba9fb548287cc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index 31 into 'din_scaled' is out of bounds [D:/Extra_Projects/Quad_solver/Old_Quad/Quad_Solver/Quad_Solver.srcs/sources_1/new/quad_solver.v:135]
WARNING: [VRFC 10-3705] select index 31 into 'din_scaled' is out of bounds [D:/Extra_Projects/Quad_solver/Old_Quad/Quad_Solver/Quad_Solver.srcs/sources_1/new/quad_solver.v:141]
WARNING: [VRFC 10-3705] select index 31 into 'din_scaled' is out of bounds [D:/Extra_Projects/Quad_solver/Old_Quad/Quad_Solver/Quad_Solver.srcs/sources_1/new/quad_solver.v:148]
WARNING: [VRFC 10-3705] select index 31 into 'din_scaled' is out of bounds [D:/Extra_Projects/Quad_solver/Old_Quad/Quad_Solver/Quad_Solver.srcs/sources_1/new/quad_solver.v:155]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sqrt(IN_WIDTH=64,OUT_WIDTH=32)
Compiling module xil_defaultlib.quad_solver(SCALE=16)
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
