digraph test {
    Constant3 [style=filled, color=grey];
    state_PTR1 [style=filled, color=lightblue];
    state_PTR0 [style=filled, color=lightblue];
    Constant0 [style=filled, color=grey];
    Constant1 [style=filled, color=grey];
    Unot12 [style=filled, color=pink];
    And7 [style=filled, color=pink];
    And6 [style=filled, color=pink];
    Or10 [style=filled, color=pink];
    state_PTR2 [style=filled, color=lightblue];
    state_PTR3 [style=filled, color=lightblue];
    Or9 [style=filled, color=pink];
    Constant6 [style=filled, color=grey];
    Mux3 [style=filled, color=pink];
    Mux0 [style=filled, color=pink];
    state [style=filled, color=lightblue];
    Mux2 [style=filled, color=pink];
    And4 [style=filled, color=pink];
    Constant5 [style=filled, color=grey];
    And5 [style=filled, color=pink];
    Constant7 [style=filled, color=grey];
    Constant2 [style=filled, color=grey];
    Or11 [style=filled, color=pink];
    Constant4 [style=filled, color=grey];
    areset [style=filled, color=red];
    Mux1 [style=filled, color=pink];
    in [style=filled, color=red];
    Or8 [style=filled, color=pink];
    Mux1 -> Constant2;
    Mux3 -> And4;
    Or8 -> state_PTR2;
    state_PTR0 -> And7;
    state -> state_PTR1;
    Mux0 -> Constant0;
    And5 -> Or9;
    Mux2 -> And5;
    state_PTR3 -> And4;
    Or11 -> state_PTR0;
    Mux1 -> areset;
    And7 -> Or11;
    state_PTR2 -> Mux2;
    Mux3 -> Constant6;
    Mux0 -> And7;
    Mux0 -> areset;
    state -> state_PTR0;
    state_PTR1 -> And6;
    state_PTR3 -> Constant7;
    state -> state_PTR2;
    And4 -> state_PTR1;
    And7 -> Unot12;
    And4 -> in;
    Mux1 -> And6;
    state_PTR2 -> Constant5;
    And6 -> Unot12;
    state_PTR0 -> Constant1;
    Or9 -> Or8;
    state_PTR1 -> Mux1;
    state_PTR3 -> Mux3;
    Or10 -> state_PTR2;
    state_PTR2 -> And5;
    Or10 -> state_PTR3;
    Unot12 -> in;
    Mux3 -> areset;
    state -> state_PTR3;
    Or11 -> state_PTR1;
    Or8 -> state_PTR0;
    Mux2 -> areset;
    state_PTR0 -> Mux0;
    Mux2 -> Constant4;
    state_PTR1 -> Constant3;
    And6 -> Or10;
    Or9 -> state_PTR3;
    And5 -> in;
}
