# Microprocessor without Interlocked Pipeline Stages (MIPS)

MIPS VHDL implementation for Spartan-6 FPGA using ISE.

## Files

The project has simulation and required files in order to upload to the FPGA.

## VHDL code
### What is already implemented

- Multiplexer
- Sign extender
- ALU
- Register file
- Instruction Memory
- Data memory

## Tested
### What is already tested

- Multiplexer
- Sign extender
- ALU
- Register file
- Instruction Memory
- Data memory

### What has to be tested

Nothing at the moment

## Built With

* [ISE 14.7 Webpack](https://www.xilinx.com/products/design-tools/ise-design-suite.html) - The IDE
* [Spartan-6](https://www.xilinx.com/products/silicon-devices/fpga/spartan-6.html) - The FPGA

## Author

Dugagjin Lashi

## License

MIT
