// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1706\sampleModel1706_1_sub\Mysubsystem_9.v
// Created: 2024-06-10 11:19:06
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_9
// Source Path: sampleModel1706_1_sub/Subsystem/Mysubsystem_9
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_9
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk15_out1;  // uint8
  wire [7:0] cfblk134_out1;  // uint8
  wire [7:0] cfblk136_out1;  // uint8


  assign cfblk15_out1 = (In1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  cfblk134 u_cfblk134 (.In1(cfblk15_out1),  // uint8
                       .Out1(cfblk134_out1)  // uint8
                       );

  cfblk136 u_cfblk136 (.In1(cfblk134_out1),  // uint8
                       .Out1(cfblk136_out1)  // uint8
                       );

  assign Out1 = cfblk136_out1;

endmodule  // Mysubsystem_9

