$date
	Sun Apr 20 19:57:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_unit_tb $end
$var wire 1 ! reg_write $end
$var wire 1 " mem_write $end
$var wire 1 # mem_to_reg $end
$var wire 1 $ mem_read $end
$var wire 1 % branch $end
$var wire 1 & alu_src $end
$var wire 4 ' alu_op [3:0] $end
$var reg 3 ( funct3 [2:0] $end
$var reg 7 ) funct7 [6:0] $end
$var reg 7 * opcode [6:0] $end
$scope module CU $end
$var wire 3 + funct3 [2:0] $end
$var wire 7 , funct7 [6:0] $end
$var wire 7 - opcode [6:0] $end
$var reg 4 . alu_op [3:0] $end
$var reg 1 & alu_src $end
$var reg 1 % branch $end
$var reg 1 $ mem_read $end
$var reg 1 # mem_to_reg $end
$var reg 1 " mem_write $end
$var reg 1 ! reg_write $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b110011 -
b0 ,
b0 +
b110011 *
b0 )
b0 (
b0 '
0&
0%
0$
0#
0"
1!
$end
#10000
1&
1!
b10011 *
b10011 -
#20000
1$
1#
1&
1!
b11 *
b11 -
#30000
1"
0$
0#
1&
0!
b100011 *
b100011 -
#40000
b1 '
b1 .
1%
0"
0&
b1100011 *
b1100011 -
#50000
