Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Tue May 19 00:49:22 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/Generator/RowsGenerator/DocGen/timing_report.txt
| Design            : RowsGenerator
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

in_data[0]
in_data[1]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_enable
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

out_data[0]
out_data[10]
out_data[11]
out_data[12]
out_data[13]
out_data[14]
out_data[15]
out_data[16]
out_data[17]
out_data[18]
out_data[19]
out_data[1]
out_data[20]
out_data[21]
out_data[22]
out_data[23]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_data[8]
out_data[9]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.029        0.000                      0                 2647        0.127        0.000                      0                 2647        3.750        0.000                       0                   525  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
TS_CLK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TS_CLK              6.029        0.000                      0                 2632        0.127        0.000                      0                 2632        3.750        0.000                       0                   525  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  TS_CLK             TS_CLK                   7.729        0.000                      0                   15        0.548        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      TS_CLK        
(none)        TS_CLK        TS_CLK        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        TS_CLK                      
(none)                      TS_CLK        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TS_CLK
  To Clock:  TS_CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[0][5]
                                                                      r  fifos[0].Fifo_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[0].Fifo_i_3/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[0].Fifo_i_3
                                                                      r  fifos[0].Fifo_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[0].Fifo_i_2/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[0][5]
                                                                      r  fifos[0].Fifo_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[0].Fifo_i_3/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[0].Fifo_i_3
                                                                      r  fifos[0].Fifo_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[0].Fifo_i_2/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[0][5]
                                                                      r  fifos[0].Fifo_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[0].Fifo_i_3/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[0].Fifo_i_3
                                                                      r  fifos[0].Fifo_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[0].Fifo_i_2/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[0][5]
                                                                      r  fifos[0].Fifo_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[0].Fifo_i_3/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[0].Fifo_i_3
                                                                      r  fifos[0].Fifo_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[0].Fifo_i_2/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[0][5]
                                                                      r  fifos[0].Fifo_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[0].Fifo_i_3/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[0].Fifo_i_3
                                                                      r  fifos[0].Fifo_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[0].Fifo_i_2/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[0][5]
                                                                      r  fifos[0].Fifo_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[0].Fifo_i_3/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[0].Fifo_i_3
                                                                      r  fifos[0].Fifo_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[0].Fifo_i_2/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[0][5]
                                                                      r  fifos[0].Fifo_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[0].Fifo_i_3/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[0].Fifo_i_3
                                                                      r  fifos[0].Fifo_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[0].Fifo_i_2/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[0][5]
                                                                      r  fifos[0].Fifo_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[0].Fifo_i_3/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[0].Fifo_i_3
                                                                      r  fifos[0].Fifo_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[0].Fifo_i_2/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[1][5]
                                                                      r  fifos[1].Fifo_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[1].Fifo_i_2/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[1].Fifo_i_2
                                                                      r  fifos[1].Fifo_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[1].Fifo_i_1/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.894ns (25.441%)  route 2.620ns (74.559%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.496     1.469 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/Q
                         net (fo=4, unplaced)         0.638     2.107    row_num[1][5]
                                                                      r  fifos[1].Fifo_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.231 r  fifos[1].Fifo_i_2/O
                         net (fo=1, unplaced)         0.665     2.896    n_0_fifos[1].Fifo_i_2
                                                                      r  fifos[1].Fifo_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.020 r  fifos[1].Fifo_i_1/O
                         net (fo=9, unplaced)         0.943     3.963    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     4.113 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i[7]_i_1/O
                         net (fo=8, unplaced)         0.374     4.487    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/E[0]
                         FDCE                                         r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDCE (Setup_fdce_C_CE)      -0.373    10.516    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  6.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.158ns (66.011%)  route 0.081ns (33.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, unplaced)         0.081     0.649    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
                         FDPE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Hold_fdpe_C_D)         0.091     0.523    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.158ns (66.011%)  route 0.081ns (33.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, unplaced)         0.081     0.649    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
                         FDPE                                         r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Hold_fdpe_C_D)         0.091     0.523    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.158ns (66.011%)  route 0.081ns (33.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, unplaced)         0.081     0.649    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
                         FDPE                                         r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Hold_fdpe_C_D)         0.091     0.523    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.757%)  route 0.086ns (35.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, unplaced)         0.086     0.654    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
                         FDRE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.091     0.523    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.757%)  route 0.086ns (35.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, unplaced)         0.086     0.654    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
                         FDRE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.091     0.523    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.757%)  route 0.086ns (35.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, unplaced)         0.086     0.654    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
                         FDRE                                         r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.091     0.523    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.757%)  route 0.086ns (35.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, unplaced)         0.086     0.654    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
                         FDRE                                         r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.091     0.523    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.757%)  route 0.086ns (35.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, unplaced)         0.086     0.654    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
                         FDRE                                         r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.091     0.523    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.158ns (64.757%)  route 0.086ns (35.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/Q
                         net (fo=2, unplaced)         0.086     0.654    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
                         FDRE                                         r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.091     0.523    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             TS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.158ns (63.983%)  route 0.089ns (36.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.089     0.657    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
                         FDPE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Hold_fdpe_C_D)         0.091     0.523    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TS_CLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location  Pin                                                                                                        
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[0].data_reg[1]/C                                                                                    
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[0].data_reg[2]/C                                                                                    
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[0].data_reg[3]/C                                                                                    
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[0].data_reg[4]/C                                                                                    
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[0].data_reg[5]/C                                                                                    
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[0].data_reg[6]/C                                                                                    
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[0].data_reg[7]/C                                                                                    
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[1].data_reg[0]/C                                                                                    
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[1].data_reg[1]/C                                                                                    
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000            buffer[1].data_reg[2]/C                                                                                    
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/CLK  
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/CLK  
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMC/CLK  
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMD/CLK  
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5/RAMA/CLK  
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5/RAMB/CLK  
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5/RAMC/CLK  
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5/RAMD/CLK  
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_6/DP/CLK    
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_6_6/SP/CLK    
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/CLK  
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMA/CLK  
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/CLK  
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMB/CLK  
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMC/CLK  
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMC/CLK  
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMD/CLK  
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_0_2/RAMD/CLK  
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5/RAMA/CLK  
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250     5.000   3.750            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_63_3_5/RAMA/CLK  



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TS_CLK
  To Clock:  TS_CLK

Setup :            0  Failing Endpoints,  Worst Slack        7.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.620ns (33.387%)  route 1.237ns (66.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, unplaced)         0.449     1.918    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.042 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, unplaced)         0.788     2.830    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.620ns (33.387%)  route 1.237ns (66.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, unplaced)         0.449     1.918    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.042 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, unplaced)         0.788     2.830    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.620ns (33.387%)  route 1.237ns (66.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, unplaced)         0.449     1.918    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.042 f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, unplaced)         0.788     2.830    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.620ns (33.387%)  route 1.237ns (66.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, unplaced)         0.449     1.918    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.042 f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, unplaced)         0.788     2.830    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.620ns (33.387%)  route 1.237ns (66.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, unplaced)         0.449     1.918    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.042 f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, unplaced)         0.788     2.830    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
                         FDPE                                         f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.620ns (33.387%)  route 1.237ns (66.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, unplaced)         0.449     1.918    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.042 f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, unplaced)         0.788     2.830    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
                         FDPE                                         f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.830    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.620ns (33.586%)  route 1.226ns (66.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, unplaced)         0.449     1.918    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.042 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.777     2.819    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.620ns (33.586%)  route 1.226ns (66.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, unplaced)         0.449     1.918    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.042 f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.777     2.819    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.620ns (33.586%)  route 1.226ns (66.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, unplaced)         0.449     1.918    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.042 f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.777     2.819    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
                         FDPE                                         f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.819    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             8.295ns  (required time - arrival time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (TS_CLK rise@10.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.496ns (38.420%)  route 0.795ns (61.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.795     2.264    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk
                         net (fo=524, unset)          0.924    10.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDPE (Recov_fdpe_C_PRE)     -0.330    10.559    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.559    
                         arrival time                          -2.264    
  -------------------------------------------------------------------
                         slack                                  8.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.158ns (32.042%)  route 0.335ns (67.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.335     0.903    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.158ns (32.042%)  route 0.335ns (67.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.335     0.903    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.158ns (32.042%)  route 0.335ns (67.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.335     0.903    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.158ns (32.042%)  route 0.335ns (67.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.335     0.903    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.158ns (32.042%)  route 0.335ns (67.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.335     0.903    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
                         FDPE                                         f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.158ns (32.042%)  route 0.335ns (67.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, unplaced)         0.335     0.903    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_d2
                         FDPE                                         f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.203ns (28.520%)  route 0.509ns (71.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, unplaced)         0.181     0.749    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                                      f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.794 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.328     1.122    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.203ns (28.520%)  route 0.509ns (71.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, unplaced)         0.181     0.749    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                                      f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.794 f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.328     1.122    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.203ns (28.520%)  route 0.509ns (71.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, unplaced)         0.181     0.749    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                                      f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.794 f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.328     1.122    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
                         FDPE                                         f  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TS_CLK rise@0.000ns - TS_CLK rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.203ns (28.336%)  route 0.513ns (71.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, unplaced)         0.181     0.749    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                                      f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.794 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, unplaced)         0.332     1.127    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDPE (Remov_fdpe_C_PRE)     -0.076     0.356    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.771    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  TS_CLK

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDCE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.931ns  (logic 0.124ns (6.422%)  route 1.807ns (93.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.973     0.973    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.834     1.931    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDCE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.045ns (5.578%)  route 0.762ns (94.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rst_n
                         net (fo=0)                   0.410     0.410    rst_n
                                                                      r  fifos[0].Fifo_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.455 f  fifos[0].Fifo_i_1/O
                         net (fo=18, unplaced)        0.352     0.807    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
                         FDPE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TS_CLK
  To Clock:  TS_CLK

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/Q[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/Q[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/Q[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/Q[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/Q[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/Q[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[6]/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/Q[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[6]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/Q[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/CLR
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/Q[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.496ns (54.565%)  route 0.413ns (45.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.496     1.469 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=29, unplaced)        0.413     1.882    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
                         FDPE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CLR
                            (removal check against rising-edge clock TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.158     0.568 f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=8, unplaced)         0.161     0.729    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I33[0]
                         FDCE                                         f  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  TS_CLK
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[0]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[10]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[10]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[10]
                                                                      r  out_data[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[11]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[11]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[11]
                                                                      r  out_data[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[12]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[12]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[12]
                                                                      r  out_data[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[13]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[13]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[13]
                                                                      r  out_data[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[14]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[14]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[14]
                                                                      r  out_data[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[15]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[15]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[15]
                                                                      r  out_data[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[16]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[16]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[16]
                                                                      r  out_data[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[17]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[17]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[17]
                                                                      r  out_data[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 0.791ns (34.421%)  route 1.507ns (65.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.973     0.973    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unplaced)        0.534     2.003    out_ready
                                                                      r  out_data[18]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     2.298 r  out_data[18]_INST_0/O
                         net (fo=0)                   0.973     3.271    out_data[18]
                                                                      r  out_data[18]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifos[2].reg_row_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.158ns (27.810%)  route 0.410ns (72.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    clk
                                                                      r  fifos[2].reg_row_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  fifos[2].reg_row_wr_en_reg[3]/Q
                         net (fo=24, unset)           0.410     0.978    out_ready
                                                                      r  out_ready
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.203ns (27.323%)  route 0.540ns (72.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/Q
                         net (fo=1, unplaced)         0.130     0.698    row_dout[2][0]
                                                                      r  out_data[0]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.743 r  out_data[0]_INST_0/O
                         net (fo=0)                   0.410     1.153    out_data[0]
                                                                      r  out_data[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.203ns (27.323%)  route 0.540ns (72.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, unplaced)         0.130     0.698    row_dout[2][1]
                                                                      r  out_data[1]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.743 r  out_data[1]_INST_0/O
                         net (fo=0)                   0.410     1.153    out_data[1]
                                                                      r  out_data[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.203ns (27.323%)  route 0.540ns (72.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=1, unplaced)         0.130     0.698    row_dout[2][2]
                                                                      r  out_data[2]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.743 r  out_data[2]_INST_0/O
                         net (fo=0)                   0.410     1.153    out_data[2]
                                                                      r  out_data[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.203ns (27.323%)  route 0.540ns (72.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, unplaced)         0.130     0.698    row_dout[2][3]
                                                                      r  out_data[3]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.743 r  out_data[3]_INST_0/O
                         net (fo=0)                   0.410     1.153    out_data[3]
                                                                      r  out_data[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.203ns (27.323%)  route 0.540ns (72.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=1, unplaced)         0.130     0.698    row_dout[2][4]
                                                                      r  out_data[4]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.743 r  out_data[4]_INST_0/O
                         net (fo=0)                   0.410     1.153    out_data[4]
                                                                      r  out_data[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.203ns (27.323%)  route 0.540ns (72.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, unplaced)         0.130     0.698    row_dout[2][5]
                                                                      r  out_data[5]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.743 r  out_data[5]_INST_0/O
                         net (fo=0)                   0.410     1.153    out_data[5]
                                                                      r  out_data[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.203ns (27.323%)  route 0.540ns (72.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, unplaced)         0.130     0.698    row_dout[2][6]
                                                                      r  out_data[6]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.743 r  out_data[6]_INST_0/O
                         net (fo=0)                   0.410     1.153    out_data[6]
                                                                      r  out_data[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.743ns  (logic 0.203ns (27.323%)  route 0.540ns (72.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.568 r  fifos[2].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, unplaced)         0.130     0.698    row_dout[2][7]
                                                                      r  out_data[7]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.743 r  out_data[7]_INST_0/O
                         net (fo=0)                   0.410     1.153    out_data[7]
                                                                      r  out_data[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.203ns (26.702%)  route 0.557ns (73.298%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.410     0.410    fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/clk
                                                                      r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.158     0.568 r  fifos[1].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=9, unplaced)         0.147     0.715    row_dout[1][2]
                                                                      r  out_data[10]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.760 r  out_data[10]_INST_0/O
                         net (fo=0)                   0.410     1.170    out_data[10]
                                                                      r  out_data[10]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  TS_CLK

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.612ns  (logic 0.124ns (7.692%)  route 1.488ns (92.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/O
                         net (fo=9, unplaced)         0.515     1.612    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/I4[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[0]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.612ns  (logic 0.124ns (7.692%)  route 1.488ns (92.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/O
                         net (fo=9, unplaced)         0.515     1.612    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/I4[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[1]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.612ns  (logic 0.124ns (7.692%)  route 1.488ns (92.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/O
                         net (fo=9, unplaced)         0.515     1.612    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/I4[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[2]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.612ns  (logic 0.124ns (7.692%)  route 1.488ns (92.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/O
                         net (fo=9, unplaced)         0.515     1.612    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/I4[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[3]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.612ns  (logic 0.124ns (7.692%)  route 1.488ns (92.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/O
                         net (fo=9, unplaced)         0.515     1.612    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/I4[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[4]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.612ns  (logic 0.124ns (7.692%)  route 1.488ns (92.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/O
                         net (fo=9, unplaced)         0.515     1.612    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/I4[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[5]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.612ns  (logic 0.124ns (7.692%)  route 1.488ns (92.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/O
                         net (fo=9, unplaced)         0.515     1.612    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/I4[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[6]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.612ns  (logic 0.124ns (7.692%)  route 1.488ns (92.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/O
                         net (fo=9, unplaced)         0.515     1.612    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/I4[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[7]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.612ns  (logic 0.124ns (7.692%)  route 1.488ns (92.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.097 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count[8]_i_1/O
                         net (fo=9, unplaced)         0.515     1.612    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/I4[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/count_reg[8]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.516ns  (logic 0.150ns (9.894%)  route 1.366ns (90.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=36, unset)           0.973     0.973    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[8]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.123 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[8]_i_1/O
                         net (fo=18, unplaced)        0.393     1.516    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I3[0]
                         FDCE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.924     0.924    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data[0]
                            (input port)
  Destination:            buffer[0].data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[0]
                         net (fo=0)                   0.410     0.410    in_data[0]
                         FDRE                                         r  buffer[0].data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    clk
                                                                      r  buffer[0].data_reg[0]/C

Slack:                    inf
  Source:                 in_data[1]
                            (input port)
  Destination:            buffer[0].data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[1]
                         net (fo=0)                   0.410     0.410    in_data[1]
                         FDRE                                         r  buffer[0].data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    clk
                                                                      r  buffer[0].data_reg[1]/C

Slack:                    inf
  Source:                 in_data[2]
                            (input port)
  Destination:            buffer[0].data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[2]
                         net (fo=0)                   0.410     0.410    in_data[2]
                         FDRE                                         r  buffer[0].data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    clk
                                                                      r  buffer[0].data_reg[2]/C

Slack:                    inf
  Source:                 in_data[3]
                            (input port)
  Destination:            buffer[0].data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[3]
                         net (fo=0)                   0.410     0.410    in_data[3]
                         FDRE                                         r  buffer[0].data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    clk
                                                                      r  buffer[0].data_reg[3]/C

Slack:                    inf
  Source:                 in_data[4]
                            (input port)
  Destination:            buffer[0].data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[4]
                         net (fo=0)                   0.410     0.410    in_data[4]
                         FDRE                                         r  buffer[0].data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    clk
                                                                      r  buffer[0].data_reg[4]/C

Slack:                    inf
  Source:                 in_data[5]
                            (input port)
  Destination:            buffer[0].data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[5]
                         net (fo=0)                   0.410     0.410    in_data[5]
                         FDRE                                         r  buffer[0].data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    clk
                                                                      r  buffer[0].data_reg[5]/C

Slack:                    inf
  Source:                 in_data[6]
                            (input port)
  Destination:            buffer[0].data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[6]
                         net (fo=0)                   0.410     0.410    in_data[6]
                         FDRE                                         r  buffer[0].data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    clk
                                                                      r  buffer[0].data_reg[6]/C

Slack:                    inf
  Source:                 in_data[7]
                            (input port)
  Destination:            buffer[0].data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[7]
                         net (fo=0)                   0.410     0.410    in_data[7]
                         FDRE                                         r  buffer[0].data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    clk
                                                                      r  buffer[0].data_reg[7]/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.045ns (9.887%)  route 0.410ns (90.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  in_enable
                         net (fo=36, unset)           0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
                                                                      f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, unplaced)         0.000     0.455    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/I3
                         FDPE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by TS_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.045ns (9.887%)  route 0.410ns (90.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  in_enable
                         net (fo=36, unset)           0.410     0.410    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/wr_en
                                                                      f  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.455 r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, unplaced)         0.000     0.455    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/I3
                         FDPE                                         r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TS_CLK rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=524, unset)          0.432     0.432    fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
                                                                      r  fifos[0].Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C





