#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Sep  9 2019 11:47:43

#File Generated:     Apr 6 2023 18:59:27

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjplacer.exe --proj-name SwerveMotorFirmware --netlist-vh2 SwerveMotorFirmware_p.vh2 --arch p4_udb2x4 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\arch/udbdsi_2x4_08.cydata --ip-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/ip_blocks.cydata --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/triggerconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/dsiconn.cydata --pins-file pins_64-TQFP.xml --lib-file SwerveMotorFirmware_p.lib --sdc-file SwerveMotorFirmware.sdc --io-pcf SwerveMotorFirmware.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Sep  9 2019	11:45:12

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - SwerveMotorFirmware_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\arch/udbdsi_2x4_08.cydata
Package                   - 
Defparam file             - 
SDC file                  - SwerveMotorFirmware.sdc
Output directory          - .
Timing library            - SwerveMotorFirmware_p.lib
IO Placement file         - SwerveMotorFirmware.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "SwerveMotorFirmware_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\arch/udbdsi_2x4_08.cydata"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	8
    Number of Sequential MCs    	:	12
    Number of DPs               	:	5
    Number of Controls          	:	3
    Number of Status            	:	4
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	20/64
    UDBS                        :	7/8
    IOs                         :	27/76


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 17
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:   2.7 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:   2.7 MHz
Clock: Clock_2              | Frequency: N/A       | Target:   0.0 MHz
Clock: Clock_PWM1           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM1(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: CyExtClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: CyHFClk              | Frequency:  53.4 MHz | Target:  40.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFClk              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  40.0 MHz
Clock: CySysClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   0.1 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   0.1 MHz
Clock: timer_clock          | Frequency:  32.9 MHz | Target:  20.0 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 17
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:   2.7 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:   2.7 MHz
Clock: Clock_2              | Frequency: N/A       | Target:   0.0 MHz
Clock: Clock_PWM1           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM1(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: CyExtClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: CyHFClk              | Frequency:  51.9 MHz | Target:  40.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFClk              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  40.0 MHz
Clock: CySysClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   0.1 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   0.1 MHz
Clock: timer_clock          | Frequency:  32.9 MHz | Target:  20.0 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	8
    Number of Sequential MCs    	:	12
    Number of DPs               	:	5
    Number of Controls          	:	3
    Number of Status            	:	4
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	27

Device Utilization Summary
    Macrocells                  :	20/64
    IOs                         :	27/76



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 17
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:   2.7 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:   2.7 MHz
Clock: Clock_2              | Frequency: N/A       | Target:   0.0 MHz
Clock: Clock_PWM1           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM1(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: CyExtClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: CyHFClk              | Frequency:  51.9 MHz | Target:  43.5 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFClk              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  40.0 MHz
Clock: CySysClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   0.1 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   0.1 MHz
Clock: timer_clock          | Frequency:  32.9 MHz | Target:  21.7 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 17
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:   2.7 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:   2.7 MHz
Clock: Clock_2              | Frequency: N/A       | Target:   0.0 MHz
Clock: Clock_PWM1           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM1(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: CyExtClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: CyHFClk              | Frequency:  53.4 MHz | Target:  43.5 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFClk              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  40.0 MHz
Clock: CySysClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   0.1 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   0.1 MHz
Clock: timer_clock          | Frequency:  32.9 MHz | Target:  21.7 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 17
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:   2.7 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:   2.7 MHz
Clock: Clock_2              | Frequency: N/A       | Target:   0.0 MHz
Clock: Clock_PWM1           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM1(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: CyExtClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: CyHFClk              | Frequency:  53.4 MHz | Target:  47.6 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFClk              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  40.0 MHz
Clock: CySysClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   0.1 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   0.1 MHz
Clock: timer_clock          | Frequency:  32.9 MHz | Target:  23.8 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	8
    Number of Sequential MCs    	:	12
    Number of DPs               	:	5
    Number of Controls          	:	3
    Number of Status            	:	4
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	27

Device Utilization Summary
    Macrocells                  :	20/64
    IOs                         :	27/76



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 17
Clock: ADC_SAR_Seq_1_intClock | Frequency: N/A       | Target:   2.7 MHz
Clock: ADC_SAR_Seq_1_intClock(FFB) | Frequency: N/A       | Target:   2.7 MHz
Clock: Clock_2              | Frequency: N/A       | Target:   0.0 MHz
Clock: Clock_PWM1           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM1(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2           | Frequency: N/A       | Target:  10.0 MHz
Clock: Clock_PWM2(FFB)      | Frequency: N/A       | Target:  10.0 MHz
Clock: CyExtClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: CyHFClk              | Frequency:  51.9 MHz | Target:  50.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  48.0 MHz
Clock: CyLFClk              | Frequency: N/A       | Target:   0.0 MHz
Clock: CyRouted1            | Frequency: N/A       | Target:  40.0 MHz
Clock: CySysClk             | Frequency: N/A       | Target:  40.0 MHz
Clock: UART_SCBCLK          | Frequency: N/A       | Target:   0.1 MHz
Clock: UART_SCBCLK(FFB)     | Frequency: N/A       | Target:   0.1 MHz
Clock: timer_clock          | Frequency:  32.9 MHz | Target:  25.6 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 1.2 sec.

