#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000285a3a0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 9;
 .timescale -9 -12;
v00000000028df280_0 .var "CLK", 0 0;
v00000000028deb00_0 .var "Reset_L", 0 0;
v00000000028deba0_0 .net "currentPC", 63 0, v00000000028bc3a0_0;  1 drivers
v00000000028dec40_0 .net "dMemOut", 63 0, v000000000287af80_0;  1 drivers
v00000000028dfbe0_0 .var "passed", 7 0;
v00000000028de380_0 .var "startPC", 63 0;
v00000000028dfd20_0 .var "watchdog", 15 0;
E_0000000002864b90 .event edge, v00000000028dfd20_0;
S_00000000028359f0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_000000000285a3a0;
 .timescale -9 -12;
v0000000002879720_0 .var "numTests", 7 0;
v000000000287a800_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v000000000287a800_0;
    %load/vec4 v0000000002879720_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v000000000287a800_0, v0000000002879720_0 {0 0 0};
T_0.1 ;
    %end;
S_0000000002835b70 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_000000000285a3a0;
 .timescale -9 -12;
v000000000287b160_0 .var "actualOut", 63 0;
v000000000287b0c0_0 .var "expectedOut", 63 0;
v000000000287b200_0 .var "passed", 7 0;
v0000000002879ea0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v000000000287b160_0;
    %load/vec4 v000000000287b0c0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0000000002879ea0_0 {0 0 0};
    %load/vec4 v000000000287b200_0;
    %addi 1, 0, 8;
    %store/vec4 v000000000287b200_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0000000002879ea0_0, v000000000287b160_0, v000000000287b0c0_0 {0 0 0};
T_1.3 ;
    %end;
S_000000000283f990 .scope module, "uut" "singlecycle" 2 46, 3 9 0, S_000000000285a3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "dmemout"
    .port_info 4 /INPUT 1 "CLK"
v00000000028bc8a0_0 .net "CLK", 0 0, v00000000028df280_0;  1 drivers
v00000000028bbf40_0 .net *"_s5", 4 0, L_00000000028dfdc0;  1 drivers
v00000000028bc300_0 .net *"_s7", 4 0, L_00000000028dfe60;  1 drivers
v00000000028bca80_0 .net "aluBusB", 63 0, L_00000000028de2e0;  1 drivers
v00000000028bb220_0 .net "aluctrl", 3 0, v000000000287ac60_0;  1 drivers
v00000000028bc120_0 .net "aluout", 63 0, v0000000002879f40_0;  1 drivers
v00000000028bb5e0_0 .net "alusrc", 0 0, v0000000002879400_0;  1 drivers
v00000000028bbc20_0 .net "branch", 0 0, v000000000287a4e0_0;  1 drivers
v00000000028bc1c0_0 .net "busw", 63 0, L_00000000028df6e0;  1 drivers
v00000000028bc3a0_0 .var "currentpc", 63 0;
v00000000028bb860_0 .net "dmemout", 63 0, v000000000287af80_0;  alias, 1 drivers
v00000000028bb9a0_0 .net "instruction", 31 0, v0000000002879cc0_0;  1 drivers
v00000000028bba40_0 .net "mem2reg", 0 0, v000000000287a940_0;  1 drivers
v00000000028bce40_0 .net "memread", 0 0, v00000000028799a0_0;  1 drivers
v00000000028bc940_0 .net "memwrite", 0 0, v000000000287a9e0_0;  1 drivers
v00000000028bcd00_0 .net "nextpc", 63 0, v000000000287a760_0;  1 drivers
v00000000028bbd60_0 .net "opcode", 10 0, L_00000000028de6a0;  1 drivers
v00000000028bcb20_0 .net "rd", 4 0, L_00000000028dff00;  1 drivers
v00000000028bb0e0_0 .net "reg2loc", 0 0, v000000000287a120_0;  1 drivers
v00000000028bbe00_0 .net "regoutA", 63 0, L_000000000283de30;  1 drivers
v00000000028bc9e0_0 .net "regoutB", 63 0, L_000000000283d810;  1 drivers
v00000000028bb040_0 .net "regwrite", 0 0, v000000000287ad00_0;  1 drivers
v00000000028bcbc0_0 .net "resetl", 0 0, v00000000028deb00_0;  1 drivers
v00000000028bcc60_0 .net "rm", 4 0, L_00000000028de600;  1 drivers
v00000000028bcda0_0 .net "rn", 4 0, L_00000000028df320;  1 drivers
v00000000028bcee0_0 .net "signExtImm64", 63 0, v00000000028bc4e0_0;  1 drivers
v00000000028bb180_0 .net "signop", 1 0, v00000000028794a0_0;  1 drivers
v00000000028bb2c0_0 .net "startpc", 63 0, v00000000028de380_0;  1 drivers
v00000000028bb360_0 .net "uncond_branch", 0 0, v0000000002879c20_0;  1 drivers
v00000000028de9c0_0 .net "zero", 0 0, L_00000000028de060;  1 drivers
L_00000000028dff00 .part v0000000002879cc0_0, 0, 5;
L_00000000028de600 .part v0000000002879cc0_0, 5, 5;
L_00000000028dfdc0 .part v0000000002879cc0_0, 0, 5;
L_00000000028dfe60 .part v0000000002879cc0_0, 16, 5;
L_00000000028df320 .functor MUXZ 5, L_00000000028dfe60, L_00000000028dfdc0, v000000000287a120_0, C4<>;
L_00000000028de6a0 .part v0000000002879cc0_0, 21, 11;
L_00000000028df8c0 .part v0000000002879cc0_0, 6, 26;
L_00000000028de2e0 .functor MUXZ 64, L_000000000283d810, v00000000028bc4e0_0, v0000000002879400_0, C4<>;
L_00000000028df6e0 .functor MUXZ 64, v0000000002879f40_0, v000000000287af80_0, v000000000287a940_0, C4<>;
S_000000000283fb10 .scope module, "ALU" "ALU" 3 117, 4 11 0, S_000000000283f990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
P_0000000002864c10 .param/l "n" 0 4 13, +C4<00000000000000000000000001000000>;
v000000000287ada0_0 .net "ALUCtrl", 3 0, v000000000287ac60_0;  alias, 1 drivers
v0000000002879540_0 .net "BusA", 63 0, L_000000000283de30;  alias, 1 drivers
v0000000002879ae0_0 .net "BusB", 63 0, L_00000000028de2e0;  alias, 1 drivers
v0000000002879f40_0 .var "BusW", 63 0;
v000000000287ae40_0 .net "Zero", 0 0, L_00000000028de060;  alias, 1 drivers
L_00000000028e0148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002879fe0_0 .net/2u *"_s0", 63 0, L_00000000028e0148;  1 drivers
v00000000028797c0_0 .net *"_s2", 0 0, L_00000000028de560;  1 drivers
L_00000000028e0190 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000287abc0_0 .net/2s *"_s4", 1 0, L_00000000028e0190;  1 drivers
L_00000000028e01d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028795e0_0 .net/2s *"_s6", 1 0, L_00000000028e01d8;  1 drivers
v000000000287b2a0_0 .net *"_s8", 1 0, L_00000000028de420;  1 drivers
E_0000000002867010 .event edge, v0000000002879ae0_0, v0000000002879540_0, v000000000287ada0_0;
L_00000000028de560 .cmp/eq 64, v0000000002879f40_0, L_00000000028e0148;
L_00000000028de420 .functor MUXZ 2, L_00000000028e01d8, L_00000000028e0190, L_00000000028de560, C4<>;
L_00000000028de060 .delay 1 (1000,1000,1000) L_00000000028de060/d;
L_00000000028de060/d .part L_00000000028de420, 0, 1;
S_000000000281e830 .scope module, "control" "control" 3 84, 5 17 0, S_000000000283f990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 2 "signop"
    .port_info 10 /INPUT 11 "opcode"
v000000000287ac60_0 .var "aluop", 3 0;
v0000000002879400_0 .var "alusrc", 0 0;
v000000000287a4e0_0 .var "branch", 0 0;
v000000000287a940_0 .var "mem2reg", 0 0;
v00000000028799a0_0 .var "memread", 0 0;
v000000000287a9e0_0 .var "memwrite", 0 0;
v000000000287aa80_0 .net "opcode", 10 0, L_00000000028de6a0;  alias, 1 drivers
v000000000287a120_0 .var "reg2loc", 0 0;
v000000000287ad00_0 .var "regwrite", 0 0;
v00000000028794a0_0 .var "signop", 1 0;
v0000000002879c20_0 .var "uncond_branch", 0 0;
E_0000000002867290 .event edge, v000000000287aa80_0;
S_000000000281e9b0 .scope module, "dataMem" "DataMemory" 3 125, 6 5 0, S_000000000283f990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0000000002879860_0 .net "Address", 63 0, v0000000002879f40_0;  alias, 1 drivers
v0000000002879e00_0 .net "Clock", 0 0, v00000000028df280_0;  alias, 1 drivers
v000000000287aee0_0 .net "MemoryRead", 0 0, v00000000028799a0_0;  alias, 1 drivers
v0000000002879680_0 .net "MemoryWrite", 0 0, v000000000287a9e0_0;  alias, 1 drivers
v000000000287af80_0 .var "ReadData", 63 0;
v000000000287a3a0_0 .net "WriteData", 63 0, L_000000000283d810;  alias, 1 drivers
v0000000002879a40 .array "memBank", 0 1023, 7 0;
E_0000000002867250 .event posedge, v0000000002879e00_0;
S_00000000028185b0 .scope task, "initset" "initset" 6 16, 6 16 0, S_000000000281e9b0;
 .timescale -9 -12;
v0000000002879900_0 .var "addr", 63 0;
v000000000287a300_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.dataMem.initset ;
    %load/vec4 v000000000287a300_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0000000002879900_0;
    %store/vec4a v0000000002879a40, 4, 0;
    %load/vec4 v000000000287a300_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0000000002879900_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000000002879a40, 4, 0;
    %load/vec4 v000000000287a300_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0000000002879900_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000000002879a40, 4, 0;
    %load/vec4 v000000000287a300_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0000000002879900_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000000002879a40, 4, 0;
    %load/vec4 v000000000287a300_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000002879900_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000000002879a40, 4, 0;
    %load/vec4 v000000000287a300_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002879900_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000000002879a40, 4, 0;
    %load/vec4 v000000000287a300_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002879900_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000000002879a40, 4, 0;
    %load/vec4 v000000000287a300_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002879900_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0000000002879a40, 4, 0;
    %end;
S_0000000002818730 .scope module, "imem" "InstructionMemory" 3 70, 7 8 0, S_000000000283f990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_000000000282d5f0 .param/l "MemSize" 0 7 10, +C4<00000000000000000000000000101000>;
P_000000000282d628 .param/l "T_rd" 0 7 9, +C4<00000000000000000000000000010100>;
v0000000002879b80_0 .net "Address", 63 0, v00000000028bc3a0_0;  alias, 1 drivers
v0000000002879cc0_0 .var "Data", 31 0;
E_00000000028673d0 .event edge, v0000000002879b80_0;
S_0000000002815cc0 .scope module, "nextPCLogic" "NextPCLogic" 3 75, 8 3 0, S_000000000283f990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v000000000287a1c0_0 .net "ALUZero", 0 0, L_00000000028de060;  alias, 1 drivers
v0000000002879d60_0 .net "Branch", 0 0, v000000000287a4e0_0;  alias, 1 drivers
v000000000287a260_0 .net "CurrentPC", 63 0, v00000000028bc3a0_0;  alias, 1 drivers
v000000000287a760_0 .var "NextPC", 63 0;
v000000000287a440_0 .net "SignExtImm64", 63 0, v00000000028bc4e0_0;  alias, 1 drivers
v000000000287a580_0 .net "Uncondbranch", 0 0, v0000000002879c20_0;  alias, 1 drivers
v000000000287a620_0 .var "realImm64", 63 0;
E_0000000002866b10/0 .event edge, v000000000287a440_0, v0000000002879c20_0, v0000000002879b80_0, v000000000287a620_0;
E_0000000002866b10/1 .event edge, v000000000287a4e0_0, v000000000287ae40_0;
E_0000000002866b10 .event/or E_0000000002866b10/0, E_0000000002866b10/1;
S_0000000002815e40 .scope module, "regfile" "RegisterFile" 3 98, 9 3 0, S_000000000283f990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
L_000000000283de30/d .functor BUFZ 64, L_00000000028df000, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000000000283de30 .delay 64 (2000,2000,2000) L_000000000283de30/d;
L_000000000283d810/d .functor BUFZ 64, L_00000000028df460, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000000000283d810 .delay 64 (2000,2000,2000) L_000000000283d810/d;
v000000000287a6c0_0 .net "BusA", 63 0, L_000000000283de30;  alias, 1 drivers
v000000000287a8a0_0 .net "BusB", 63 0, L_000000000283d810;  alias, 1 drivers
v00000000028bb4a0_0 .net "BusW", 63 0, L_00000000028df6e0;  alias, 1 drivers
v00000000028bbfe0_0 .net "Clk", 0 0, v00000000028df280_0;  alias, 1 drivers
v00000000028bb900_0 .net "RA", 4 0, L_00000000028de600;  alias, 1 drivers
v00000000028bb680_0 .net "RB", 4 0, L_00000000028df320;  alias, 1 drivers
v00000000028bbcc0_0 .net "RW", 4 0, L_00000000028dff00;  alias, 1 drivers
v00000000028bbae0_0 .net "RegWr", 0 0, v000000000287ad00_0;  alias, 1 drivers
v00000000028bc080_0 .net *"_s0", 63 0, L_00000000028df000;  1 drivers
v00000000028bc440_0 .net *"_s10", 6 0, L_00000000028dfaa0;  1 drivers
L_00000000028e0070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028bb720_0 .net *"_s13", 1 0, L_00000000028e0070;  1 drivers
v00000000028bc760_0 .net *"_s2", 6 0, L_00000000028deec0;  1 drivers
L_00000000028e0028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028bc6c0_0 .net *"_s5", 1 0, L_00000000028e0028;  1 drivers
v00000000028bbb80_0 .net *"_s8", 63 0, L_00000000028df460;  1 drivers
v00000000028bb400 .array "registers", 0 31, 63 0;
E_0000000002866d10 .event negedge, v0000000002879e00_0;
L_00000000028df000 .array/port v00000000028bb400, L_00000000028deec0;
L_00000000028deec0 .concat [ 5 2 0 0], L_00000000028de600, L_00000000028e0028;
L_00000000028df460 .array/port v00000000028bb400, L_00000000028dfaa0;
L_00000000028dfaa0 .concat [ 5 2 0 0], L_00000000028df320, L_00000000028e0070;
S_00000000008bd680 .scope module, "signextender" "SignExtender" 3 109, 10 3 0, S_000000000283f990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Imm26"
    .port_info 2 /INPUT 2 "Ctrl"
v00000000028bc4e0_0 .var "BusImm", 63 0;
v00000000028bc800_0 .net "Ctrl", 1 0, v00000000028794a0_0;  alias, 1 drivers
v00000000028bb7c0_0 .net "Imm26", 25 0, L_00000000028df8c0;  1 drivers
L_00000000028e00b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000028bbea0_0 .net/2u *"_s0", 1 0, L_00000000028e00b8;  1 drivers
v00000000028bb540_0 .net *"_s2", 0 0, L_00000000028de240;  1 drivers
L_00000000028e0100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028bc260_0 .net/2u *"_s4", 0 0, L_00000000028e0100;  1 drivers
v00000000028bc580_0 .net *"_s7", 0 0, L_00000000028dece0;  1 drivers
v00000000028bc620_0 .net "extBit", 0 0, L_00000000028df820;  1 drivers
E_00000000028674d0 .event edge, v00000000028794a0_0, v00000000028bb7c0_0;
L_00000000028de240 .cmp/ne 2, v00000000028794a0_0, L_00000000028e00b8;
L_00000000028dece0 .part L_00000000028df8c0, 25, 1;
L_00000000028df820 .delay 1 (1000,1000,1000) L_00000000028df820/d;
L_00000000028df820/d .functor MUXZ 1, L_00000000028dece0, L_00000000028e0100, L_00000000028de240, C4<>;
    .scope S_0000000002818730;
T_3 ;
    %wait E_00000000028673d0;
    %delay 4000, 0;
    %load/vec4 v0000000002879b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000002879cc0_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0000000002879cc0_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 4160881642, 0, 32;
    %store/vec4 v0000000002879cc0_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002815cc0;
T_4 ;
    %wait E_0000000002866b10;
    %load/vec4 v000000000287a440_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000287a620_0, 0, 64;
    %load/vec4 v000000000287a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000000000287a260_0;
    %load/vec4 v000000000287a620_0;
    %add;
    %assign/vec4 v000000000287a760_0, 1000;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002879d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000000000287a1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v000000000287a260_0;
    %load/vec4 v000000000287a620_0;
    %add;
    %assign/vec4 v000000000287a760_0, 2000;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000000000287a260_0;
    %addi 4, 0, 64;
    %assign/vec4 v000000000287a760_0, 2000;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000000000287a260_0;
    %addi 4, 0, 64;
    %assign/vec4 v000000000287a760_0, 2000;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000281e830;
T_5 ;
    %wait E_0000000002867290;
    %load/vec4 v000000000287aa80_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 3, 3, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002879c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028799a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v000000000287a940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000287a9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002879400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000287ad00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000287ac60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000028794a0_0, 0;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002815e40;
T_6 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000028bb400, 4, 0;
    %end;
    .thread T_6;
    .scope S_0000000002815e40;
T_7 ;
    %wait E_0000000002866d10;
    %load/vec4 v00000000028bbae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000000028bbcc0_0;
    %pad/u 32;
    %cmpi/ne 31, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v00000000028bb4a0_0;
    %load/vec4 v00000000028bbcc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v00000000028bb400, 0, 4;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000008bd680;
T_8 ;
    %wait E_00000000028674d0;
    %load/vec4 v00000000028bc800_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v00000000028bb7c0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028bc4e0_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000028bc800_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000000028bb7c0_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v00000000028bb7c0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028bc4e0_0, 0, 64;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000028bc800_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v00000000028bb7c0_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v00000000028bb7c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028bc4e0_0, 0, 64;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v00000000028bb7c0_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v00000000028bb7c0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028bc4e0_0, 0, 64;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000283fb10;
T_9 ;
    %wait E_0000000002867010;
    %load/vec4 v000000000287ada0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0000000002879540_0;
    %load/vec4 v0000000002879ae0_0;
    %and;
    %assign/vec4 v0000000002879f40_0, 20000;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0000000002879540_0;
    %load/vec4 v0000000002879ae0_0;
    %or;
    %assign/vec4 v0000000002879f40_0, 20000;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0000000002879540_0;
    %ix/getv 4, v0000000002879ae0_0;
    %shiftl 4;
    %assign/vec4 v0000000002879f40_0, 20000;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0000000002879540_0;
    %ix/getv 4, v0000000002879ae0_0;
    %shiftr 4;
    %assign/vec4 v0000000002879f40_0, 20000;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0000000002879540_0;
    %load/vec4 v0000000002879ae0_0;
    %add;
    %assign/vec4 v0000000002879f40_0, 20000;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0000000002879540_0;
    %load/vec4 v0000000002879ae0_0;
    %sub;
    %assign/vec4 v0000000002879f40_0, 20000;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0000000002879ae0_0;
    %assign/vec4 v0000000002879f40_0, 20000;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000281e9b0;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000002879900_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v000000000287a300_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_00000000028185b0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0000000002879900_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v000000000287a300_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_00000000028185b0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0000000002879900_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v000000000287a300_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_00000000028185b0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0000000002879900_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v000000000287a300_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_00000000028185b0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0000000002879900_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000000000287a300_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dataMem.initset, S_00000000028185b0;
    %join;
    %end;
    .thread T_10;
    .scope S_000000000281e9b0;
T_11 ;
    %wait E_0000000002867250;
    %load/vec4 v000000000287aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0000000002879860_0;
    %load/vec4a v0000000002879a40, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000287af80_0, 4, 5;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000000002879a40, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000287af80_0, 4, 5;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000000002879a40, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000287af80_0, 4, 5;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000000002879a40, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000287af80_0, 4, 5;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000000002879a40, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000287af80_0, 4, 5;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000000002879a40, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000287af80_0, 4, 5;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000000002879a40, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000287af80_0, 4, 5;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0000000002879a40, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000287af80_0, 4, 5;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000281e9b0;
T_12 ;
    %wait E_0000000002867250;
    %load/vec4 v0000000002879680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000000000287a3a0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0000000002879860_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0000000002879a40, 0, 4;
    %load/vec4 v000000000287a3a0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0000000002879a40, 0, 4;
    %load/vec4 v000000000287a3a0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0000000002879a40, 0, 4;
    %load/vec4 v000000000287a3a0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0000000002879a40, 0, 4;
    %load/vec4 v000000000287a3a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0000000002879a40, 0, 4;
    %load/vec4 v000000000287a3a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0000000002879a40, 0, 4;
    %load/vec4 v000000000287a3a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0000000002879a40, 0, 4;
    %load/vec4 v000000000287a3a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002879860_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0000000002879a40, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000283f990;
T_13 ;
    %wait E_0000000002866d10;
    %load/vec4 v00000000028bcbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000028bcd00_0;
    %assign/vec4 v00000000028bc3a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000028bb2c0_0;
    %assign/vec4 v00000000028bc3a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000285a3a0;
T_14 ;
    %vpi_call 2 13 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_000000000285a3a0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028deb00_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000000028de380_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000028dfbe0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000028dfd20_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028deb00_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000000028de380_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028deb00_0, 0, 1;
T_15.0 ;
    %load/vec4 v00000000028deba0_0;
    %cmpi/u 8, 0, 64;
    %jmp/0xz T_15.1, 5;
    %delay 120000, 0;
    %vpi_call 2 83 "$display", "CurrentPC:%h", v00000000028deba0_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %delay 120000, 0;
    %load/vec4 v00000000028dec40_0;
    %store/vec4 v000000000287b160_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v000000000287b0c0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0000000002879ea0_0, 0, 257;
    %load/vec4 v00000000028dfbe0_0;
    %store/vec4 v000000000287b200_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0000000002835b70;
    %join;
    %load/vec4 v000000000287b200_0;
    %store/vec4 v00000000028dfbe0_0, 0, 8;
    %load/vec4 v00000000028dfbe0_0;
    %store/vec4 v000000000287a800_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000002879720_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_00000000028359f0;
    %join;
    %vpi_call 2 96 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000000000285a3a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028df280_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000000000285a3a0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v00000000028df280_0;
    %inv;
    %store/vec4 v00000000028df280_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v00000000028df280_0;
    %inv;
    %store/vec4 v00000000028df280_0, 0, 1;
    %load/vec4 v00000000028dfd20_0;
    %addi 1, 0, 16;
    %store/vec4 v00000000028dfd20_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000285a3a0;
T_18 ;
    %wait E_0000000002864b90;
    %load/vec4 v00000000028dfd20_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 114 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 115 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "./SingleCycleProc.v";
    "./ALU-2.v";
    "./SingleCycleControl.v";
    "./DataMemory.v";
    "./InstructionMemory-1.v";
    "./NextPCLogic.v";
    "./RegisterFile.v";
    "./SignExtender.v";
