// Seed: 1297423521
module module_0;
  reg id_1;
  for (id_2 = 1; id_1; id_1 = id_1) begin : LABEL_0
    for (genvar id_3 = id_1 * id_2 - 1 ? 1 : -1; -1; id_1 = id_1 * 1 + id_3 == id_1) begin : LABEL_1
      always @(posedge id_3 + -1) begin : LABEL_2
        disable id_4;
      end
    end
    wire id_5;
  end
  assign id_1 = 1;
  assign id_2 = id_1;
  assign id_2 = -1;
  assign id_1 = 1;
  wire id_6;
  ;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    output wire id_5
);
  wire id_7;
  always #id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
endmodule
