// Seed: 2402112438
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_2 modCall_1 (id_3);
  logic [7:0][-1][-1] id_4;
  always id_3 = 1;
endmodule
module module_1 ();
  assign id_1 = id_1;
  wire id_2;
  wire id_3, id_4;
  wire id_5;
  wire id_6;
  id_7(
      .id_0(id_5)
  );
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  parameter id_2 = id_2;
  string id_3;
  parameter integer id_5 = id_5;
  assign id_3 = "";
  wire id_6;
endmodule
