

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       clk                 port                   25         ctr_q[0]       
=======================================================================================
====================================================== Gated/Generated Clocks ======================================================
Clock Tree ID     Driving Element                    Drive Element Type     Fanout     Sample Instance     Explanation              
------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       un1_ctr_d13_inferred_clock_RNO     AO1B                   1          chip_rdy            No clocks found on inputs
====================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

