Start time: 23:19:03 on Apr 17,2024
qverilog round_robin_arbiter.v tb.v 
-- Compiling module rra
-- Compiling module tb

Top level modules:
	tb
# vsim -lib work work.tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# run -all
# --------------------------------------------------------------
#                    0 :request = 0000, actual grant = 0000, expected grant = 0000
#                    0 :grant is passed.
# --------------------------------------------------------------
# ** Note: $stop    : tb.v(148)
#    Time: 60 ns  Iteration: 1  Instance: /tb
# Break at tb.v line 148
# Stopped at tb.v line 148
#  quit -f
# End time: 23:19:08 on Apr 17,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
