MIG: 15:02:46 : ################# RUNNING MIG BATCH ###################
MIG: 15:02:46 : Writing IN file for 'mig_7series_0'...compDirPath: d:/Xilinx/vivado/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/fpga/25_uart_send_pic_to_hdmi/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 15:02:46 : synp_flow:  -- synthesis_mode: Other
MIG: 15:02:46 : outputDirectory: d:/fpga/25_uart_send_pic_to_hdmi/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 15:02:46 : vivado_mode: xpg_pa
MIG: 15:02:46 :  locked false  
MIG: 15:02:46 : HDL Language: Verilog
MIG: 15:02:46 : compInfo: false
MIG: 15:02:46 : Vivado Options xc7a100t fgg484 -2
MIG: 15:02:46 : 1: xc7a100t 2: fgg484 3: -2
MIG: 15:02:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 15:02:46 : xilinx_path: D:/Xilinx/vivado/Vivado/2018.2/ids_lite/ISE
MIG: 15:02:46 : I am in catch area
MIG: 15:02:46 : Running D:/Xilinx/vivado/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/fpga/25_uart_send_pic_to_hdmi/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out d:/fpga/25_uart_send_pic_to_hdmi/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 15:02:57 : XML_INPUT_FILE: d:/fpga/25_uart_send_pic_to_hdmi/exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 15:02:57 : Component_Name: mig_7series_0
MIG: 15:02:57 : Moving mig_7series_0 ...
MIG: 15:02:57 : Moving mig_7series_0.veo ...
MIG: 15:02:57 : Moving mig_7series_0_xmdf.tcl ...
MIG: 15:02:58 : Running synthesis.xit
MIG: 15:02:58 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:02:58 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:02:58 : Running vlog_synth_rpr.xit
MIG: 15:02:58 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:02:58 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:02:59 : Running simulation.xit
MIG: 15:02:59 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:02:59 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:03:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:03:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:03:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 15:03:00 : Running implementation.xit
MIG: 15:03:00 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 15:03:00 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
