// Programs
0;CONFIG0.RES0.SSM;SUPERSTATE_MACHINE;
1;CONFIG0.RES0.AP;AUTOPRODUCTION;
2;CONFIG0.RES0.FAIL;FAILURE;
3;CONFIG0.RES0.WDTIMER;WATCHDOGTIMER;

// Variables
0;VAR;CONFIG0.CONTROLLER_OUTPUT;CONFIG0.CONTROLLER_OUTPUT;BYTE;
1;VAR;CONFIG0.WDT;CONFIG0.WDT;UINT;
2;VAR;CONFIG0.CURRENT_SUPERSTATE;CONFIG0.CURRENT_SUPERSTATE;INT;
3;VAR;CONFIG0.SENSOR_OUTPUT;CONFIG0.SENSOR_OUTPUT;WORD;
4;VAR;CONFIG0.SSM_TRANSITIONS;CONFIG0.SSM_TRANSITIONS;WORD;
5;FB;CONFIG0.RES0.SSM;CONFIG0.RES0.SSM;SUPERSTATE_MACHINE;
6;EXT;CONFIG0.RES0.SSM.SSM_TRANSITIONS;CONFIG0.RES0.SSM.SSM_TRANSITIONS;WORD;
7;EXT;CONFIG0.RES0.SSM.CURRENT_SUPERSTATE;CONFIG0.RES0.SSM.CURRENT_SUPERSTATE;INT;
8;EXT;CONFIG0.RES0.SSM.WDT;CONFIG0.RES0.SSM.WDT;UINT;
9;VAR;CONFIG0.RES0.SSM.COL;CONFIG0.RES0.SSM.COL;INT;
10;VAR;CONFIG0.RES0.SSM.TMP1;CONFIG0.RES0.SSM.TMP1;WORD;
11;VAR;CONFIG0.RES0.SSM.TMP2;CONFIG0.RES0.SSM.TMP2;WORD;
12;VAR;CONFIG0.RES0.SSM.TMP3;CONFIG0.RES0.SSM.TMP3;INT;
13;EXT;CONFIG0.RES0.SSM.SENSOR_OUTPUT;CONFIG0.RES0.SSM.SENSOR_OUTPUT;WORD;
14;FB;CONFIG0.RES0.AP;CONFIG0.RES0.AP;AUTOPRODUCTION;
15;EXT;CONFIG0.RES0.AP.CONTROLLER_OUTPUT;CONFIG0.RES0.AP.CONTROLLER_OUTPUT;BYTE;
16;EXT;CONFIG0.RES0.AP.CURRENT_SUPERSTATE;CONFIG0.RES0.AP.CURRENT_SUPERSTATE;INT;
17;EXT;CONFIG0.RES0.AP.SENSOR_OUTPUT;CONFIG0.RES0.AP.SENSOR_OUTPUT;WORD;
18;EXT;CONFIG0.RES0.AP.WDT;CONFIG0.RES0.AP.WDT;UINT;
19;EXT;CONFIG0.RES0.AP.SSM_TRANSITIONS;CONFIG0.RES0.AP.SSM_TRANSITIONS;WORD;
20;VAR;CONFIG0.RES0.AP.CURRENT_STATE;CONFIG0.RES0.AP.CURRENT_STATE;INT;
21;VAR;CONFIG0.RES0.AP.COL;CONFIG0.RES0.AP.COL;INT;
22;FB;CONFIG0.RES0.AP.GET_MASK_INSTANCE;CONFIG0.RES0.AP.GET_MASK_INSTANCE;GET_MASK;
23;VAR;CONFIG0.RES0.AP.GET_MASK_INSTANCE.EN;CONFIG0.RES0.AP.GET_MASK_INSTANCE.EN;BOOL;
24;VAR;CONFIG0.RES0.AP.GET_MASK_INSTANCE.ENO;CONFIG0.RES0.AP.GET_MASK_INSTANCE.ENO;BOOL;
25;VAR;CONFIG0.RES0.AP.GET_MASK_INSTANCE.SIZE;CONFIG0.RES0.AP.GET_MASK_INSTANCE.SIZE;INT;
26;VAR;CONFIG0.RES0.AP.GET_MASK_INSTANCE.MASKINDEX;CONFIG0.RES0.AP.GET_MASK_INSTANCE.MASKINDEX;INT;
27;VAR;CONFIG0.RES0.AP.GET_MASK_INSTANCE.INDEX;CONFIG0.RES0.AP.GET_MASK_INSTANCE.INDEX;INT;
28;FB;CONFIG0.RES0.AP.MASK_INSTANCE;CONFIG0.RES0.AP.MASK_INSTANCE;ARRAY_MASK;
29;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.EN;CONFIG0.RES0.AP.MASK_INSTANCE.EN;BOOL;
30;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ENO;CONFIG0.RES0.AP.MASK_INSTANCE.ENO;BOOL;
31;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.OUTPUT;CONFIG0.RES0.AP.MASK_INSTANCE.OUTPUT;BOOL;
32;FB;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE;ARRAY_MASK1;
33;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.EN;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.EN;BOOL;
34;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.ENO;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.ENO;BOOL;
35;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.SIZE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.SIZE;INT;
36;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.INDEX;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.INDEX;INT;
37;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.HELP;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK1_INSTANCE.HELP;INT;
38;FB;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE;ARRAY_MASK2;
39;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.EN;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.EN;BOOL;
40;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.ENO;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.ENO;BOOL;
41;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.SIZE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.SIZE;INT;
42;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.INDEX;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.INDEX;INT;
43;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.HELP;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_MASK2_INSTANCE.HELP;INT;
44;FB;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE;ARRAY_AND;
45;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.EN;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.EN;BOOL;
46;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.ENO;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.ENO;BOOL;
47;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.SIZE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.SIZE;INT;
48;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.INDEX;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.INDEX;INT;
49;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.HELP;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_AND_INSTANCE.HELP;INT;
50;FB;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE;ARRAY_XOR;
51;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.EN;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.EN;BOOL;
52;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.ENO;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.ENO;BOOL;
53;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.SIZE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.SIZE;INT;
54;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.INDEX;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.INDEX;INT;
55;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.HELP;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_XOR_INSTANCE.HELP;INT;
56;FB;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE;ARRAY_ALL_1;
57;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.EN;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.EN;BOOL;
58;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.ENO;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.ENO;BOOL;
59;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.SIZE;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.SIZE;INT;
60;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.OUTPUT;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.OUTPUT;BOOL;
61;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.HELP;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.HELP;BOOL;
62;VAR;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.INDEX;CONFIG0.RES0.AP.MASK_INSTANCE.ARRAY_ALL_1_INSTANCE.INDEX;INT;
63;VAR;CONFIG0.RES0.AP.ISSAMEASMASK;CONFIG0.RES0.AP.ISSAMEASMASK;BOOL;
64;VAR;CONFIG0.RES0.AP.A0;CONFIG0.RES0.AP.A0;INT;
65;VAR;CONFIG0.RES0.AP.A1;CONFIG0.RES0.AP.A1;INT;
66;VAR;CONFIG0.RES0.AP.B0;CONFIG0.RES0.AP.B0;INT;
67;VAR;CONFIG0.RES0.AP.B1;CONFIG0.RES0.AP.B1;INT;
68;VAR;CONFIG0.RES0.AP.C0;CONFIG0.RES0.AP.C0;INT;
69;VAR;CONFIG0.RES0.AP.C1;CONFIG0.RES0.AP.C1;INT;
70;VAR;CONFIG0.RES0.AP.D0;CONFIG0.RES0.AP.D0;INT;
71;VAR;CONFIG0.RES0.AP.D1;CONFIG0.RES0.AP.D1;INT;
72;VAR;CONFIG0.RES0.AP.PROX;CONFIG0.RES0.AP.PROX;INT;
73;FB;CONFIG0.RES0.FAIL;CONFIG0.RES0.FAIL;FAILURE;
74;EXT;CONFIG0.RES0.FAIL.CURRENT_SUPERSTATE;CONFIG0.RES0.FAIL.CURRENT_SUPERSTATE;INT;
75;EXT;CONFIG0.RES0.FAIL.SSM_TRANSITIONS;CONFIG0.RES0.FAIL.SSM_TRANSITIONS;WORD;
76;FB;CONFIG0.RES0.WDTIMER;CONFIG0.RES0.WDTIMER;WATCHDOGTIMER;
77;EXT;CONFIG0.RES0.WDTIMER.WDT;CONFIG0.RES0.WDTIMER.WDT;UINT;


// Ticktime
10000000
