# Contributing to Verilog-HDL/SystemVerilog Support for VS Code

:+1::tada: First off, thanks for taking the time to contribute! :tada::+1:

The following is a set of guidelines for contributing this repository. These are mostly guidelines, not rules. Use your best judgment, and feel free to propose changes to this document in a pull request.

[Take a look at our list of planned features.](https://github.com/mshr-h/vscode-verilog-hdl-support/issues/25) Choose a feature you are comfortable with and start working on it!

Or, any other contribution is also welcome! (fixing typo, refactoring, documentation, and so on). It is always preferred to file an issue about the feature you are going to work on and then send a pull request.

## Steps to follow

01. File an issue about your new feature
02. Fork this repository
03. Create your feature branch
04. Make your changes
05. Add your changes to __CHANGELOG__ under "Unreleased"
06. Edit the __README__
    - List of Configuration Settings
    - Table of Compatability
    - Add References/Thanks
    - anything else...
07. Commit your changes
08. Push to the branch
09. Create a new Pull Request
10. And wait patiently :smile:
