0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Kaiserlin/Desktop/COA/final_sim/final_sim.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.ip_user_files/ip/imem/imem_stub.v,1744642937,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/seg7x16.v,,imem,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/MIO_BUS.v,1744642937,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/Multi_CH32.v,,MIO_BUS,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/Multi_CH32.v,1744642937,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/NPC.v,,Multi_CH32,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/RVSCCPU_Top.v,1744642937,verilog,,,,RVSCCPUSOC_Top,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/clk_div.v,1744642937,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl.v,,clk_div,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/seg7x16.v,1744642937,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/RVSCCPU_Top.v,,seg7x16,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/ip/imem/sim/imem.v,1744642937,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/EXT.v,,,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/EXT.v,1744642894,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/MIO_BUS.v,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl_encode_def.v,EXT,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/NPC.v,1744642894,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/PC.v,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl_encode_def.v,NPC,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/PC.v,1744642894,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/RF.v,,PC,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/RF.v,1744642894,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/SCCPU.v,,RF,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/SCCPU.v,1744642894,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/alu.v,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl_encode_def.v,SCCPU,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/alu.v,1744642894,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.srcs/sources_1/imports/codtest/clk_div.v,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl_encode_def.v,alu,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl.v,1744642894,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/dm.v,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl_encode_def.v,ctrl,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl_encode_def.v,1744642894,verilog,,,,,,,,,,,,
C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/dm.v,1744642894,verilog,,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_FPGA/SCCPU_SOC.ip_user_files/ip/imem/imem_stub.v,C:/Users/Kaiserlin/Desktop/COA/zhangs/SCCPU_sim_RV32I/source/ctrl_encode_def.v,dm,,,,,,,,
