<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: Drivers/BSP/Components/lsm6dsox/lsm6dsox_reg.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('lsm6dsox__reg_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">lsm6dsox_reg.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>LSM6DSOX driver file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="lsm6dsox__reg_8h_source.html">lsm6dsox_reg.h</a>&quot;</code><br />
</div>
<p><a href="lsm6dsox__reg_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1d8e7f0a210fe019591e4f1d91de65f2" id="r_ga1d8e7f0a210fe019591e4f1d91de65f2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Interfaces__Functions.html#ga1d8e7f0a210fe019591e4f1d91de65f2">lsm6dsox_read_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t reg, uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:ga1d8e7f0a210fe019591e4f1d91de65f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read generic device register.  <br /></td></tr>
<tr class="separator:ga1d8e7f0a210fe019591e4f1d91de65f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285d22cfbac5b651c49011ff8dbc589d" id="r_ga285d22cfbac5b651c49011ff8dbc589d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Interfaces__Functions.html#ga285d22cfbac5b651c49011ff8dbc589d">lsm6dsox_write_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t reg, uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:ga285d22cfbac5b651c49011ff8dbc589d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write generic device register.  <br /></td></tr>
<tr class="separator:ga285d22cfbac5b651c49011ff8dbc589d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee1bbbf64122ebb5f8dc68979de67de" id="r_gadee1bbbf64122ebb5f8dc68979de67de"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#gadee1bbbf64122ebb5f8dc68979de67de">lsm6dsox_from_fs2_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:gadee1bbbf64122ebb5f8dc68979de67de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92820b1df7138570fdc0d966a2d9b294" id="r_ga92820b1df7138570fdc0d966a2d9b294"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#ga92820b1df7138570fdc0d966a2d9b294">lsm6dsox_from_fs4_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:ga92820b1df7138570fdc0d966a2d9b294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cffc76e26bb2d91e8ef4911c9d6c654" id="r_ga2cffc76e26bb2d91e8ef4911c9d6c654"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#ga2cffc76e26bb2d91e8ef4911c9d6c654">lsm6dsox_from_fs8_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:ga2cffc76e26bb2d91e8ef4911c9d6c654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0648d129cceb29f8b4cca3bb593c728d" id="r_ga0648d129cceb29f8b4cca3bb593c728d"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#ga0648d129cceb29f8b4cca3bb593c728d">lsm6dsox_from_fs16_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:ga0648d129cceb29f8b4cca3bb593c728d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77dbe10ff4a0ce2477b1120b5fee5064" id="r_ga77dbe10ff4a0ce2477b1120b5fee5064"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#ga77dbe10ff4a0ce2477b1120b5fee5064">lsm6dsox_from_fs125_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga77dbe10ff4a0ce2477b1120b5fee5064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7615c644c246356c36bcfdafec735ec8" id="r_ga7615c644c246356c36bcfdafec735ec8"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#ga7615c644c246356c36bcfdafec735ec8">lsm6dsox_from_fs500_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga7615c644c246356c36bcfdafec735ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196f69518b8ca5f577a8bfe8cca1faee" id="r_ga196f69518b8ca5f577a8bfe8cca1faee"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#ga196f69518b8ca5f577a8bfe8cca1faee">lsm6dsox_from_fs250_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga196f69518b8ca5f577a8bfe8cca1faee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9839e101806d244b29aeb493e02c2e6f" id="r_ga9839e101806d244b29aeb493e02c2e6f"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#ga9839e101806d244b29aeb493e02c2e6f">lsm6dsox_from_fs1000_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga9839e101806d244b29aeb493e02c2e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b11f4b804b46dbe67efa9f8eb5a27" id="r_gacb6b11f4b804b46dbe67efa9f8eb5a27"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#gacb6b11f4b804b46dbe67efa9f8eb5a27">lsm6dsox_from_fs2000_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:gacb6b11f4b804b46dbe67efa9f8eb5a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89de98bb563d1af523e4766109a3800" id="r_gad89de98bb563d1af523e4766109a3800"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#gad89de98bb563d1af523e4766109a3800">lsm6dsox_from_lsb_to_celsius</a> (int16_t lsb)</td></tr>
<tr class="separator:gad89de98bb563d1af523e4766109a3800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8120d21a84d5e30bff92fd324b6436" id="r_gaca8120d21a84d5e30bff92fd324b6436"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensitivity.html#gaca8120d21a84d5e30bff92fd324b6436">lsm6dsox_from_lsb_to_nsec</a> (int16_t lsb)</td></tr>
<tr class="separator:gaca8120d21a84d5e30bff92fd324b6436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a45ccc83179792fc101fabc6ee6def1" id="r_ga9a45ccc83179792fc101fabc6ee6def1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga9a45ccc83179792fc101fabc6ee6def1">lsm6dsox_xl_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga076ba2b7c6f88a9bd1deff051c044b10">lsm6dsox_fs_xl_t</a> val)</td></tr>
<tr class="memdesc:ga9a45ccc83179792fc101fabc6ee6def1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale selection.[set].  <br /></td></tr>
<tr class="separator:ga9a45ccc83179792fc101fabc6ee6def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08251fb6a4856a2a033cfbb5f28f0272" id="r_ga08251fb6a4856a2a033cfbb5f28f0272"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga08251fb6a4856a2a033cfbb5f28f0272">lsm6dsox_xl_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga076ba2b7c6f88a9bd1deff051c044b10">lsm6dsox_fs_xl_t</a> *val)</td></tr>
<tr class="memdesc:ga08251fb6a4856a2a033cfbb5f28f0272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale selection.[get].  <br /></td></tr>
<tr class="separator:ga08251fb6a4856a2a033cfbb5f28f0272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd886d6f11d2739b222d803b54298c2" id="r_ga2cd886d6f11d2739b222d803b54298c2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga2cd886d6f11d2739b222d803b54298c2">lsm6dsox_xl_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga747052dcc81bc225d0d31fd790f6c586">lsm6dsox_odr_xl_t</a> val)</td></tr>
<tr class="memdesc:ga2cd886d6f11d2739b222d803b54298c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer UI data rate selection.[set].  <br /></td></tr>
<tr class="separator:ga2cd886d6f11d2739b222d803b54298c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37442ef6703137d48013cfaeda20c3d" id="r_gab37442ef6703137d48013cfaeda20c3d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#gab37442ef6703137d48013cfaeda20c3d">lsm6dsox_xl_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga747052dcc81bc225d0d31fd790f6c586">lsm6dsox_odr_xl_t</a> *val)</td></tr>
<tr class="memdesc:gab37442ef6703137d48013cfaeda20c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer UI data rate selection.[get].  <br /></td></tr>
<tr class="separator:gab37442ef6703137d48013cfaeda20c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5366f6be8130be452d6e7c25a0ffb710" id="r_ga5366f6be8130be452d6e7c25a0ffb710"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga5366f6be8130be452d6e7c25a0ffb710">lsm6dsox_gy_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gad99edc42796122de157943a96744566e">lsm6dsox_fs_g_t</a> val)</td></tr>
<tr class="memdesc:ga5366f6be8130be452d6e7c25a0ffb710"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI chain full-scale selection.[set].  <br /></td></tr>
<tr class="separator:ga5366f6be8130be452d6e7c25a0ffb710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5200c78e609d4db5ee02275f50a6967b" id="r_ga5200c78e609d4db5ee02275f50a6967b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga5200c78e609d4db5ee02275f50a6967b">lsm6dsox_gy_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gad99edc42796122de157943a96744566e">lsm6dsox_fs_g_t</a> *val)</td></tr>
<tr class="memdesc:ga5200c78e609d4db5ee02275f50a6967b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI chain full-scale selection.[get].  <br /></td></tr>
<tr class="separator:ga5200c78e609d4db5ee02275f50a6967b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322469263318e0cdb5b816e8da50209f" id="r_ga322469263318e0cdb5b816e8da50209f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga322469263318e0cdb5b816e8da50209f">lsm6dsox_gy_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga079b47c958373e0792f7e9117dc615d2">lsm6dsox_odr_g_t</a> val)</td></tr>
<tr class="memdesc:ga322469263318e0cdb5b816e8da50209f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI data rate selection.[set].  <br /></td></tr>
<tr class="separator:ga322469263318e0cdb5b816e8da50209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c9bdd2c6df89d916f1af16a38753bb" id="r_ga50c9bdd2c6df89d916f1af16a38753bb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga50c9bdd2c6df89d916f1af16a38753bb">lsm6dsox_gy_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga079b47c958373e0792f7e9117dc615d2">lsm6dsox_odr_g_t</a> *val)</td></tr>
<tr class="memdesc:ga50c9bdd2c6df89d916f1af16a38753bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI data rate selection.[get].  <br /></td></tr>
<tr class="separator:ga50c9bdd2c6df89d916f1af16a38753bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bf2077ddec8e9194febff8aafbdbb9" id="r_gaf9bf2077ddec8e9194febff8aafbdbb9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#gaf9bf2077ddec8e9194febff8aafbdbb9">lsm6dsox_block_data_update_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf9bf2077ddec8e9194febff8aafbdbb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update.[set].  <br /></td></tr>
<tr class="separator:gaf9bf2077ddec8e9194febff8aafbdbb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46046bfc8c40283c6b80166211a1fac" id="r_gac46046bfc8c40283c6b80166211a1fac"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#gac46046bfc8c40283c6b80166211a1fac">lsm6dsox_block_data_update_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gac46046bfc8c40283c6b80166211a1fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update.[get].  <br /></td></tr>
<tr class="separator:gac46046bfc8c40283c6b80166211a1fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dacfb77303b5b4900ae862b583b5a02" id="r_ga0dacfb77303b5b4900ae862b583b5a02"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga0dacfb77303b5b4900ae862b583b5a02">lsm6dsox_xl_offset_weight_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga8e43b9e30538237c8dd21e4253311a84">lsm6dsox_usr_off_w_t</a> val)</td></tr>
<tr class="memdesc:ga0dacfb77303b5b4900ae862b583b5a02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h).[set].  <br /></td></tr>
<tr class="separator:ga0dacfb77303b5b4900ae862b583b5a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7971c379eaa077be214f8af8ed521bb8" id="r_ga7971c379eaa077be214f8af8ed521bb8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga7971c379eaa077be214f8af8ed521bb8">lsm6dsox_xl_offset_weight_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga8e43b9e30538237c8dd21e4253311a84">lsm6dsox_usr_off_w_t</a> *val)</td></tr>
<tr class="memdesc:ga7971c379eaa077be214f8af8ed521bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h).[get].  <br /></td></tr>
<tr class="separator:ga7971c379eaa077be214f8af8ed521bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d0b3b3f104083330a0024b2f11737" id="r_ga5c6d0b3b3f104083330a0024b2f11737"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga5c6d0b3b3f104083330a0024b2f11737">lsm6dsox_xl_power_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga4245b860792587f7aafb4644adf3d910">lsm6dsox_xl_hm_mode_t</a> val)</td></tr>
<tr class="memdesc:ga5c6d0b3b3f104083330a0024b2f11737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer power mode.[set].  <br /></td></tr>
<tr class="separator:ga5c6d0b3b3f104083330a0024b2f11737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575fd7a90360c6e7087694dfd90b1555" id="r_ga575fd7a90360c6e7087694dfd90b1555"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga575fd7a90360c6e7087694dfd90b1555">lsm6dsox_xl_power_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga4245b860792587f7aafb4644adf3d910">lsm6dsox_xl_hm_mode_t</a> *val)</td></tr>
<tr class="memdesc:ga575fd7a90360c6e7087694dfd90b1555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer power mode.[get].  <br /></td></tr>
<tr class="separator:ga575fd7a90360c6e7087694dfd90b1555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555655b2b19565a23bb1c6e315e363dc" id="r_ga555655b2b19565a23bb1c6e315e363dc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga555655b2b19565a23bb1c6e315e363dc">lsm6dsox_gy_power_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga381b7db310ee2897f328f3c7747aad31">lsm6dsox_g_hm_mode_t</a> val)</td></tr>
<tr class="memdesc:ga555655b2b19565a23bb1c6e315e363dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operating mode for gyroscope.[set].  <br /></td></tr>
<tr class="separator:ga555655b2b19565a23bb1c6e315e363dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9730013f5d04e6130a6f3965cde78d" id="r_ga4d9730013f5d04e6130a6f3965cde78d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga4d9730013f5d04e6130a6f3965cde78d">lsm6dsox_gy_power_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga381b7db310ee2897f328f3c7747aad31">lsm6dsox_g_hm_mode_t</a> *val)</td></tr>
<tr class="memdesc:ga4d9730013f5d04e6130a6f3965cde78d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operating mode for gyroscope.[get].  <br /></td></tr>
<tr class="separator:ga4d9730013f5d04e6130a6f3965cde78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b90922e3bc31d1065946ef6d2021b8" id="r_gab8b90922e3bc31d1065946ef6d2021b8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#gab8b90922e3bc31d1065946ef6d2021b8">lsm6dsox_status_reg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__status__reg__t.html">lsm6dsox_status_reg_t</a> *val)</td></tr>
<tr class="memdesc:gab8b90922e3bc31d1065946ef6d2021b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS_REG register is read by the primary interface.[get].  <br /></td></tr>
<tr class="separator:gab8b90922e3bc31d1065946ef6d2021b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33306ab556ef062bf78ef35dbdc9095e" id="r_ga33306ab556ef062bf78ef35dbdc9095e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga33306ab556ef062bf78ef35dbdc9095e">lsm6dsox_xl_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga33306ab556ef062bf78ef35dbdc9095e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer new data available.[get].  <br /></td></tr>
<tr class="separator:ga33306ab556ef062bf78ef35dbdc9095e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae545859287aa9599cea507465eaca285" id="r_gae545859287aa9599cea507465eaca285"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#gae545859287aa9599cea507465eaca285">lsm6dsox_gy_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae545859287aa9599cea507465eaca285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope new data available.[get].  <br /></td></tr>
<tr class="separator:gae545859287aa9599cea507465eaca285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e10fcc20d57e0276811f5f43e755587" id="r_ga9e10fcc20d57e0276811f5f43e755587"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga9e10fcc20d57e0276811f5f43e755587">lsm6dsox_temp_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga9e10fcc20d57e0276811f5f43e755587"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature new data available.[get].  <br /></td></tr>
<tr class="separator:ga9e10fcc20d57e0276811f5f43e755587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d1826d60aaa1a80fc108798d989859" id="r_ga64d1826d60aaa1a80fc108798d989859"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga64d1826d60aaa1a80fc108798d989859">lsm6dsox_xl_usr_offset_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga64d1826d60aaa1a80fc108798d989859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer X-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set].  <br /></td></tr>
<tr class="separator:ga64d1826d60aaa1a80fc108798d989859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03074f7c5e5809869b98e8e74df2c575" id="r_ga03074f7c5e5809869b98e8e74df2c575"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga03074f7c5e5809869b98e8e74df2c575">lsm6dsox_xl_usr_offset_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga03074f7c5e5809869b98e8e74df2c575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer X-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get].  <br /></td></tr>
<tr class="separator:ga03074f7c5e5809869b98e8e74df2c575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2978700bf6f8145cd0cf42a52fe3d7d" id="r_gae2978700bf6f8145cd0cf42a52fe3d7d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#gae2978700bf6f8145cd0cf42a52fe3d7d">lsm6dsox_xl_usr_offset_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gae2978700bf6f8145cd0cf42a52fe3d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Y-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set].  <br /></td></tr>
<tr class="separator:gae2978700bf6f8145cd0cf42a52fe3d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00edac4f92dbf2457650b9ed2a1e2774" id="r_ga00edac4f92dbf2457650b9ed2a1e2774"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga00edac4f92dbf2457650b9ed2a1e2774">lsm6dsox_xl_usr_offset_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga00edac4f92dbf2457650b9ed2a1e2774"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Y-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get].  <br /></td></tr>
<tr class="separator:ga00edac4f92dbf2457650b9ed2a1e2774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf1b77c0c040da3ca0bb698cde1c51a" id="r_gaedf1b77c0c040da3ca0bb698cde1c51a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#gaedf1b77c0c040da3ca0bb698cde1c51a">lsm6dsox_xl_usr_offset_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gaedf1b77c0c040da3ca0bb698cde1c51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Z-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set].  <br /></td></tr>
<tr class="separator:gaedf1b77c0c040da3ca0bb698cde1c51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44e44e82c26c85d93c3171519ff9995" id="r_gab44e44e82c26c85d93c3171519ff9995"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#gab44e44e82c26c85d93c3171519ff9995">lsm6dsox_xl_usr_offset_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gab44e44e82c26c85d93c3171519ff9995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Z-axis user offset correction expressed in two's complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get].  <br /></td></tr>
<tr class="separator:gab44e44e82c26c85d93c3171519ff9995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e11cf35da98bcd530f7cb12f0aa3cb" id="r_ga34e11cf35da98bcd530f7cb12f0aa3cb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#ga34e11cf35da98bcd530f7cb12f0aa3cb">lsm6dsox_xl_usr_offset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga34e11cf35da98bcd530f7cb12f0aa3cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables user offset on out.[set].  <br /></td></tr>
<tr class="separator:ga34e11cf35da98bcd530f7cb12f0aa3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8338387586c9abd4b9ce0e35ed28a64" id="r_gad8338387586c9abd4b9ce0e35ed28a64"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX.html#gad8338387586c9abd4b9ce0e35ed28a64">lsm6dsox_xl_usr_offset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad8338387586c9abd4b9ce0e35ed28a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">User offset on out flag.[get].  <br /></td></tr>
<tr class="separator:gad8338387586c9abd4b9ce0e35ed28a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd0d6768c00aa24d5417f472c98d8ee" id="r_ga8dd0d6768c00aa24d5417f472c98d8ee"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Timestamp.html#ga8dd0d6768c00aa24d5417f472c98d8ee">lsm6dsox_timestamp_rst</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx)</td></tr>
<tr class="memdesc:ga8dd0d6768c00aa24d5417f472c98d8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset timestamp counter.[set].  <br /></td></tr>
<tr class="separator:ga8dd0d6768c00aa24d5417f472c98d8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694eaeb6d98c23cc682ade2896a7c6c2" id="r_ga694eaeb6d98c23cc682ade2896a7c6c2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Timestamp.html#ga694eaeb6d98c23cc682ade2896a7c6c2">lsm6dsox_timestamp_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga694eaeb6d98c23cc682ade2896a7c6c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables timestamp counter.[set].  <br /></td></tr>
<tr class="separator:ga694eaeb6d98c23cc682ade2896a7c6c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b02d8d41ee642997480c95354aadf4" id="r_ga15b02d8d41ee642997480c95354aadf4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Timestamp.html#ga15b02d8d41ee642997480c95354aadf4">lsm6dsox_timestamp_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga15b02d8d41ee642997480c95354aadf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables timestamp counter.[get].  <br /></td></tr>
<tr class="separator:ga15b02d8d41ee642997480c95354aadf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3c382586913230a2fc76744b1a0f21" id="r_ga5f3c382586913230a2fc76744b1a0f21"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Timestamp.html#ga5f3c382586913230a2fc76744b1a0f21">lsm6dsox_timestamp_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint32_t *val)</td></tr>
<tr class="memdesc:ga5f3c382586913230a2fc76744b1a0f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp first data output register (r). The value is expressed as a 32-bit word and the bit resolution is 25 μs.[get].  <br /></td></tr>
<tr class="separator:ga5f3c382586913230a2fc76744b1a0f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e86e6fcfe45eec722ecad478fcac801" id="r_ga1e86e6fcfe45eec722ecad478fcac801"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga1e86e6fcfe45eec722ecad478fcac801">lsm6dsox_rounding_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga5ff2065eda95f4349903679cf996b417">lsm6dsox_rounding_t</a> val)</td></tr>
<tr class="memdesc:ga1e86e6fcfe45eec722ecad478fcac801"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular burst-mode (rounding) read of the output registers.[set].  <br /></td></tr>
<tr class="separator:ga1e86e6fcfe45eec722ecad478fcac801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32af17e448d619988548dcc0e9d033b4" id="r_ga32af17e448d619988548dcc0e9d033b4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga32af17e448d619988548dcc0e9d033b4">lsm6dsox_rounding_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga5ff2065eda95f4349903679cf996b417">lsm6dsox_rounding_t</a> *val)</td></tr>
<tr class="memdesc:ga32af17e448d619988548dcc0e9d033b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI chain full-scale selection.[get].  <br /></td></tr>
<tr class="separator:ga32af17e448d619988548dcc0e9d033b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be85eae3b8fcf5a541a256e4e9bbf52" id="r_ga0be85eae3b8fcf5a541a256e4e9bbf52"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga0be85eae3b8fcf5a541a256e4e9bbf52">lsm6dsox_rounding_on_status_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga1ba0cd206327350a0962c45a532f5340">lsm6dsox_rounding_status_t</a> val)</td></tr>
<tr class="memdesc:ga0be85eae3b8fcf5a541a256e4e9bbf52"><td class="mdescLeft">&#160;</td><td class="mdescRight">rounding_on_status: [set] Source register rounding function in ALL_INT_SRC (1Ah), WAKE_UP_SRC(1Bh), TAP_SRC (1Ch), D6D_SRC (1Dh), STATUS_REG (1Eh) and EMB_FUNC_STATUS_MAINPAGE(35h), FSM_STATUS_A_MAINPAGE (36h), FSM_STATUS_B_MAINPAGE (37h), MLC_STATUS_MAINPAGE (38h), STATUS_MASTER_MAINPAGE (39h), FIFO_STATUS1 (3Ah), FIFO_STATUS2(3Bh).  <br /></td></tr>
<tr class="separator:ga0be85eae3b8fcf5a541a256e4e9bbf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d2569c143e665299f13cbe5ae03eb" id="r_ga827d2569c143e665299f13cbe5ae03eb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga827d2569c143e665299f13cbe5ae03eb">lsm6dsox_rounding_on_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga1ba0cd206327350a0962c45a532f5340">lsm6dsox_rounding_status_t</a> *val)</td></tr>
<tr class="memdesc:ga827d2569c143e665299f13cbe5ae03eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">rounding_on_status: [get] Source register rounding function in ALL_INT_SRC (1Ah), WAKE_UP_SRC(1Bh), TAP_SRC (1Ch), D6D_SRC (1Dh), STATUS_REG (1Eh) and EMB_FUNC_STATUS_MAINPAGE(35h), FSM_STATUS_A_MAINPAGE (36h), FSM_STATUS_B_MAINPAGE (37h), MLC_STATUS_MAINPAGE (38h), STATUS_MASTER_MAINPAGE (39h), FIFO_STATUS1 (3Ah), FIFO_STATUS2(3Bh).  <br /></td></tr>
<tr class="separator:ga827d2569c143e665299f13cbe5ae03eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f4bde40f4b4dbdda6fa9555f722c3c" id="r_ga47f4bde40f4b4dbdda6fa9555f722c3c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga47f4bde40f4b4dbdda6fa9555f722c3c">lsm6dsox_temperature_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga47f4bde40f4b4dbdda6fa9555f722c3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature data output register (r). L and H registers together express a 16-bit word in two's complement.[get].  <br /></td></tr>
<tr class="separator:ga47f4bde40f4b4dbdda6fa9555f722c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8396e058dc471c2a28eee023fea3b028" id="r_ga8396e058dc471c2a28eee023fea3b028"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga8396e058dc471c2a28eee023fea3b028">lsm6dsox_angular_rate_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga8396e058dc471c2a28eee023fea3b028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor. The value is expressed as a 16-bit word in two's complement.[get].  <br /></td></tr>
<tr class="separator:ga8396e058dc471c2a28eee023fea3b028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a81df6931e372997677278c5b7abae7" id="r_ga3a81df6931e372997677278c5b7abae7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga3a81df6931e372997677278c5b7abae7">lsm6dsox_acceleration_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga3a81df6931e372997677278c5b7abae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration output register. The value is expressed as a 16-bit word in two's complement.[get].  <br /></td></tr>
<tr class="separator:ga3a81df6931e372997677278c5b7abae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95cd088f771ebaa43e5bea0064b1d412" id="r_ga95cd088f771ebaa43e5bea0064b1d412"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga95cd088f771ebaa43e5bea0064b1d412">lsm6dsox_fifo_out_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga95cd088f771ebaa43e5bea0064b1d412"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO data output [get].  <br /></td></tr>
<tr class="separator:ga95cd088f771ebaa43e5bea0064b1d412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbeb03873dd216d62ad50e4717a9d6d4" id="r_gacbeb03873dd216d62ad50e4717a9d6d4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#gacbeb03873dd216d62ad50e4717a9d6d4">lsm6dsox_ois_angular_rate_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:gacbeb03873dd216d62ad50e4717a9d6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ois_angular_rate_raw: [get] OIS angular rate sensor. The value is expressed as a 16-bit word in two's complement.  <br /></td></tr>
<tr class="separator:gacbeb03873dd216d62ad50e4717a9d6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb206ccaed54f8cb555bb37ca79f2aea" id="r_gabb206ccaed54f8cb555bb37ca79f2aea"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#gabb206ccaed54f8cb555bb37ca79f2aea">lsm6dsox_ois_acceleration_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:gabb206ccaed54f8cb555bb37ca79f2aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">ois_acceleration_raw: [get] OIS Linear acceleration output register. The value is expressed as a 16-bit word in two's complement.  <br /></td></tr>
<tr class="separator:gabb206ccaed54f8cb555bb37ca79f2aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c570e5114dab9a159f11d336ec93fa8" id="r_ga1c570e5114dab9a159f11d336ec93fa8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga1c570e5114dab9a159f11d336ec93fa8">lsm6dsox_aux_temperature_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga1c570e5114dab9a159f11d336ec93fa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_temperature_raw: [get] Temperature from auxiliary interface. The value is expressed as a 16-bit word in two's complement.  <br /></td></tr>
<tr class="separator:ga1c570e5114dab9a159f11d336ec93fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41769c1897d53194c88f36b4995a33b6" id="r_ga41769c1897d53194c88f36b4995a33b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#ga41769c1897d53194c88f36b4995a33b6">lsm6dsox_aux_ois_angular_rate_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga41769c1897d53194c88f36b4995a33b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_ois_angular_rate_raw: [get] OIS angular rate sensor from auxiliary interface. The value is expressed as a 16-bit word in two's complement.  <br /></td></tr>
<tr class="separator:ga41769c1897d53194c88f36b4995a33b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc28fb7ecedacf97a92830a29cc2e57" id="r_gaacc28fb7ecedacf97a92830a29cc2e57"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#gaacc28fb7ecedacf97a92830a29cc2e57">lsm6dsox_aux_ois_acceleration_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:gaacc28fb7ecedacf97a92830a29cc2e57"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_ois_acceleration_raw: [get] OIS linear acceleration output register from auxiliary interface. The value is expressed as a 16-bit word in two's complement.  <br /></td></tr>
<tr class="separator:gaacc28fb7ecedacf97a92830a29cc2e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8057a5079ea3ac7ec944c96aab7d450" id="r_gad8057a5079ea3ac7ec944c96aab7d450"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#gad8057a5079ea3ac7ec944c96aab7d450">lsm6dsox_number_of_steps_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gad8057a5079ea3ac7ec944c96aab7d450"><td class="mdescLeft">&#160;</td><td class="mdescRight">Step counter output register.[get].  <br /></td></tr>
<tr class="separator:gad8057a5079ea3ac7ec944c96aab7d450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad23e8da4fdcc634a07acb7f043768a18" id="r_gad23e8da4fdcc634a07acb7f043768a18"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#gad23e8da4fdcc634a07acb7f043768a18">lsm6dsox_steps_reset</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx)</td></tr>
<tr class="memdesc:gad23e8da4fdcc634a07acb7f043768a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset step counter register.[get].  <br /></td></tr>
<tr class="separator:gad23e8da4fdcc634a07acb7f043768a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1fdf1008c62de175e24f0db95ed7df" id="r_gace1fdf1008c62de175e24f0db95ed7df"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Data.html#gace1fdf1008c62de175e24f0db95ed7df">lsm6dsox_mlc_out_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gace1fdf1008c62de175e24f0db95ed7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">prgsens_out: [get] Output value of all MLCx decision trees.  <br /></td></tr>
<tr class="separator:gace1fdf1008c62de175e24f0db95ed7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e0c066746a999607ecc5356ae3fe3d" id="r_gaf2e0c066746a999607ecc5356ae3fe3d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gaf2e0c066746a999607ecc5356ae3fe3d">lsm6dsox_odr_cal_reg_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf2e0c066746a999607ecc5356ae3fe3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Difference in percentage of the effective ODR(and timestamp rate) with respect to the typical. Step: 0.15%. 8-bit format, 2's complement.[set].  <br /></td></tr>
<tr class="separator:gaf2e0c066746a999607ecc5356ae3fe3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab526863c0ef3f0fe0592758173d1127e" id="r_gab526863c0ef3f0fe0592758173d1127e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gab526863c0ef3f0fe0592758173d1127e">lsm6dsox_odr_cal_reg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gab526863c0ef3f0fe0592758173d1127e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Difference in percentage of the effective ODR(and timestamp rate) with respect to the typical. Step: 0.15%. 8-bit format, 2's complement.[get].  <br /></td></tr>
<tr class="separator:gab526863c0ef3f0fe0592758173d1127e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681d1e464885216321fd5bf76a34263a" id="r_ga681d1e464885216321fd5bf76a34263a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#ga681d1e464885216321fd5bf76a34263a">lsm6dsox_mem_bank_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga2f33e8710fca0e1326aabd5112fe2b56">lsm6dsox_reg_access_t</a> val)</td></tr>
<tr class="memdesc:ga681d1e464885216321fd5bf76a34263a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the embedded functions/sensor hub configuration registers.[set].  <br /></td></tr>
<tr class="separator:ga681d1e464885216321fd5bf76a34263a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67965b7c2e0673d5339b5ad4b755cec8" id="r_ga67965b7c2e0673d5339b5ad4b755cec8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#ga67965b7c2e0673d5339b5ad4b755cec8">lsm6dsox_mem_bank_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga2f33e8710fca0e1326aabd5112fe2b56">lsm6dsox_reg_access_t</a> *val)</td></tr>
<tr class="memdesc:ga67965b7c2e0673d5339b5ad4b755cec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the embedded functions/sensor hub configuration registers.[get].  <br /></td></tr>
<tr class="separator:ga67965b7c2e0673d5339b5ad4b755cec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef58bffadb972711287ec6f01399f3f9" id="r_gaef58bffadb972711287ec6f01399f3f9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gaef58bffadb972711287ec6f01399f3f9">lsm6dsox_ln_pg_write_byte</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t address, uint8_t *val)</td></tr>
<tr class="memdesc:gaef58bffadb972711287ec6f01399f3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a line(byte) in a page.[set].  <br /></td></tr>
<tr class="separator:gaef58bffadb972711287ec6f01399f3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4813a4fdc32849969898dc79b55a2e4" id="r_gae4813a4fdc32849969898dc79b55a2e4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gae4813a4fdc32849969898dc79b55a2e4">lsm6dsox_ln_pg_write</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t address, uint8_t *buf, uint8_t len)</td></tr>
<tr class="memdesc:gae4813a4fdc32849969898dc79b55a2e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write buffer in a page.[set].  <br /></td></tr>
<tr class="separator:gae4813a4fdc32849969898dc79b55a2e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab5acd805255699ca7cd3af28657b64" id="r_ga7ab5acd805255699ca7cd3af28657b64"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#ga7ab5acd805255699ca7cd3af28657b64">lsm6dsox_ln_pg_read_byte</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t address, uint8_t *val)</td></tr>
<tr class="memdesc:ga7ab5acd805255699ca7cd3af28657b64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a line(byte) in a page.[get].  <br /></td></tr>
<tr class="separator:ga7ab5acd805255699ca7cd3af28657b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa98aad2de0e76b1e0e369b27cf11a4" id="r_ga3fa98aad2de0e76b1e0e369b27cf11a4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#ga3fa98aad2de0e76b1e0e369b27cf11a4">lsm6dsox_data_ready_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gad81d2f4b3fd49fcb78bbba9fb757030b">lsm6dsox_dataready_pulsed_t</a> val)</td></tr>
<tr class="memdesc:ga3fa98aad2de0e76b1e0e369b27cf11a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready pulsed / letched mode.[set].  <br /></td></tr>
<tr class="separator:ga3fa98aad2de0e76b1e0e369b27cf11a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616c92a29cd9392e31b7b94a1b6a05f5" id="r_ga616c92a29cd9392e31b7b94a1b6a05f5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#ga616c92a29cd9392e31b7b94a1b6a05f5">lsm6dsox_data_ready_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gad81d2f4b3fd49fcb78bbba9fb757030b">lsm6dsox_dataready_pulsed_t</a> *val)</td></tr>
<tr class="memdesc:ga616c92a29cd9392e31b7b94a1b6a05f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready pulsed / letched mode.[get].  <br /></td></tr>
<tr class="separator:ga616c92a29cd9392e31b7b94a1b6a05f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1d03a26e247a2371ef8ab6b1ba1169" id="r_ga0a1d03a26e247a2371ef8ab6b1ba1169"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#ga0a1d03a26e247a2371ef8ab6b1ba1169">lsm6dsox_device_id_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga0a1d03a26e247a2371ef8ab6b1ba1169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device "Who am I".[get].  <br /></td></tr>
<tr class="separator:ga0a1d03a26e247a2371ef8ab6b1ba1169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2320333b174201e17a14c0e72d639c2" id="r_gaf2320333b174201e17a14c0e72d639c2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gaf2320333b174201e17a14c0e72d639c2">lsm6dsox_reset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf2320333b174201e17a14c0e72d639c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers[set].  <br /></td></tr>
<tr class="separator:gaf2320333b174201e17a14c0e72d639c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bee4cc35d2260f08a73867b9a7095a1" id="r_ga0bee4cc35d2260f08a73867b9a7095a1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#ga0bee4cc35d2260f08a73867b9a7095a1">lsm6dsox_reset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga0bee4cc35d2260f08a73867b9a7095a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers.[get].  <br /></td></tr>
<tr class="separator:ga0bee4cc35d2260f08a73867b9a7095a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb379b87e89e31a2299f46b685f957af" id="r_gadb379b87e89e31a2299f46b685f957af"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gadb379b87e89e31a2299f46b685f957af">lsm6dsox_auto_increment_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gadb379b87e89e31a2299f46b685f957af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[set].  <br /></td></tr>
<tr class="separator:gadb379b87e89e31a2299f46b685f957af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94bc200efb583ae50272c8b9e23515e" id="r_gaa94bc200efb583ae50272c8b9e23515e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gaa94bc200efb583ae50272c8b9e23515e">lsm6dsox_auto_increment_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaa94bc200efb583ae50272c8b9e23515e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[get].  <br /></td></tr>
<tr class="separator:gaa94bc200efb583ae50272c8b9e23515e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e4f456878f1e027ad0ce01d7ef099d" id="r_gab5e4f456878f1e027ad0ce01d7ef099d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gab5e4f456878f1e027ad0ce01d7ef099d">lsm6dsox_boot_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gab5e4f456878f1e027ad0ce01d7ef099d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[set].  <br /></td></tr>
<tr class="separator:gab5e4f456878f1e027ad0ce01d7ef099d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac579764ccd85289f02efdcd82124b39" id="r_gaac579764ccd85289f02efdcd82124b39"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gaac579764ccd85289f02efdcd82124b39">lsm6dsox_boot_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaac579764ccd85289f02efdcd82124b39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[get].  <br /></td></tr>
<tr class="separator:gaac579764ccd85289f02efdcd82124b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321539fd88a84ad098064fc354504bd9" id="r_ga321539fd88a84ad098064fc354504bd9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#ga321539fd88a84ad098064fc354504bd9">lsm6dsox_xl_self_test_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga6078f784c6c090d61b9e0189ea542b7e">lsm6dsox_st_xl_t</a> val)</td></tr>
<tr class="memdesc:ga321539fd88a84ad098064fc354504bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration sensor self-test enable.[set].  <br /></td></tr>
<tr class="separator:ga321539fd88a84ad098064fc354504bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace0214a02ee96482f3e51e69ca604fa2" id="r_gace0214a02ee96482f3e51e69ca604fa2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gace0214a02ee96482f3e51e69ca604fa2">lsm6dsox_xl_self_test_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga6078f784c6c090d61b9e0189ea542b7e">lsm6dsox_st_xl_t</a> *val)</td></tr>
<tr class="memdesc:gace0214a02ee96482f3e51e69ca604fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration sensor self-test enable.[get].  <br /></td></tr>
<tr class="separator:gace0214a02ee96482f3e51e69ca604fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ac7b29048cb5e09804523d058f969d" id="r_ga92ac7b29048cb5e09804523d058f969d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#ga92ac7b29048cb5e09804523d058f969d">lsm6dsox_gy_self_test_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gad7ae9dbd6e1012f466b7b54ada3542da">lsm6dsox_st_g_t</a> val)</td></tr>
<tr class="memdesc:ga92ac7b29048cb5e09804523d058f969d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable.[set].  <br /></td></tr>
<tr class="separator:ga92ac7b29048cb5e09804523d058f969d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf708f78ab820efefafb97eb6c02e026a" id="r_gaf708f78ab820efefafb97eb6c02e026a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__common.html#gaf708f78ab820efefafb97eb6c02e026a">lsm6dsox_gy_self_test_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gad7ae9dbd6e1012f466b7b54ada3542da">lsm6dsox_st_g_t</a> *val)</td></tr>
<tr class="memdesc:gaf708f78ab820efefafb97eb6c02e026a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable.[get].  <br /></td></tr>
<tr class="separator:gaf708f78ab820efefafb97eb6c02e026a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5559c7cf0e0af9c0b6af74c7a9ee1799" id="r_ga5559c7cf0e0af9c0b6af74c7a9ee1799"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#ga5559c7cf0e0af9c0b6af74c7a9ee1799">lsm6dsox_xl_filter_lp2_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga5559c7cf0e0af9c0b6af74c7a9ee1799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer output from LPF2 filtering stage selection.[set].  <br /></td></tr>
<tr class="separator:ga5559c7cf0e0af9c0b6af74c7a9ee1799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d99b635f347cb06dc14bf9e8d8edac" id="r_gaf7d99b635f347cb06dc14bf9e8d8edac"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#gaf7d99b635f347cb06dc14bf9e8d8edac">lsm6dsox_xl_filter_lp2_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaf7d99b635f347cb06dc14bf9e8d8edac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer output from LPF2 filtering stage selection.[get].  <br /></td></tr>
<tr class="separator:gaf7d99b635f347cb06dc14bf9e8d8edac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8be746d72e073001bcacf3529a6928" id="r_ga6f8be746d72e073001bcacf3529a6928"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#ga6f8be746d72e073001bcacf3529a6928">lsm6dsox_gy_filter_lp1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga6f8be746d72e073001bcacf3529a6928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE [2:0] in CTRL6_C (15h).[set].  <br /></td></tr>
<tr class="separator:ga6f8be746d72e073001bcacf3529a6928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f8085a44f032db73b8b1bff1b42f32" id="r_gac9f8085a44f032db73b8b1bff1b42f32"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#gac9f8085a44f032db73b8b1bff1b42f32">lsm6dsox_gy_filter_lp1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gac9f8085a44f032db73b8b1bff1b42f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE [2:0] in CTRL6_C (15h).[get].  <br /></td></tr>
<tr class="separator:gac9f8085a44f032db73b8b1bff1b42f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff2354172d910b0aa4cd3cdf524fc43" id="r_gacff2354172d910b0aa4cd3cdf524fc43"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#gacff2354172d910b0aa4cd3cdf524fc43">lsm6dsox_filter_settling_mask_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gacff2354172d910b0aa4cd3cdf524fc43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[set].  <br /></td></tr>
<tr class="separator:gacff2354172d910b0aa4cd3cdf524fc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f1aa2277258aea37716e33e1616701" id="r_gad2f1aa2277258aea37716e33e1616701"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#gad2f1aa2277258aea37716e33e1616701">lsm6dsox_filter_settling_mask_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad2f1aa2277258aea37716e33e1616701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[get].  <br /></td></tr>
<tr class="separator:gad2f1aa2277258aea37716e33e1616701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c240b4c78910bd74269115e6609e4f" id="r_gae7c240b4c78910bd74269115e6609e4f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#gae7c240b4c78910bd74269115e6609e4f">lsm6dsox_gy_lp1_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab78dfe04b3b0dbf30bda1dd3354aa981">lsm6dsox_ftype_t</a> val)</td></tr>
<tr class="memdesc:gae7c240b4c78910bd74269115e6609e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope lp1 bandwidth.[set].  <br /></td></tr>
<tr class="separator:gae7c240b4c78910bd74269115e6609e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0702fecdd7875ada58b585ea511c8bf4" id="r_ga0702fecdd7875ada58b585ea511c8bf4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#ga0702fecdd7875ada58b585ea511c8bf4">lsm6dsox_gy_lp1_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab78dfe04b3b0dbf30bda1dd3354aa981">lsm6dsox_ftype_t</a> *val)</td></tr>
<tr class="memdesc:ga0702fecdd7875ada58b585ea511c8bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope lp1 bandwidth.[get].  <br /></td></tr>
<tr class="separator:ga0702fecdd7875ada58b585ea511c8bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24147e2a512b855f4d7b922a649b70f" id="r_gae24147e2a512b855f4d7b922a649b70f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#gae24147e2a512b855f4d7b922a649b70f">lsm6dsox_xl_lp2_on_6d_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gae24147e2a512b855f4d7b922a649b70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low pass filter 2 on 6D function selection.[set].  <br /></td></tr>
<tr class="separator:gae24147e2a512b855f4d7b922a649b70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae96734091936bffcd88b1283a96f32" id="r_gacae96734091936bffcd88b1283a96f32"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#gacae96734091936bffcd88b1283a96f32">lsm6dsox_xl_lp2_on_6d_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gacae96734091936bffcd88b1283a96f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low pass filter 2 on 6D function selection.[get].  <br /></td></tr>
<tr class="separator:gacae96734091936bffcd88b1283a96f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861d27a08e63ee0e132e3688645cef86" id="r_ga861d27a08e63ee0e132e3688645cef86"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#ga861d27a08e63ee0e132e3688645cef86">lsm6dsox_xl_hp_path_on_out_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gababb6ff31ee55fccb71d8f9dbc4527a5">lsm6dsox_hp_slope_xl_en_t</a> val)</td></tr>
<tr class="memdesc:ga861d27a08e63ee0e132e3688645cef86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer slope filter / high-pass filter selection on output.[set].  <br /></td></tr>
<tr class="separator:ga861d27a08e63ee0e132e3688645cef86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd5081a4936114c461b9a7131291eaf" id="r_gadbd5081a4936114c461b9a7131291eaf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#gadbd5081a4936114c461b9a7131291eaf">lsm6dsox_xl_hp_path_on_out_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gababb6ff31ee55fccb71d8f9dbc4527a5">lsm6dsox_hp_slope_xl_en_t</a> *val)</td></tr>
<tr class="memdesc:gadbd5081a4936114c461b9a7131291eaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer slope filter / high-pass filter selection on output.[get].  <br /></td></tr>
<tr class="separator:gadbd5081a4936114c461b9a7131291eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7112167e79fed81b6db6e3743c52792a" id="r_ga7112167e79fed81b6db6e3743c52792a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#ga7112167e79fed81b6db6e3743c52792a">lsm6dsox_xl_fast_settling_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga7112167e79fed81b6db6e3743c52792a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power-down mode.[set].  <br /></td></tr>
<tr class="separator:ga7112167e79fed81b6db6e3743c52792a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1ccfe5e3515e4782ab4167557ca175" id="r_gaae1ccfe5e3515e4782ab4167557ca175"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#gaae1ccfe5e3515e4782ab4167557ca175">lsm6dsox_xl_fast_settling_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaae1ccfe5e3515e4782ab4167557ca175"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power-down mode.[get].  <br /></td></tr>
<tr class="separator:gaae1ccfe5e3515e4782ab4167557ca175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637f5aa09564e001675202edd3fbbb40" id="r_ga637f5aa09564e001675202edd3fbbb40"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#ga637f5aa09564e001675202edd3fbbb40">lsm6dsox_xl_hp_path_internal_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga4c06b7890668a87f10927b990d715ad6">lsm6dsox_slope_fds_t</a> val)</td></tr>
<tr class="memdesc:ga637f5aa09564e001675202edd3fbbb40"><td class="mdescLeft">&#160;</td><td class="mdescRight">HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[set].  <br /></td></tr>
<tr class="separator:ga637f5aa09564e001675202edd3fbbb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9d8b2f8cf1ea1415e4e4574744013c" id="r_ga8d9d8b2f8cf1ea1415e4e4574744013c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#ga8d9d8b2f8cf1ea1415e4e4574744013c">lsm6dsox_xl_hp_path_internal_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga4c06b7890668a87f10927b990d715ad6">lsm6dsox_slope_fds_t</a> *val)</td></tr>
<tr class="memdesc:ga8d9d8b2f8cf1ea1415e4e4574744013c"><td class="mdescLeft">&#160;</td><td class="mdescRight">HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[get].  <br /></td></tr>
<tr class="separator:ga8d9d8b2f8cf1ea1415e4e4574744013c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ed271c05e5ada199dae52b106ea532" id="r_ga14ed271c05e5ada199dae52b106ea532"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#ga14ed271c05e5ada199dae52b106ea532">lsm6dsox_gy_hp_path_internal_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gae9e85d3773aa6ed12e3bb5420781cf83">lsm6dsox_hpm_g_t</a> val)</td></tr>
<tr class="memdesc:ga14ed271c05e5ada199dae52b106ea532"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode.[set].  <br /></td></tr>
<tr class="separator:ga14ed271c05e5ada199dae52b106ea532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524454cf5ca4541a1148d29433baed22" id="r_ga524454cf5ca4541a1148d29433baed22"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__filters.html#ga524454cf5ca4541a1148d29433baed22">lsm6dsox_gy_hp_path_internal_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gae9e85d3773aa6ed12e3bb5420781cf83">lsm6dsox_hpm_g_t</a> *val)</td></tr>
<tr class="memdesc:ga524454cf5ca4541a1148d29433baed22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode.[get].  <br /></td></tr>
<tr class="separator:ga524454cf5ca4541a1148d29433baed22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a140d643a0ad932171311208b9bb4bd" id="r_ga1a140d643a0ad932171311208b9bb4bd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga1a140d643a0ad932171311208b9bb4bd">lsm6dsox_ois_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gafb7941175aa0e2d33691ea5f286af3ab">lsm6dsox_spi2_read_en_t</a> val)</td></tr>
<tr class="memdesc:ga1a140d643a0ad932171311208b9bb4bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">OIS data reading from Auxiliary / Main SPI.[set].  <br /></td></tr>
<tr class="separator:ga1a140d643a0ad932171311208b9bb4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d49002f93a81d396c2a5116614ea100" id="r_ga3d49002f93a81d396c2a5116614ea100"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga3d49002f93a81d396c2a5116614ea100">lsm6dsox_ois_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gafb7941175aa0e2d33691ea5f286af3ab">lsm6dsox_spi2_read_en_t</a> *val)</td></tr>
<tr class="memdesc:ga3d49002f93a81d396c2a5116614ea100"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_ois_data: [get] OIS data reading from Auxiliary / Main SPI  <br /></td></tr>
<tr class="separator:ga3d49002f93a81d396c2a5116614ea100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61caec6033f40155b8045ed9855c8375" id="r_ga61caec6033f40155b8045ed9855c8375"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga61caec6033f40155b8045ed9855c8375">lsm6dsox_aux_sdo_ocs_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga764878a30502969950b35061c79524ad">lsm6dsox_ois_pu_dis_t</a> val)</td></tr>
<tr class="memdesc:ga61caec6033f40155b8045ed9855c8375"><td class="mdescLeft">&#160;</td><td class="mdescRight">aOn auxiliary interface connect/disconnect SDO and OCS internal pull-up.[set]  <br /></td></tr>
<tr class="separator:ga61caec6033f40155b8045ed9855c8375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fd177430b457925ab3bab1163afe3b" id="r_ga53fd177430b457925ab3bab1163afe3b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga53fd177430b457925ab3bab1163afe3b">lsm6dsox_aux_sdo_ocs_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga764878a30502969950b35061c79524ad">lsm6dsox_ois_pu_dis_t</a> *val)</td></tr>
<tr class="memdesc:ga53fd177430b457925ab3bab1163afe3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">On auxiliary interface connect/disconnect SDO and OCS internal pull-up.[get].  <br /></td></tr>
<tr class="separator:ga53fd177430b457925ab3bab1163afe3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9d8ffc4f9cc000809ea6cccc2fc652" id="r_gaab9d8ffc4f9cc000809ea6cccc2fc652"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gaab9d8ffc4f9cc000809ea6cccc2fc652">lsm6dsox_aux_pw_on_ctrl_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga772ab8d77ba5548c6ea508aa7856b3ce">lsm6dsox_ois_on_t</a> val)</td></tr>
<tr class="memdesc:gaab9d8ffc4f9cc000809ea6cccc2fc652"><td class="mdescLeft">&#160;</td><td class="mdescRight">OIS chain on aux interface power on mode.[set].  <br /></td></tr>
<tr class="separator:gaab9d8ffc4f9cc000809ea6cccc2fc652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff0230401234bfb727471427b00127b" id="r_ga9ff0230401234bfb727471427b00127b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga9ff0230401234bfb727471427b00127b">lsm6dsox_aux_pw_on_ctrl_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga772ab8d77ba5548c6ea508aa7856b3ce">lsm6dsox_ois_on_t</a> *val)</td></tr>
<tr class="memdesc:ga9ff0230401234bfb727471427b00127b"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_pw_on_ctrl: [get] OIS chain on aux interface power on mode  <br /></td></tr>
<tr class="separator:ga9ff0230401234bfb727471427b00127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f4ab0a9045a7e472938f7e25e74991" id="r_ga95f4ab0a9045a7e472938f7e25e74991"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga95f4ab0a9045a7e472938f7e25e74991">lsm6dsox_aux_xl_fs_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab25741f38ab728495091807aec7f44fb">lsm6dsox_xl_fs_mode_t</a> val)</td></tr>
<tr class="memdesc:ga95f4ab0a9045a7e472938f7e25e74991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale management between UI chain and OIS chain. When XL UI is on, the full scale is the same between UI/OIS and is chosen by the UI CTRL registers; when XL UI is in PD, the OIS can choose the FS. Full scales are independent between the UI/OIS chain but both bound to 8 g.[set].  <br /></td></tr>
<tr class="separator:ga95f4ab0a9045a7e472938f7e25e74991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859b9aab4caba6044560776e4f5bfd17" id="r_ga859b9aab4caba6044560776e4f5bfd17"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga859b9aab4caba6044560776e4f5bfd17">lsm6dsox_aux_xl_fs_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab25741f38ab728495091807aec7f44fb">lsm6dsox_xl_fs_mode_t</a> *val)</td></tr>
<tr class="memdesc:ga859b9aab4caba6044560776e4f5bfd17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale management between UI chain and OIS chain. When XL UI is on, the full scale is the same between UI/OIS and is chosen by the UI CTRL registers; when XL UI is in PD, the OIS can choose the FS. Full scales are independent between the UI/OIS chain but both bound to 8 g.[get].  <br /></td></tr>
<tr class="separator:ga859b9aab4caba6044560776e4f5bfd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03eb916edb8dea3b28cc720eef09802b" id="r_ga03eb916edb8dea3b28cc720eef09802b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga03eb916edb8dea3b28cc720eef09802b">lsm6dsox_aux_status_reg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__spi2__status__reg__ois__t.html">lsm6dsox_spi2_status_reg_ois_t</a> *val)</td></tr>
<tr class="memdesc:ga03eb916edb8dea3b28cc720eef09802b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS_SPIAux register is read by the auxiliary SPI.[get].  <br /></td></tr>
<tr class="separator:ga03eb916edb8dea3b28cc720eef09802b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a14b203320b5d0ce6c66cd0d403463" id="r_ga94a14b203320b5d0ce6c66cd0d403463"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga94a14b203320b5d0ce6c66cd0d403463">lsm6dsox_aux_xl_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga94a14b203320b5d0ce6c66cd0d403463"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_xl_flag_data_ready: [get] AUX accelerometer data available  <br /></td></tr>
<tr class="separator:ga94a14b203320b5d0ce6c66cd0d403463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2204a23b8b8e857c15f0dabba356cb" id="r_ga0e2204a23b8b8e857c15f0dabba356cb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga0e2204a23b8b8e857c15f0dabba356cb">lsm6dsox_aux_gy_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga0e2204a23b8b8e857c15f0dabba356cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">aux_gy_flag_data_ready: [get] AUX gyroscope data available.  <br /></td></tr>
<tr class="separator:ga0e2204a23b8b8e857c15f0dabba356cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082e3f97e247d48484f907ef784e5266" id="r_ga082e3f97e247d48484f907ef784e5266"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga082e3f97e247d48484f907ef784e5266">lsm6dsox_aux_gy_flag_settling_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga082e3f97e247d48484f907ef784e5266"><td class="mdescLeft">&#160;</td><td class="mdescRight">High when the gyroscope output is in the settling phase.[get].  <br /></td></tr>
<tr class="separator:ga082e3f97e247d48484f907ef784e5266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5108bbb6b9d8b001842bb872204e2424" id="r_ga5108bbb6b9d8b001842bb872204e2424"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga5108bbb6b9d8b001842bb872204e2424">lsm6dsox_aux_den_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gadbbef31fc741ad376e8207ada8d3f650">lsm6dsox_den_lh_ois_t</a> val)</td></tr>
<tr class="memdesc:ga5108bbb6b9d8b001842bb872204e2424"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates polarity of DEN signal on OIS chain.[set].  <br /></td></tr>
<tr class="separator:ga5108bbb6b9d8b001842bb872204e2424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aea8b47b860410c9e808afb708b3a9a" id="r_ga0aea8b47b860410c9e808afb708b3a9a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga0aea8b47b860410c9e808afb708b3a9a">lsm6dsox_aux_den_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gadbbef31fc741ad376e8207ada8d3f650">lsm6dsox_den_lh_ois_t</a> *val)</td></tr>
<tr class="memdesc:ga0aea8b47b860410c9e808afb708b3a9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates polarity of DEN signal on OIS chain.[get].  <br /></td></tr>
<tr class="separator:ga0aea8b47b860410c9e808afb708b3a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae078509728b962d8d160a05e2905506c" id="r_gae078509728b962d8d160a05e2905506c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gae078509728b962d8d160a05e2905506c">lsm6dsox_aux_den_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gac7530dafd8d3ea2108bbafe4a7f00ebc">lsm6dsox_lvl2_ois_t</a> val)</td></tr>
<tr class="memdesc:gae078509728b962d8d160a05e2905506c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DEN mode on the OIS chain.[set].  <br /></td></tr>
<tr class="separator:gae078509728b962d8d160a05e2905506c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ef34ab5ab18a65b0c084259fa1ac70" id="r_ga52ef34ab5ab18a65b0c084259fa1ac70"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga52ef34ab5ab18a65b0c084259fa1ac70">lsm6dsox_aux_den_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gac7530dafd8d3ea2108bbafe4a7f00ebc">lsm6dsox_lvl2_ois_t</a> *val)</td></tr>
<tr class="memdesc:ga52ef34ab5ab18a65b0c084259fa1ac70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DEN mode on the OIS chain.[get].  <br /></td></tr>
<tr class="separator:ga52ef34ab5ab18a65b0c084259fa1ac70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6883dd4fe891a71d92e721d2b41029" id="r_gaba6883dd4fe891a71d92e721d2b41029"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gaba6883dd4fe891a71d92e721d2b41029">lsm6dsox_aux_drdy_on_int2_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaba6883dd4fe891a71d92e721d2b41029"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disable OIS chain DRDY on INT2 pin. This setting has priority over all other INT2 settings.[set].  <br /></td></tr>
<tr class="separator:gaba6883dd4fe891a71d92e721d2b41029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b8761efcc88189c589a0e3630f5d42" id="r_gae9b8761efcc88189c589a0e3630f5d42"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gae9b8761efcc88189c589a0e3630f5d42">lsm6dsox_aux_drdy_on_int2_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae9b8761efcc88189c589a0e3630f5d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disable OIS chain DRDY on INT2 pin. This setting has priority over all other INT2 settings.[get].  <br /></td></tr>
<tr class="separator:gae9b8761efcc88189c589a0e3630f5d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga072c466535af1af930c88570ad6d4555" id="r_ga072c466535af1af930c88570ad6d4555"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga072c466535af1af930c88570ad6d4555">lsm6dsox_aux_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga47368b98e6e1afbbd2d1e92cb093239d">lsm6dsox_ois_en_spi2_t</a> val)</td></tr>
<tr class="memdesc:ga072c466535af1af930c88570ad6d4555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables OIS chain data processing for gyro in Mode 3 and Mode 4 (mode4_en = 1) and accelerometer data in and Mode 4 (mode4_en = 1). When the OIS chain is enabled, the OIS outputs are available through the SPI2 in registers OUTX_L_G (22h) through OUTZ_H_G (27h) and STATUS_REG (1Eh) / STATUS_SPIAux, and LPF1 is dedicated to this chain.[set].  <br /></td></tr>
<tr class="separator:ga072c466535af1af930c88570ad6d4555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fdc466b363b6c4bd92d43e10627c503" id="r_ga1fdc466b363b6c4bd92d43e10627c503"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga1fdc466b363b6c4bd92d43e10627c503">lsm6dsox_aux_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga47368b98e6e1afbbd2d1e92cb093239d">lsm6dsox_ois_en_spi2_t</a> *val)</td></tr>
<tr class="memdesc:ga1fdc466b363b6c4bd92d43e10627c503"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables OIS chain data processing for gyro in Mode 3 and Mode 4 (mode4_en = 1) and accelerometer data in and Mode 4 (mode4_en = 1). When the OIS chain is enabled, the OIS outputs are available through the SPI2 in registers OUTX_L_G (22h) through OUTZ_H_G (27h) and STATUS_REG (1Eh) / STATUS_SPIAux, and LPF1 is dedicated to this chain.[get].  <br /></td></tr>
<tr class="separator:ga1fdc466b363b6c4bd92d43e10627c503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6dd96761292013954b7e3118c92b895" id="r_gaf6dd96761292013954b7e3118c92b895"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gaf6dd96761292013954b7e3118c92b895">lsm6dsox_aux_gy_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga512e14d6a4ef6fa2fcb6498d528b4583">lsm6dsox_fs_g_ois_t</a> val)</td></tr>
<tr class="memdesc:gaf6dd96761292013954b7e3118c92b895"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects gyroscope OIS chain full-scale.[set].  <br /></td></tr>
<tr class="separator:gaf6dd96761292013954b7e3118c92b895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ae60f99eb4304f1a24949f74379f40" id="r_ga16ae60f99eb4304f1a24949f74379f40"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga16ae60f99eb4304f1a24949f74379f40">lsm6dsox_aux_gy_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga512e14d6a4ef6fa2fcb6498d528b4583">lsm6dsox_fs_g_ois_t</a> *val)</td></tr>
<tr class="memdesc:ga16ae60f99eb4304f1a24949f74379f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects gyroscope OIS chain full-scale.[get].  <br /></td></tr>
<tr class="separator:ga16ae60f99eb4304f1a24949f74379f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f249807504bcff8f8c829fbfdf4c30" id="r_ga40f249807504bcff8f8c829fbfdf4c30"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga40f249807504bcff8f8c829fbfdf4c30">lsm6dsox_aux_spi_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga7667a9bd824dbf4e8eb327eb6402561a">lsm6dsox_sim_ois_t</a> val)</td></tr>
<tr class="memdesc:ga40f249807504bcff8f8c829fbfdf4c30"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 3- or 4-wire interface.[set].  <br /></td></tr>
<tr class="separator:ga40f249807504bcff8f8c829fbfdf4c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf387f44e8f29b86ff80ec7d793b13eff" id="r_gaf387f44e8f29b86ff80ec7d793b13eff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gaf387f44e8f29b86ff80ec7d793b13eff">lsm6dsox_aux_spi_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga7667a9bd824dbf4e8eb327eb6402561a">lsm6dsox_sim_ois_t</a> *val)</td></tr>
<tr class="memdesc:gaf387f44e8f29b86ff80ec7d793b13eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI2 3- or 4-wire interface.[get].  <br /></td></tr>
<tr class="separator:gaf387f44e8f29b86ff80ec7d793b13eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5184bb9270d450f39a5f6e96108030b6" id="r_ga5184bb9270d450f39a5f6e96108030b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga5184bb9270d450f39a5f6e96108030b6">lsm6dsox_aux_gy_lp1_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga0e652e0d60816df7e3f38c527cef208f">lsm6dsox_ftype_ois_t</a> val)</td></tr>
<tr class="memdesc:ga5184bb9270d450f39a5f6e96108030b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects gyroscope digital LPF1 filter bandwidth.[set].  <br /></td></tr>
<tr class="separator:ga5184bb9270d450f39a5f6e96108030b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42fffaee17b8de0193fa84a343b7d8c" id="r_gad42fffaee17b8de0193fa84a343b7d8c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gad42fffaee17b8de0193fa84a343b7d8c">lsm6dsox_aux_gy_lp1_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga0e652e0d60816df7e3f38c527cef208f">lsm6dsox_ftype_ois_t</a> *val)</td></tr>
<tr class="memdesc:gad42fffaee17b8de0193fa84a343b7d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects gyroscope digital LPF1 filter bandwidth.[get].  <br /></td></tr>
<tr class="separator:gad42fffaee17b8de0193fa84a343b7d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59495c9f26ac61ec466912fb93c4e86" id="r_gac59495c9f26ac61ec466912fb93c4e86"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gac59495c9f26ac61ec466912fb93c4e86">lsm6dsox_aux_gy_hp_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gabc3da8998c95bc811b3b161de342b7ab">lsm6dsox_hpm_ois_t</a> val)</td></tr>
<tr class="memdesc:gac59495c9f26ac61ec466912fb93c4e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects gyroscope OIS chain digital high-pass filter cutoff.[set].  <br /></td></tr>
<tr class="separator:gac59495c9f26ac61ec466912fb93c4e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cb7652ee36ce42a94bf5ad8158ded1" id="r_ga27cb7652ee36ce42a94bf5ad8158ded1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga27cb7652ee36ce42a94bf5ad8158ded1">lsm6dsox_aux_gy_hp_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gabc3da8998c95bc811b3b161de342b7ab">lsm6dsox_hpm_ois_t</a> *val)</td></tr>
<tr class="memdesc:ga27cb7652ee36ce42a94bf5ad8158ded1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects gyroscope OIS chain digital high-pass filter cutoff.[get].  <br /></td></tr>
<tr class="separator:ga27cb7652ee36ce42a94bf5ad8158ded1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894181d2cd38bb83e19dbc685b62de4c" id="r_ga894181d2cd38bb83e19dbc685b62de4c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga894181d2cd38bb83e19dbc685b62de4c">lsm6dsox_aux_gy_clamp_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga0e0bcb3d6537ad385e2e78783d52fc40">lsm6dsox_st_ois_clampdis_t</a> val)</td></tr>
<tr class="memdesc:ga894181d2cd38bb83e19dbc685b62de4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable / Disables OIS chain clamp. Enable: All OIS chain outputs = 8000h during self-test; Disable: OIS chain self-test outputs dependent from the aux gyro full scale selected.[set].  <br /></td></tr>
<tr class="separator:ga894181d2cd38bb83e19dbc685b62de4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da96b5c331142dc0deba8552e9b1946" id="r_ga9da96b5c331142dc0deba8552e9b1946"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga9da96b5c331142dc0deba8552e9b1946">lsm6dsox_aux_gy_clamp_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga0e0bcb3d6537ad385e2e78783d52fc40">lsm6dsox_st_ois_clampdis_t</a> *val)</td></tr>
<tr class="memdesc:ga9da96b5c331142dc0deba8552e9b1946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable / Disables OIS chain clamp. Enable: All OIS chain outputs = 8000h during self-test; Disable: OIS chain self-test outputs dependent from the aux gyro full scale selected.[set].  <br /></td></tr>
<tr class="separator:ga9da96b5c331142dc0deba8552e9b1946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb7f95700d18d500464ba4266a911f5" id="r_gabdb7f95700d18d500464ba4266a911f5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gabdb7f95700d18d500464ba4266a911f5">lsm6dsox_aux_xl_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab5947f534eb54a67100dec0e23a04e74">lsm6dsox_filter_xl_conf_ois_t</a> val)</td></tr>
<tr class="memdesc:gabdb7f95700d18d500464ba4266a911f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects accelerometer OIS channel bandwidth.[set].  <br /></td></tr>
<tr class="separator:gabdb7f95700d18d500464ba4266a911f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834011d9247f596728b416cbd8f64e79" id="r_ga834011d9247f596728b416cbd8f64e79"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga834011d9247f596728b416cbd8f64e79">lsm6dsox_aux_xl_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab5947f534eb54a67100dec0e23a04e74">lsm6dsox_filter_xl_conf_ois_t</a> *val)</td></tr>
<tr class="memdesc:ga834011d9247f596728b416cbd8f64e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects accelerometer OIS channel bandwidth.[get].  <br /></td></tr>
<tr class="separator:ga834011d9247f596728b416cbd8f64e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758fa6610849868089bed3253fe2e549" id="r_ga758fa6610849868089bed3253fe2e549"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga758fa6610849868089bed3253fe2e549">lsm6dsox_aux_xl_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab0428f3b6ee3b1fa7addb176c5440e08">lsm6dsox_fs_xl_ois_t</a> val)</td></tr>
<tr class="memdesc:ga758fa6610849868089bed3253fe2e549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects accelerometer OIS channel full-scale.[set].  <br /></td></tr>
<tr class="separator:ga758fa6610849868089bed3253fe2e549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a6c3b58e71e9b773e64b4d96599a17" id="r_gab1a6c3b58e71e9b773e64b4d96599a17"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gab1a6c3b58e71e9b773e64b4d96599a17">lsm6dsox_aux_xl_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab0428f3b6ee3b1fa7addb176c5440e08">lsm6dsox_fs_xl_ois_t</a> *val)</td></tr>
<tr class="memdesc:gab1a6c3b58e71e9b773e64b4d96599a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects accelerometer OIS channel full-scale.[get].  <br /></td></tr>
<tr class="separator:gab1a6c3b58e71e9b773e64b4d96599a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee71abfbead00d37c9124872115909a0" id="r_gaee71abfbead00d37c9124872115909a0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gaee71abfbead00d37c9124872115909a0">lsm6dsox_sdo_sa0_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga37102e7b3f8512f973da626570d9743f">lsm6dsox_sdo_pu_en_t</a> val)</td></tr>
<tr class="memdesc:gaee71abfbead00d37c9124872115909a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect SDO/SA0 internal pull-up.[set].  <br /></td></tr>
<tr class="separator:gaee71abfbead00d37c9124872115909a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8e377ca36957b7eb8ac102d765888b" id="r_ga9b8e377ca36957b7eb8ac102d765888b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga9b8e377ca36957b7eb8ac102d765888b">lsm6dsox_sdo_sa0_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga37102e7b3f8512f973da626570d9743f">lsm6dsox_sdo_pu_en_t</a> *val)</td></tr>
<tr class="memdesc:ga9b8e377ca36957b7eb8ac102d765888b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect SDO/SA0 internal pull-up.[get].  <br /></td></tr>
<tr class="separator:ga9b8e377ca36957b7eb8ac102d765888b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddc5fe3efe5f7c90285a72995d90ea3" id="r_gaaddc5fe3efe5f7c90285a72995d90ea3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gaaddc5fe3efe5f7c90285a72995d90ea3">lsm6dsox_spi_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga3f500693a941b1d7fed89a2661620ed9">lsm6dsox_sim_t</a> val)</td></tr>
<tr class="memdesc:gaaddc5fe3efe5f7c90285a72995d90ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[set].  <br /></td></tr>
<tr class="separator:gaaddc5fe3efe5f7c90285a72995d90ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b47f95b20b4c851fa7a3d18397f8d6c" id="r_ga6b47f95b20b4c851fa7a3d18397f8d6c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga6b47f95b20b4c851fa7a3d18397f8d6c">lsm6dsox_spi_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga3f500693a941b1d7fed89a2661620ed9">lsm6dsox_sim_t</a> *val)</td></tr>
<tr class="memdesc:ga6b47f95b20b4c851fa7a3d18397f8d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[get].  <br /></td></tr>
<tr class="separator:ga6b47f95b20b4c851fa7a3d18397f8d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fedb50e46ff3aabf03a2e91584b77b3" id="r_ga6fedb50e46ff3aabf03a2e91584b77b3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga6fedb50e46ff3aabf03a2e91584b77b3">lsm6dsox_i2c_interface_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gade34ac2d6151782ae66f27370b6f2bef">lsm6dsox_i2c_disable_t</a> val)</td></tr>
<tr class="memdesc:ga6fedb50e46ff3aabf03a2e91584b77b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable / Enable I2C interface.[set].  <br /></td></tr>
<tr class="separator:ga6fedb50e46ff3aabf03a2e91584b77b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3041229a021468095ff2423c351c7e" id="r_gacd3041229a021468095ff2423c351c7e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gacd3041229a021468095ff2423c351c7e">lsm6dsox_i2c_interface_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gade34ac2d6151782ae66f27370b6f2bef">lsm6dsox_i2c_disable_t</a> *val)</td></tr>
<tr class="memdesc:gacd3041229a021468095ff2423c351c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable / Enable I2C interface.[get].  <br /></td></tr>
<tr class="separator:gacd3041229a021468095ff2423c351c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b520ca6f8429e8eed1e4795f29b979" id="r_ga07b520ca6f8429e8eed1e4795f29b979"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga07b520ca6f8429e8eed1e4795f29b979">lsm6dsox_i3c_disable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gaa6cc937a08c85e293438747d76f9e5ce">lsm6dsox_i3c_disable_t</a> val)</td></tr>
<tr class="memdesc:ga07b520ca6f8429e8eed1e4795f29b979"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Enable/Disable communication protocol[.set].  <br /></td></tr>
<tr class="separator:ga07b520ca6f8429e8eed1e4795f29b979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13523d0c71328e7c33c51b8b2c560be" id="r_gaf13523d0c71328e7c33c51b8b2c560be"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gaf13523d0c71328e7c33c51b8b2c560be">lsm6dsox_i3c_disable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gaa6cc937a08c85e293438747d76f9e5ce">lsm6dsox_i3c_disable_t</a> *val)</td></tr>
<tr class="memdesc:gaf13523d0c71328e7c33c51b8b2c560be"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Enable/Disable communication protocol.[get].  <br /></td></tr>
<tr class="separator:gaf13523d0c71328e7c33c51b8b2c560be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8efc0a37a05e956d77819b8f97ba4c3" id="r_gac8efc0a37a05e956d77819b8f97ba4c3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__interrupt__pins.html#gac8efc0a37a05e956d77819b8f97ba4c3">lsm6dsox_pin_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga84f620847d648ca5361b68f82c43f2a0">lsm6dsox_pp_od_t</a> val)</td></tr>
<tr class="memdesc:gac8efc0a37a05e956d77819b8f97ba4c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[set].  <br /></td></tr>
<tr class="separator:gac8efc0a37a05e956d77819b8f97ba4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ee9235e8d16c33339bf67459be7b80" id="r_ga86ee9235e8d16c33339bf67459be7b80"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__interrupt__pins.html#ga86ee9235e8d16c33339bf67459be7b80">lsm6dsox_pin_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga84f620847d648ca5361b68f82c43f2a0">lsm6dsox_pp_od_t</a> *val)</td></tr>
<tr class="memdesc:ga86ee9235e8d16c33339bf67459be7b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[get].  <br /></td></tr>
<tr class="separator:ga86ee9235e8d16c33339bf67459be7b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bac0dec786c590e5f049b06126c089f" id="r_ga9bac0dec786c590e5f049b06126c089f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__interrupt__pins.html#ga9bac0dec786c590e5f049b06126c089f">lsm6dsox_pin_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga671d762c5e7e8f02260efd2988fc9839">lsm6dsox_h_lactive_t</a> val)</td></tr>
<tr class="memdesc:ga9bac0dec786c590e5f049b06126c089f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[set].  <br /></td></tr>
<tr class="separator:ga9bac0dec786c590e5f049b06126c089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00d312d3ca624e41238e607275b77e5" id="r_gac00d312d3ca624e41238e607275b77e5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__interrupt__pins.html#gac00d312d3ca624e41238e607275b77e5">lsm6dsox_pin_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga671d762c5e7e8f02260efd2988fc9839">lsm6dsox_h_lactive_t</a> *val)</td></tr>
<tr class="memdesc:gac00d312d3ca624e41238e607275b77e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[get].  <br /></td></tr>
<tr class="separator:gac00d312d3ca624e41238e607275b77e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5173db1f70da8d52b770f08898b9cced" id="r_ga5173db1f70da8d52b770f08898b9cced"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__interrupt__pins.html#ga5173db1f70da8d52b770f08898b9cced">lsm6dsox_all_on_int1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga5173db1f70da8d52b770f08898b9cced"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt signals become available on INT1 pin.[set].  <br /></td></tr>
<tr class="separator:ga5173db1f70da8d52b770f08898b9cced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91149cc0d574a1f909340e5ca445871e" id="r_ga91149cc0d574a1f909340e5ca445871e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__interrupt__pins.html#ga91149cc0d574a1f909340e5ca445871e">lsm6dsox_all_on_int1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga91149cc0d574a1f909340e5ca445871e"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt signals become available on INT1 pin.[get].  <br /></td></tr>
<tr class="separator:ga91149cc0d574a1f909340e5ca445871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10cf474e948c5167fa6ca86e90b3c50" id="r_gaf10cf474e948c5167fa6ca86e90b3c50"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__interrupt__pins.html#gaf10cf474e948c5167fa6ca86e90b3c50">lsm6dsox_int_notification_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga6d47c211c692af2cdf28edeb2f351454">lsm6dsox_lir_t</a> val)</td></tr>
<tr class="memdesc:gaf10cf474e948c5167fa6ca86e90b3c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt notification mode.[set].  <br /></td></tr>
<tr class="separator:gaf10cf474e948c5167fa6ca86e90b3c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509f2ca3a9094d94d6bb0b67a5bb3141" id="r_ga509f2ca3a9094d94d6bb0b67a5bb3141"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__interrupt__pins.html#ga509f2ca3a9094d94d6bb0b67a5bb3141">lsm6dsox_int_notification_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga6d47c211c692af2cdf28edeb2f351454">lsm6dsox_lir_t</a> *val)</td></tr>
<tr class="memdesc:ga509f2ca3a9094d94d6bb0b67a5bb3141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt notification mode.[get].  <br /></td></tr>
<tr class="separator:ga509f2ca3a9094d94d6bb0b67a5bb3141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e500799aefcb2f7b0e4828b31cd171" id="r_ga90e500799aefcb2f7b0e4828b31cd171"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Wake__Up__event.html#ga90e500799aefcb2f7b0e4828b31cd171">lsm6dsox_wkup_ths_weight_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gae2e333798a17683e44d7bb4f54542cbb">lsm6dsox_wake_ths_w_t</a> val)</td></tr>
<tr class="memdesc:ga90e500799aefcb2f7b0e4828b31cd171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of 1 LSB of wakeup threshold.[set] 0: 1 LSB =FS_XL / 64 1: 1 LSB = FS_XL / 256.  <br /></td></tr>
<tr class="separator:ga90e500799aefcb2f7b0e4828b31cd171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac051b55731d4eaa7310d08ad20b818c6" id="r_gac051b55731d4eaa7310d08ad20b818c6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Wake__Up__event.html#gac051b55731d4eaa7310d08ad20b818c6">lsm6dsox_wkup_ths_weight_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gae2e333798a17683e44d7bb4f54542cbb">lsm6dsox_wake_ths_w_t</a> *val)</td></tr>
<tr class="memdesc:gac051b55731d4eaa7310d08ad20b818c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of 1 LSB of wakeup threshold.[get] 0: 1 LSB =FS_XL / 64 1: 1 LSB = FS_XL / 256.  <br /></td></tr>
<tr class="separator:gac051b55731d4eaa7310d08ad20b818c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga691e373841039040678c2d8bc3eda524" id="r_ga691e373841039040678c2d8bc3eda524"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Wake__Up__event.html#ga691e373841039040678c2d8bc3eda524">lsm6dsox_wkup_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga691e373841039040678c2d8bc3eda524"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR.[set].  <br /></td></tr>
<tr class="separator:ga691e373841039040678c2d8bc3eda524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ccdf64c5d5059cc3f0a0d5eb50f3d2" id="r_ga70ccdf64c5d5059cc3f0a0d5eb50f3d2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Wake__Up__event.html#ga70ccdf64c5d5059cc3f0a0d5eb50f3d2">lsm6dsox_wkup_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga70ccdf64c5d5059cc3f0a0d5eb50f3d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR.[get].  <br /></td></tr>
<tr class="separator:ga70ccdf64c5d5059cc3f0a0d5eb50f3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee873e50fc19bb8e333667427e66d54" id="r_gadee873e50fc19bb8e333667427e66d54"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Wake__Up__event.html#gadee873e50fc19bb8e333667427e66d54">lsm6dsox_xl_usr_offset_on_wkup_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gadee873e50fc19bb8e333667427e66d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[set] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:gadee873e50fc19bb8e333667427e66d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac197548a66d1eeeb8d9ad382eae3c005" id="r_gac197548a66d1eeeb8d9ad382eae3c005"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Wake__Up__event.html#gac197548a66d1eeeb8d9ad382eae3c005">lsm6dsox_xl_usr_offset_on_wkup_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gac197548a66d1eeeb8d9ad382eae3c005"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[get] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:gac197548a66d1eeeb8d9ad382eae3c005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace8266eea6be2b424a2cef5a5c95d08" id="r_gaace8266eea6be2b424a2cef5a5c95d08"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Wake__Up__event.html#gaace8266eea6be2b424a2cef5a5c95d08">lsm6dsox_wkup_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaace8266eea6be2b424a2cef5a5c95d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[set] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:gaace8266eea6be2b424a2cef5a5c95d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4b056acb492c988dfee9a356f47f5d" id="r_gada4b056acb492c988dfee9a356f47f5d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Wake__Up__event.html#gada4b056acb492c988dfee9a356f47f5d">lsm6dsox_wkup_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gada4b056acb492c988dfee9a356f47f5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[get] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:gada4b056acb492c988dfee9a356f47f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924988cb715194c2ed72c2dc90288319" id="r_ga924988cb715194c2ed72c2dc90288319"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga924988cb715194c2ed72c2dc90288319">lsm6dsox_gy_sleep_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga924988cb715194c2ed72c2dc90288319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope Sleep mode.[set].  <br /></td></tr>
<tr class="separator:ga924988cb715194c2ed72c2dc90288319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2495881c79d6b28c33a01010be1dd9c" id="r_gad2495881c79d6b28c33a01010be1dd9c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gad2495881c79d6b28c33a01010be1dd9c">lsm6dsox_gy_sleep_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad2495881c79d6b28c33a01010be1dd9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope Sleep mode.[get].  <br /></td></tr>
<tr class="separator:gad2495881c79d6b28c33a01010be1dd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf055c18cb2db8766fc966457c937380" id="r_gadf055c18cb2db8766fc966457c937380"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gadf055c18cb2db8766fc966457c937380">lsm6dsox_act_pin_notification_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga2d910787dea44471958b013e2f5ea473">lsm6dsox_sleep_status_on_int_t</a> val)</td></tr>
<tr class="memdesc:gadf055c18cb2db8766fc966457c937380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drives the sleep status instead of sleep change on INT pins (only if INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled).[set].  <br /></td></tr>
<tr class="separator:gadf055c18cb2db8766fc966457c937380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c5530c17744de88d7125a7abb883c0" id="r_ga23c5530c17744de88d7125a7abb883c0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga23c5530c17744de88d7125a7abb883c0">lsm6dsox_act_pin_notification_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga2d910787dea44471958b013e2f5ea473">lsm6dsox_sleep_status_on_int_t</a> *val)</td></tr>
<tr class="memdesc:ga23c5530c17744de88d7125a7abb883c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drives the sleep status instead of sleep change on INT pins (only if INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled).[get].  <br /></td></tr>
<tr class="separator:ga23c5530c17744de88d7125a7abb883c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745692c8d5ad8b14df36b11bfa22169b" id="r_ga745692c8d5ad8b14df36b11bfa22169b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga745692c8d5ad8b14df36b11bfa22169b">lsm6dsox_act_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga77a62c0a11f925b4fd36245f0e4feac8">lsm6dsox_inact_en_t</a> val)</td></tr>
<tr class="memdesc:ga745692c8d5ad8b14df36b11bfa22169b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable inactivity function.[set].  <br /></td></tr>
<tr class="separator:ga745692c8d5ad8b14df36b11bfa22169b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2faca83ab84570d7ffb71d760dd07e92" id="r_ga2faca83ab84570d7ffb71d760dd07e92"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga2faca83ab84570d7ffb71d760dd07e92">lsm6dsox_act_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga77a62c0a11f925b4fd36245f0e4feac8">lsm6dsox_inact_en_t</a> *val)</td></tr>
<tr class="memdesc:ga2faca83ab84570d7ffb71d760dd07e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable inactivity function.[get].  <br /></td></tr>
<tr class="separator:ga2faca83ab84570d7ffb71d760dd07e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0112b020bb9b7146dac51cc82b8da59b" id="r_ga0112b020bb9b7146dac51cc82b8da59b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga0112b020bb9b7146dac51cc82b8da59b">lsm6dsox_act_sleep_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga0112b020bb9b7146dac51cc82b8da59b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duration to go in sleep mode.[set] 1 LSb = 512 / ODR.  <br /></td></tr>
<tr class="separator:ga0112b020bb9b7146dac51cc82b8da59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37780f35f681cd6a0f786a9454465fdd" id="r_ga37780f35f681cd6a0f786a9454465fdd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga37780f35f681cd6a0f786a9454465fdd">lsm6dsox_act_sleep_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga37780f35f681cd6a0f786a9454465fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duration to go in sleep mode.[get] 1 LSb = 512 / ODR.  <br /></td></tr>
<tr class="separator:ga37780f35f681cd6a0f786a9454465fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e7fa2ba1ac241e280fe669e6321685e" id="r_ga9e7fa2ba1ac241e280fe669e6321685e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga9e7fa2ba1ac241e280fe669e6321685e">lsm6dsox_tap_detection_on_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga9e7fa2ba1ac241e280fe669e6321685e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Z direction in tap recognition.[set].  <br /></td></tr>
<tr class="separator:ga9e7fa2ba1ac241e280fe669e6321685e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89beb224806c9de6e7504fce211071d0" id="r_ga89beb224806c9de6e7504fce211071d0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga89beb224806c9de6e7504fce211071d0">lsm6dsox_tap_detection_on_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga89beb224806c9de6e7504fce211071d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Z direction in tap recognition.[get].  <br /></td></tr>
<tr class="separator:ga89beb224806c9de6e7504fce211071d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a6be937c63a4afed915438d2797874" id="r_gae8a6be937c63a4afed915438d2797874"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#gae8a6be937c63a4afed915438d2797874">lsm6dsox_tap_detection_on_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gae8a6be937c63a4afed915438d2797874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Y direction in tap recognition.[set].  <br /></td></tr>
<tr class="separator:gae8a6be937c63a4afed915438d2797874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7431a12b3dc9cbf1b139462cfdd2f5" id="r_ga0e7431a12b3dc9cbf1b139462cfdd2f5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga0e7431a12b3dc9cbf1b139462cfdd2f5">lsm6dsox_tap_detection_on_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga0e7431a12b3dc9cbf1b139462cfdd2f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Y direction in tap recognition.[get].  <br /></td></tr>
<tr class="separator:ga0e7431a12b3dc9cbf1b139462cfdd2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e5ea25a95ae585c8ec113b19de0402" id="r_ga77e5ea25a95ae585c8ec113b19de0402"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga77e5ea25a95ae585c8ec113b19de0402">lsm6dsox_tap_detection_on_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga77e5ea25a95ae585c8ec113b19de0402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable X direction in tap recognition.[set].  <br /></td></tr>
<tr class="separator:ga77e5ea25a95ae585c8ec113b19de0402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4553ae5aa5644e411503325b366b55c" id="r_gae4553ae5aa5644e411503325b366b55c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#gae4553ae5aa5644e411503325b366b55c">lsm6dsox_tap_detection_on_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae4553ae5aa5644e411503325b366b55c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable X direction in tap recognition.[get].  <br /></td></tr>
<tr class="separator:gae4553ae5aa5644e411503325b366b55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5369a3fdaead995d033f27153971d3cf" id="r_ga5369a3fdaead995d033f27153971d3cf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga5369a3fdaead995d033f27153971d3cf">lsm6dsox_tap_threshold_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga5369a3fdaead995d033f27153971d3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">X-axis tap recognition threshold.[set].  <br /></td></tr>
<tr class="separator:ga5369a3fdaead995d033f27153971d3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d2844593d9c4d275d101b72c0e61d7" id="r_gaf8d2844593d9c4d275d101b72c0e61d7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#gaf8d2844593d9c4d275d101b72c0e61d7">lsm6dsox_tap_threshold_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaf8d2844593d9c4d275d101b72c0e61d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">X-axis tap recognition threshold.[get].  <br /></td></tr>
<tr class="separator:gaf8d2844593d9c4d275d101b72c0e61d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbfe5af8c264b5fd29be69c0a1e891b3" id="r_gacbfe5af8c264b5fd29be69c0a1e891b3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#gacbfe5af8c264b5fd29be69c0a1e891b3">lsm6dsox_tap_axis_priority_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga390a121762f178b885dcadd3cfca8f4a">lsm6dsox_tap_priority_t</a> val)</td></tr>
<tr class="memdesc:gacbfe5af8c264b5fd29be69c0a1e891b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of axis priority for TAP detection.[set].  <br /></td></tr>
<tr class="separator:gacbfe5af8c264b5fd29be69c0a1e891b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8279331d99f5ec55e3cae305fe61fe46" id="r_ga8279331d99f5ec55e3cae305fe61fe46"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga8279331d99f5ec55e3cae305fe61fe46">lsm6dsox_tap_axis_priority_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga390a121762f178b885dcadd3cfca8f4a">lsm6dsox_tap_priority_t</a> *val)</td></tr>
<tr class="memdesc:ga8279331d99f5ec55e3cae305fe61fe46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of axis priority for TAP detection.[get].  <br /></td></tr>
<tr class="separator:ga8279331d99f5ec55e3cae305fe61fe46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c92059c64978fd4e32bb42ca21c2d11" id="r_ga8c92059c64978fd4e32bb42ca21c2d11"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga8c92059c64978fd4e32bb42ca21c2d11">lsm6dsox_tap_threshold_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga8c92059c64978fd4e32bb42ca21c2d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Y-axis tap recognition threshold.[set].  <br /></td></tr>
<tr class="separator:ga8c92059c64978fd4e32bb42ca21c2d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba55ec4542fea0eef36b0f53f87c1539" id="r_gaba55ec4542fea0eef36b0f53f87c1539"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#gaba55ec4542fea0eef36b0f53f87c1539">lsm6dsox_tap_threshold_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaba55ec4542fea0eef36b0f53f87c1539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Y-axis tap recognition threshold.[get].  <br /></td></tr>
<tr class="separator:gaba55ec4542fea0eef36b0f53f87c1539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b60b7c48d583c83a73b5bc3ed8a2e8d" id="r_ga7b60b7c48d583c83a73b5bc3ed8a2e8d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga7b60b7c48d583c83a73b5bc3ed8a2e8d">lsm6dsox_tap_threshold_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga7b60b7c48d583c83a73b5bc3ed8a2e8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Z-axis recognition threshold.[set].  <br /></td></tr>
<tr class="separator:ga7b60b7c48d583c83a73b5bc3ed8a2e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c47e9f5bb9c95018200b7a90e4d2a1" id="r_ga21c47e9f5bb9c95018200b7a90e4d2a1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga21c47e9f5bb9c95018200b7a90e4d2a1">lsm6dsox_tap_threshold_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga21c47e9f5bb9c95018200b7a90e4d2a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Z-axis recognition threshold.[get].  <br /></td></tr>
<tr class="separator:ga21c47e9f5bb9c95018200b7a90e4d2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88c4c4dd5895e291243b563dd5fac14" id="r_gaf88c4c4dd5895e291243b563dd5fac14"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#gaf88c4c4dd5895e291243b563dd5fac14">lsm6dsox_tap_shock_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf88c4c4dd5895e291243b563dd5fac14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum duration is the maximum time of an over threshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[set].  <br /></td></tr>
<tr class="separator:gaf88c4c4dd5895e291243b563dd5fac14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0adf16cffde49eafb882a78e8c49b19" id="r_gaa0adf16cffde49eafb882a78e8c49b19"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#gaa0adf16cffde49eafb882a78e8c49b19">lsm6dsox_tap_shock_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaa0adf16cffde49eafb882a78e8c49b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum duration is the maximum time of an over threshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[get].  <br /></td></tr>
<tr class="separator:gaa0adf16cffde49eafb882a78e8c49b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7d8a8ec643b98c7d6f10822ef9f88a" id="r_ga3c7d8a8ec643b98c7d6f10822ef9f88a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga3c7d8a8ec643b98c7d6f10822ef9f88a">lsm6dsox_tap_quiet_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga3c7d8a8ec643b98c7d6f10822ef9f88a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiet time is the time after the first detected tap in which there must not be any over threshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[set].  <br /></td></tr>
<tr class="separator:ga3c7d8a8ec643b98c7d6f10822ef9f88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ff881fc6a190d74751551032ec733c" id="r_ga12ff881fc6a190d74751551032ec733c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga12ff881fc6a190d74751551032ec733c">lsm6dsox_tap_quiet_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga12ff881fc6a190d74751551032ec733c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiet time is the time after the first detected tap in which there must not be any over threshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[get].  <br /></td></tr>
<tr class="separator:ga12ff881fc6a190d74751551032ec733c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8336093ad6b72d0f8830db47bacef417" id="r_ga8336093ad6b72d0f8830db47bacef417"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga8336093ad6b72d0f8830db47bacef417">lsm6dsox_tap_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga8336093ad6b72d0f8830db47bacef417"><td class="mdescLeft">&#160;</td><td class="mdescRight">When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.[set].  <br /></td></tr>
<tr class="separator:ga8336093ad6b72d0f8830db47bacef417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25af0f30537f14f0f961bfeccfafac13" id="r_ga25af0f30537f14f0f961bfeccfafac13"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga25af0f30537f14f0f961bfeccfafac13">lsm6dsox_tap_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga25af0f30537f14f0f961bfeccfafac13"><td class="mdescLeft">&#160;</td><td class="mdescRight">When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.[get].  <br /></td></tr>
<tr class="separator:ga25af0f30537f14f0f961bfeccfafac13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15e76966b22253b5bb923f7d6b941b6" id="r_gac15e76966b22253b5bb923f7d6b941b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#gac15e76966b22253b5bb923f7d6b941b6">lsm6dsox_tap_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gaaee36e3f5098ba47a84920bbebcbfe3b">lsm6dsox_single_double_tap_t</a> val)</td></tr>
<tr class="memdesc:gac15e76966b22253b5bb923f7d6b941b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single/double-tap event enable.[set].  <br /></td></tr>
<tr class="separator:gac15e76966b22253b5bb923f7d6b941b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfde3fd67d097a64d04c55b62f25512" id="r_ga9dfde3fd67d097a64d04c55b62f25512"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tap__generator.html#ga9dfde3fd67d097a64d04c55b62f25512">lsm6dsox_tap_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gaaee36e3f5098ba47a84920bbebcbfe3b">lsm6dsox_single_double_tap_t</a> *val)</td></tr>
<tr class="memdesc:ga9dfde3fd67d097a64d04c55b62f25512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single/double-tap event enable.[get].  <br /></td></tr>
<tr class="separator:ga9dfde3fd67d097a64d04c55b62f25512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885e98cffe42fbc1ca97db086c87c733" id="r_ga885e98cffe42fbc1ca97db086c87c733"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga885e98cffe42fbc1ca97db086c87c733">lsm6dsox_6d_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga555f9d45c3871948d87a044ce5f77129">lsm6dsox_sixd_ths_t</a> val)</td></tr>
<tr class="memdesc:ga885e98cffe42fbc1ca97db086c87c733"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for 4D/6D function.[set].  <br /></td></tr>
<tr class="separator:ga885e98cffe42fbc1ca97db086c87c733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe94e4d434c6924bb3800992670e32a1" id="r_gabe94e4d434c6924bb3800992670e32a1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gabe94e4d434c6924bb3800992670e32a1">lsm6dsox_6d_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga555f9d45c3871948d87a044ce5f77129">lsm6dsox_sixd_ths_t</a> *val)</td></tr>
<tr class="memdesc:gabe94e4d434c6924bb3800992670e32a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for 4D/6D function.[get].  <br /></td></tr>
<tr class="separator:gabe94e4d434c6924bb3800992670e32a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8fb981f430ba4cd7da2bbc87457a8f" id="r_gaff8fb981f430ba4cd7da2bbc87457a8f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gaff8fb981f430ba4cd7da2bbc87457a8f">lsm6dsox_4d_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaff8fb981f430ba4cd7da2bbc87457a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">4D orientation detection enable.[set]  <br /></td></tr>
<tr class="separator:gaff8fb981f430ba4cd7da2bbc87457a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab875c2de33fdec19d407a7bf2003fbba" id="r_gab875c2de33fdec19d407a7bf2003fbba"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gab875c2de33fdec19d407a7bf2003fbba">lsm6dsox_4d_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gab875c2de33fdec19d407a7bf2003fbba"><td class="mdescLeft">&#160;</td><td class="mdescRight">4D orientation detection enable.[get]  <br /></td></tr>
<tr class="separator:gab875c2de33fdec19d407a7bf2003fbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c61b67d77169e15fbfa4b08948d69e" id="r_gaa6c61b67d77169e15fbfa4b08948d69e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__free__fall.html#gaa6c61b67d77169e15fbfa4b08948d69e">lsm6dsox_ff_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga049c4e173b70067d4b0d5656e6a6506d">lsm6dsox_ff_ths_t</a> val)</td></tr>
<tr class="memdesc:gaa6c61b67d77169e15fbfa4b08948d69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free fall threshold setting.[set].  <br /></td></tr>
<tr class="separator:gaa6c61b67d77169e15fbfa4b08948d69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c576bf3c7b2bb6a254c2b02551f21ad" id="r_ga1c576bf3c7b2bb6a254c2b02551f21ad"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__free__fall.html#ga1c576bf3c7b2bb6a254c2b02551f21ad">lsm6dsox_ff_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga049c4e173b70067d4b0d5656e6a6506d">lsm6dsox_ff_ths_t</a> *val)</td></tr>
<tr class="memdesc:ga1c576bf3c7b2bb6a254c2b02551f21ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free fall threshold setting.[get].  <br /></td></tr>
<tr class="separator:ga1c576bf3c7b2bb6a254c2b02551f21ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aaddc9637582c43c3bcefcd76549b77" id="r_ga0aaddc9637582c43c3bcefcd76549b77"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__free__fall.html#ga0aaddc9637582c43c3bcefcd76549b77">lsm6dsox_ff_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga0aaddc9637582c43c3bcefcd76549b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free-fall duration event.[set] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:ga0aaddc9637582c43c3bcefcd76549b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacdf903575f9ae5673a8683edded4fd8" id="r_gaacdf903575f9ae5673a8683edded4fd8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__free__fall.html#gaacdf903575f9ae5673a8683edded4fd8">lsm6dsox_ff_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaacdf903575f9ae5673a8683edded4fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free-fall duration event.[get] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:gaacdf903575f9ae5673a8683edded4fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531f78f5822451a8241ba53c368b0fac" id="r_ga531f78f5822451a8241ba53c368b0fac"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga531f78f5822451a8241ba53c368b0fac">lsm6dsox_fifo_watermark_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga531f78f5822451a8241ba53c368b0fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[set].  <br /></td></tr>
<tr class="separator:ga531f78f5822451a8241ba53c368b0fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8286bd19b59695f7903d66aa85223c8" id="r_gac8286bd19b59695f7903d66aa85223c8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gac8286bd19b59695f7903d66aa85223c8">lsm6dsox_fifo_watermark_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gac8286bd19b59695f7903d66aa85223c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[get].  <br /></td></tr>
<tr class="separator:gac8286bd19b59695f7903d66aa85223c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ffc2448ff8de0b861e7b7db5af108d" id="r_ga40ffc2448ff8de0b861e7b7db5af108d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga40ffc2448ff8de0b861e7b7db5af108d">lsm6dsox_compression_algo_init_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga40ffc2448ff8de0b861e7b7db5af108d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO compression feature initialization request [set].  <br /></td></tr>
<tr class="separator:ga40ffc2448ff8de0b861e7b7db5af108d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212ea0e4d330d0fde6dcbb390ec420f7" id="r_ga212ea0e4d330d0fde6dcbb390ec420f7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga212ea0e4d330d0fde6dcbb390ec420f7">lsm6dsox_compression_algo_init_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga212ea0e4d330d0fde6dcbb390ec420f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO compression feature initialization request [get].  <br /></td></tr>
<tr class="separator:ga212ea0e4d330d0fde6dcbb390ec420f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6fb8a4fc440410ef0b9f0d7f35d827" id="r_gacb6fb8a4fc440410ef0b9f0d7f35d827"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gacb6fb8a4fc440410ef0b9f0d7f35d827">lsm6dsox_compression_algo_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga22f1ee3ee6c4044cfccbe1ca7ed04228">lsm6dsox_uncoptr_rate_t</a> val)</td></tr>
<tr class="memdesc:gacb6fb8a4fc440410ef0b9f0d7f35d827"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and configure compression algo.[set].  <br /></td></tr>
<tr class="separator:gacb6fb8a4fc440410ef0b9f0d7f35d827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8eb90f1965a8cd9b3e35b1271968e71" id="r_gaa8eb90f1965a8cd9b3e35b1271968e71"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gaa8eb90f1965a8cd9b3e35b1271968e71">lsm6dsox_compression_algo_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga22f1ee3ee6c4044cfccbe1ca7ed04228">lsm6dsox_uncoptr_rate_t</a> *val)</td></tr>
<tr class="memdesc:gaa8eb90f1965a8cd9b3e35b1271968e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and configure compression algo.[get].  <br /></td></tr>
<tr class="separator:gaa8eb90f1965a8cd9b3e35b1271968e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cb38ba986525a3413e5ee84da8af03" id="r_gaf2cb38ba986525a3413e5ee84da8af03"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gaf2cb38ba986525a3413e5ee84da8af03">lsm6dsox_fifo_virtual_sens_odr_chg_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf2cb38ba986525a3413e5ee84da8af03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables ODR CHANGE virtual sensor to be batched in FIFO.[set].  <br /></td></tr>
<tr class="separator:gaf2cb38ba986525a3413e5ee84da8af03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f147fe702179dcde25b013461f5303" id="r_ga18f147fe702179dcde25b013461f5303"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga18f147fe702179dcde25b013461f5303">lsm6dsox_fifo_virtual_sens_odr_chg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga18f147fe702179dcde25b013461f5303"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables ODR CHANGE virtual sensor to be batched in FIFO.[get].  <br /></td></tr>
<tr class="separator:ga18f147fe702179dcde25b013461f5303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadccc80b9e8e74300feae47425d512404" id="r_gadccc80b9e8e74300feae47425d512404"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gadccc80b9e8e74300feae47425d512404">lsm6dsox_compression_algo_real_time_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gadccc80b9e8e74300feae47425d512404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables compression algorithm runtime.[set].  <br /></td></tr>
<tr class="separator:gadccc80b9e8e74300feae47425d512404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ce82c64e6b699aa9db3c17089d1acc" id="r_gad7ce82c64e6b699aa9db3c17089d1acc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gad7ce82c64e6b699aa9db3c17089d1acc">lsm6dsox_compression_algo_real_time_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad7ce82c64e6b699aa9db3c17089d1acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables compression algorithm runtime. [get].  <br /></td></tr>
<tr class="separator:gad7ce82c64e6b699aa9db3c17089d1acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57904c81a453a419b116feb4ae8affa1" id="r_ga57904c81a453a419b116feb4ae8affa1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga57904c81a453a419b116feb4ae8affa1">lsm6dsox_fifo_stop_on_wtm_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga57904c81a453a419b116feb4ae8affa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[set].  <br /></td></tr>
<tr class="separator:ga57904c81a453a419b116feb4ae8affa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c73c9d2450743f5cf60162840175ba" id="r_gac4c73c9d2450743f5cf60162840175ba"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gac4c73c9d2450743f5cf60162840175ba">lsm6dsox_fifo_stop_on_wtm_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gac4c73c9d2450743f5cf60162840175ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[get].  <br /></td></tr>
<tr class="separator:gac4c73c9d2450743f5cf60162840175ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33f377f5c4182617170dd02526a621c" id="r_gad33f377f5c4182617170dd02526a621c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gad33f377f5c4182617170dd02526a621c">lsm6dsox_fifo_xl_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gacbb0309e7580a0a3706734999076eb97">lsm6dsox_bdr_xl_t</a> val)</td></tr>
<tr class="memdesc:gad33f377f5c4182617170dd02526a621c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[set].  <br /></td></tr>
<tr class="separator:gad33f377f5c4182617170dd02526a621c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b9d55c4e2cdbb12a09316eb6477f73" id="r_ga75b9d55c4e2cdbb12a09316eb6477f73"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga75b9d55c4e2cdbb12a09316eb6477f73">lsm6dsox_fifo_xl_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gacbb0309e7580a0a3706734999076eb97">lsm6dsox_bdr_xl_t</a> *val)</td></tr>
<tr class="memdesc:ga75b9d55c4e2cdbb12a09316eb6477f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[get].  <br /></td></tr>
<tr class="separator:ga75b9d55c4e2cdbb12a09316eb6477f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b24cea7389d47408c45c8ef686a06d" id="r_gaf8b24cea7389d47408c45c8ef686a06d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gaf8b24cea7389d47408c45c8ef686a06d">lsm6dsox_fifo_gy_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga34409f3b0fc4298313e002b063cd590f">lsm6dsox_bdr_gy_t</a> val)</td></tr>
<tr class="memdesc:gaf8b24cea7389d47408c45c8ef686a06d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[set].  <br /></td></tr>
<tr class="separator:gaf8b24cea7389d47408c45c8ef686a06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b7dc090b9f7ba9a9caeb3ca1e5ef0f" id="r_gac5b7dc090b9f7ba9a9caeb3ca1e5ef0f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gac5b7dc090b9f7ba9a9caeb3ca1e5ef0f">lsm6dsox_fifo_gy_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga34409f3b0fc4298313e002b063cd590f">lsm6dsox_bdr_gy_t</a> *val)</td></tr>
<tr class="memdesc:gac5b7dc090b9f7ba9a9caeb3ca1e5ef0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[get].  <br /></td></tr>
<tr class="separator:gac5b7dc090b9f7ba9a9caeb3ca1e5ef0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3616dc14ab529e5269a3c4826bf15ff" id="r_gab3616dc14ab529e5269a3c4826bf15ff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gab3616dc14ab529e5269a3c4826bf15ff">lsm6dsox_fifo_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga8d04f6f6893760988fb6a74c75bccb20">lsm6dsox_fifo_mode_t</a> val)</td></tr>
<tr class="memdesc:gab3616dc14ab529e5269a3c4826bf15ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[set].  <br /></td></tr>
<tr class="separator:gab3616dc14ab529e5269a3c4826bf15ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc8e079c977405d11cfe542faa6592c" id="r_ga6cc8e079c977405d11cfe542faa6592c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga6cc8e079c977405d11cfe542faa6592c">lsm6dsox_fifo_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga8d04f6f6893760988fb6a74c75bccb20">lsm6dsox_fifo_mode_t</a> *val)</td></tr>
<tr class="memdesc:ga6cc8e079c977405d11cfe542faa6592c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[get].  <br /></td></tr>
<tr class="separator:ga6cc8e079c977405d11cfe542faa6592c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3687250087dccfaf7d5619091b254360" id="r_ga3687250087dccfaf7d5619091b254360"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga3687250087dccfaf7d5619091b254360">lsm6dsox_fifo_temp_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga0a39d72304c2decd37c2da09e9b67b23">lsm6dsox_odr_t_batch_t</a> val)</td></tr>
<tr class="memdesc:ga3687250087dccfaf7d5619091b254360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[set].  <br /></td></tr>
<tr class="separator:ga3687250087dccfaf7d5619091b254360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d6d3655a9c2ad41b510816dc58c779" id="r_ga72d6d3655a9c2ad41b510816dc58c779"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga72d6d3655a9c2ad41b510816dc58c779">lsm6dsox_fifo_temp_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga0a39d72304c2decd37c2da09e9b67b23">lsm6dsox_odr_t_batch_t</a> *val)</td></tr>
<tr class="memdesc:ga72d6d3655a9c2ad41b510816dc58c779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[get].  <br /></td></tr>
<tr class="separator:ga72d6d3655a9c2ad41b510816dc58c779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddbeed5849740dd3c71903b2f20c0ad" id="r_ga1ddbeed5849740dd3c71903b2f20c0ad"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga1ddbeed5849740dd3c71903b2f20c0ad">lsm6dsox_fifo_timestamp_decimation_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga28a10082f639384783afe167808fc9fa">lsm6dsox_odr_ts_batch_t</a> val)</td></tr>
<tr class="memdesc:ga1ddbeed5849740dd3c71903b2f20c0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[set].  <br /></td></tr>
<tr class="separator:ga1ddbeed5849740dd3c71903b2f20c0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f1d59119dfad6a9a0bf2eaa6fda075" id="r_ga04f1d59119dfad6a9a0bf2eaa6fda075"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga04f1d59119dfad6a9a0bf2eaa6fda075">lsm6dsox_fifo_timestamp_decimation_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga28a10082f639384783afe167808fc9fa">lsm6dsox_odr_ts_batch_t</a> *val)</td></tr>
<tr class="memdesc:ga04f1d59119dfad6a9a0bf2eaa6fda075"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[get].  <br /></td></tr>
<tr class="separator:ga04f1d59119dfad6a9a0bf2eaa6fda075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa846b0fa68cea4514a7b8bfec098fc" id="r_gacaa846b0fa68cea4514a7b8bfec098fc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gacaa846b0fa68cea4514a7b8bfec098fc">lsm6dsox_fifo_cnt_event_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga18ae9ad8902478eb1d77996d1e72e891">lsm6dsox_trig_counter_bdr_t</a> val)</td></tr>
<tr class="memdesc:gacaa846b0fa68cea4514a7b8bfec098fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the trigger for the internal counter of batching events between XL and gyro.[set].  <br /></td></tr>
<tr class="separator:gacaa846b0fa68cea4514a7b8bfec098fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ee0068ff8bc2eb1a8a13420594eeb6" id="r_gae5ee0068ff8bc2eb1a8a13420594eeb6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gae5ee0068ff8bc2eb1a8a13420594eeb6">lsm6dsox_fifo_cnt_event_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga18ae9ad8902478eb1d77996d1e72e891">lsm6dsox_trig_counter_bdr_t</a> *val)</td></tr>
<tr class="memdesc:gae5ee0068ff8bc2eb1a8a13420594eeb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the trigger for the internal counter of batching events between XL and gyro.[get].  <br /></td></tr>
<tr class="separator:gae5ee0068ff8bc2eb1a8a13420594eeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0172634051cabe2ecd05cb36bfb135b1" id="r_ga0172634051cabe2ecd05cb36bfb135b1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga0172634051cabe2ecd05cb36bfb135b1">lsm6dsox_rst_batch_counter_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga0172634051cabe2ecd05cb36bfb135b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the internal counter of batching vents for a single sensor. This bit is automatically reset to zero if it was set to '1'.[set].  <br /></td></tr>
<tr class="separator:ga0172634051cabe2ecd05cb36bfb135b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff28e299fe39841d9d9df36cf166b2d" id="r_ga9ff28e299fe39841d9d9df36cf166b2d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga9ff28e299fe39841d9d9df36cf166b2d">lsm6dsox_rst_batch_counter_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga9ff28e299fe39841d9d9df36cf166b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the internal counter of batching events for a single sensor. This bit is automatically reset to zero if it was set to '1'.[get].  <br /></td></tr>
<tr class="separator:ga9ff28e299fe39841d9d9df36cf166b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ed2664886b56cedcfff818d23a30e6" id="r_ga27ed2664886b56cedcfff818d23a30e6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga27ed2664886b56cedcfff818d23a30e6">lsm6dsox_batch_counter_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga27ed2664886b56cedcfff818d23a30e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batch data rate counter.[set].  <br /></td></tr>
<tr class="separator:ga27ed2664886b56cedcfff818d23a30e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a1215d3ecfec29964051d3104b40f9" id="r_ga38a1215d3ecfec29964051d3104b40f9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga38a1215d3ecfec29964051d3104b40f9">lsm6dsox_batch_counter_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga38a1215d3ecfec29964051d3104b40f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batch data rate counter.[get].  <br /></td></tr>
<tr class="separator:ga38a1215d3ecfec29964051d3104b40f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188571527176f0a1755a0dd9738e7e11" id="r_ga188571527176f0a1755a0dd9738e7e11"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga188571527176f0a1755a0dd9738e7e11">lsm6dsox_fifo_data_level_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga188571527176f0a1755a0dd9738e7e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of unread sensor data(TAG + 6 bytes) stored in FIFO.[get].  <br /></td></tr>
<tr class="separator:ga188571527176f0a1755a0dd9738e7e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb700685f5c73f019903a2177de05e0" id="r_ga9cb700685f5c73f019903a2177de05e0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga9cb700685f5c73f019903a2177de05e0">lsm6dsox_fifo_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__fifo__status2__t.html">lsm6dsox_fifo_status2_t</a> *val)</td></tr>
<tr class="memdesc:ga9cb700685f5c73f019903a2177de05e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO status.[get].  <br /></td></tr>
<tr class="separator:ga9cb700685f5c73f019903a2177de05e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6d962510e903de4fc2c0a52d12c5d6" id="r_gade6d962510e903de4fc2c0a52d12c5d6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gade6d962510e903de4fc2c0a52d12c5d6">lsm6dsox_fifo_full_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gade6d962510e903de4fc2c0a52d12c5d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart FIFO full status.[get].  <br /></td></tr>
<tr class="separator:gade6d962510e903de4fc2c0a52d12c5d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e38a6b21132156b3c5ae8b8b32a14de" id="r_ga1e38a6b21132156b3c5ae8b8b32a14de"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga1e38a6b21132156b3c5ae8b8b32a14de">lsm6dsox_fifo_ovr_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga1e38a6b21132156b3c5ae8b8b32a14de"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun status.[get].  <br /></td></tr>
<tr class="separator:ga1e38a6b21132156b3c5ae8b8b32a14de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca8793b1b896ba62fd48ba049761791" id="r_ga6ca8793b1b896ba62fd48ba049761791"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga6ca8793b1b896ba62fd48ba049761791">lsm6dsox_fifo_wtm_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga6ca8793b1b896ba62fd48ba049761791"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark status.[get].  <br /></td></tr>
<tr class="separator:ga6ca8793b1b896ba62fd48ba049761791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cc057aa5947ae0216b103417d0b6dd" id="r_ga44cc057aa5947ae0216b103417d0b6dd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga44cc057aa5947ae0216b103417d0b6dd">lsm6dsox_fifo_sensor_tag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga16448832c3bff928781862f228a8f557">lsm6dsox_fifo_tag_t</a> *val)</td></tr>
<tr class="memdesc:ga44cc057aa5947ae0216b103417d0b6dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifies the sensor in FIFO_DATA_OUT.[get].  <br /></td></tr>
<tr class="separator:ga44cc057aa5947ae0216b103417d0b6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6610eec9bbd118b7e35516042ffa32c7" id="r_ga6610eec9bbd118b7e35516042ffa32c7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga6610eec9bbd118b7e35516042ffa32c7">lsm6dsox_fifo_pedo_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga6610eec9bbd118b7e35516042ffa32c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">: Enable FIFO batching of pedometer embedded function values.[set]  <br /></td></tr>
<tr class="separator:ga6610eec9bbd118b7e35516042ffa32c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3215a1d0914a1f2233b95507d57aad7f" id="r_ga3215a1d0914a1f2233b95507d57aad7f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga3215a1d0914a1f2233b95507d57aad7f">lsm6dsox_fifo_pedo_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga3215a1d0914a1f2233b95507d57aad7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching of pedometer embedded function values.[get].  <br /></td></tr>
<tr class="separator:ga3215a1d0914a1f2233b95507d57aad7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfb37cc463a0346c543d1d79c50530f" id="r_ga4cfb37cc463a0346c543d1d79c50530f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga4cfb37cc463a0346c543d1d79c50530f">lsm6dsox_sh_batch_slave_0_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga4cfb37cc463a0346c543d1d79c50530f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of first slave.[set].  <br /></td></tr>
<tr class="separator:ga4cfb37cc463a0346c543d1d79c50530f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984973049c06017ecd1b557a99ae2629" id="r_ga984973049c06017ecd1b557a99ae2629"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga984973049c06017ecd1b557a99ae2629">lsm6dsox_sh_batch_slave_0_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga984973049c06017ecd1b557a99ae2629"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of first slave.[get].  <br /></td></tr>
<tr class="separator:ga984973049c06017ecd1b557a99ae2629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f06f1a78598801b5ff15c5f8ca1840a" id="r_ga7f06f1a78598801b5ff15c5f8ca1840a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga7f06f1a78598801b5ff15c5f8ca1840a">lsm6dsox_sh_batch_slave_1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga7f06f1a78598801b5ff15c5f8ca1840a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of second slave.[set].  <br /></td></tr>
<tr class="separator:ga7f06f1a78598801b5ff15c5f8ca1840a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10513c429c6a4722c0dba5848d94d685" id="r_ga10513c429c6a4722c0dba5848d94d685"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga10513c429c6a4722c0dba5848d94d685">lsm6dsox_sh_batch_slave_1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga10513c429c6a4722c0dba5848d94d685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of second slave.[get].  <br /></td></tr>
<tr class="separator:ga10513c429c6a4722c0dba5848d94d685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601a8313248f3792b7c013cf977682b2" id="r_ga601a8313248f3792b7c013cf977682b2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga601a8313248f3792b7c013cf977682b2">lsm6dsox_sh_batch_slave_2_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga601a8313248f3792b7c013cf977682b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of third slave.[set].  <br /></td></tr>
<tr class="separator:ga601a8313248f3792b7c013cf977682b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e99c3319da3fb70c2e8a45a8fad95df" id="r_ga8e99c3319da3fb70c2e8a45a8fad95df"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga8e99c3319da3fb70c2e8a45a8fad95df">lsm6dsox_sh_batch_slave_2_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga8e99c3319da3fb70c2e8a45a8fad95df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of third slave.[get].  <br /></td></tr>
<tr class="separator:ga8e99c3319da3fb70c2e8a45a8fad95df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e9a946802ccc971b0b89e2ae4d1a3c" id="r_gaf7e9a946802ccc971b0b89e2ae4d1a3c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#gaf7e9a946802ccc971b0b89e2ae4d1a3c">lsm6dsox_sh_batch_slave_3_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf7e9a946802ccc971b0b89e2ae4d1a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of fourth slave.[set].  <br /></td></tr>
<tr class="separator:gaf7e9a946802ccc971b0b89e2ae4d1a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07bf57c8b6f929687843823f9cc08605" id="r_ga07bf57c8b6f929687843823f9cc08605"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__fifo.html#ga07bf57c8b6f929687843823f9cc08605">lsm6dsox_sh_batch_slave_3_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga07bf57c8b6f929687843823f9cc08605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of fourth slave.[get].  <br /></td></tr>
<tr class="separator:ga07bf57c8b6f929687843823f9cc08605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86493ee65cf5d419aaf8a665500b85c" id="r_gab86493ee65cf5d419aaf8a665500b85c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#gab86493ee65cf5d419aaf8a665500b85c">lsm6dsox_den_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab326a243e2fa446a5d09190e13d31856">lsm6dsox_den_mode_t</a> val)</td></tr>
<tr class="memdesc:gab86493ee65cf5d419aaf8a665500b85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN functionality marking mode.[set].  <br /></td></tr>
<tr class="separator:gab86493ee65cf5d419aaf8a665500b85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f302c5adb577abf35e076873211bc4" id="r_ga09f302c5adb577abf35e076873211bc4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#ga09f302c5adb577abf35e076873211bc4">lsm6dsox_den_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab326a243e2fa446a5d09190e13d31856">lsm6dsox_den_mode_t</a> *val)</td></tr>
<tr class="memdesc:ga09f302c5adb577abf35e076873211bc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN functionality marking mode.[get].  <br /></td></tr>
<tr class="separator:ga09f302c5adb577abf35e076873211bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd041b52acd92cdf33a266a83337314" id="r_ga9dd041b52acd92cdf33a266a83337314"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#ga9dd041b52acd92cdf33a266a83337314">lsm6dsox_den_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga7a484f80072a9b4878977e994d059d23">lsm6dsox_den_lh_t</a> val)</td></tr>
<tr class="memdesc:ga9dd041b52acd92cdf33a266a83337314"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN active level configuration.[set].  <br /></td></tr>
<tr class="separator:ga9dd041b52acd92cdf33a266a83337314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe334401e0a97a1dc4640b60d2b520f" id="r_gaabe334401e0a97a1dc4640b60d2b520f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#gaabe334401e0a97a1dc4640b60d2b520f">lsm6dsox_den_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga7a484f80072a9b4878977e994d059d23">lsm6dsox_den_lh_t</a> *val)</td></tr>
<tr class="memdesc:gaabe334401e0a97a1dc4640b60d2b520f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN active level configuration.[get].  <br /></td></tr>
<tr class="separator:gaabe334401e0a97a1dc4640b60d2b520f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506a99f5b1e9935e36647d1ff43b14e2" id="r_ga506a99f5b1e9935e36647d1ff43b14e2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#ga506a99f5b1e9935e36647d1ff43b14e2">lsm6dsox_den_enable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gac05bce39ab3ec02747e67c7c8e228b77">lsm6dsox_den_xl_g_t</a> val)</td></tr>
<tr class="memdesc:ga506a99f5b1e9935e36647d1ff43b14e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN enable.[set].  <br /></td></tr>
<tr class="separator:ga506a99f5b1e9935e36647d1ff43b14e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad265f5dad832bcf885f64e40e6bd99f2" id="r_gad265f5dad832bcf885f64e40e6bd99f2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#gad265f5dad832bcf885f64e40e6bd99f2">lsm6dsox_den_enable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gac05bce39ab3ec02747e67c7c8e228b77">lsm6dsox_den_xl_g_t</a> *val)</td></tr>
<tr class="memdesc:gad265f5dad832bcf885f64e40e6bd99f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN enable.[get].  <br /></td></tr>
<tr class="separator:gad265f5dad832bcf885f64e40e6bd99f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9f416b150568a74b7dbc0707f16ea7" id="r_ga8c9f416b150568a74b7dbc0707f16ea7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#ga8c9f416b150568a74b7dbc0707f16ea7">lsm6dsox_den_mark_axis_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga8c9f416b150568a74b7dbc0707f16ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of X-axis.[set].  <br /></td></tr>
<tr class="separator:ga8c9f416b150568a74b7dbc0707f16ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a4ff19d949407a9b1462f1073e12e5" id="r_ga31a4ff19d949407a9b1462f1073e12e5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#ga31a4ff19d949407a9b1462f1073e12e5">lsm6dsox_den_mark_axis_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga31a4ff19d949407a9b1462f1073e12e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of X-axis.[get].  <br /></td></tr>
<tr class="separator:ga31a4ff19d949407a9b1462f1073e12e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe69bef2ee1ce59fede9765803ed830" id="r_ga1fe69bef2ee1ce59fede9765803ed830"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#ga1fe69bef2ee1ce59fede9765803ed830">lsm6dsox_den_mark_axis_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga1fe69bef2ee1ce59fede9765803ed830"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Y-axis.[set].  <br /></td></tr>
<tr class="separator:ga1fe69bef2ee1ce59fede9765803ed830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec72332bcac680c80ce1528b3ac5b5ca" id="r_gaec72332bcac680c80ce1528b3ac5b5ca"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#gaec72332bcac680c80ce1528b3ac5b5ca">lsm6dsox_den_mark_axis_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaec72332bcac680c80ce1528b3ac5b5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Y-axis.[get].  <br /></td></tr>
<tr class="separator:gaec72332bcac680c80ce1528b3ac5b5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a244403e6deb670b9775bebf64787f" id="r_ga91a244403e6deb670b9775bebf64787f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#ga91a244403e6deb670b9775bebf64787f">lsm6dsox_den_mark_axis_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga91a244403e6deb670b9775bebf64787f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Z-axis.[set].  <br /></td></tr>
<tr class="separator:ga91a244403e6deb670b9775bebf64787f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34e7c073a175e70cc47ea2147910eb7" id="r_gaf34e7c073a175e70cc47ea2147910eb7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__DEN__functionality.html#gaf34e7c073a175e70cc47ea2147910eb7">lsm6dsox_den_mark_axis_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaf34e7c073a175e70cc47ea2147910eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Z-axis.[get].  <br /></td></tr>
<tr class="separator:gaf34e7c073a175e70cc47ea2147910eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ae48c3e9bbf60489cffcc57f0529d7" id="r_ga86ae48c3e9bbf60489cffcc57f0529d7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Pedometer.html#ga86ae48c3e9bbf60489cffcc57f0529d7">lsm6dsox_pedo_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga9d0e5e360e754906b0caf5285840c3fc">lsm6dsox_pedo_md_t</a> val)</td></tr>
<tr class="memdesc:ga86ae48c3e9bbf60489cffcc57f0529d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pedometer algorithm.[set].  <br /></td></tr>
<tr class="separator:ga86ae48c3e9bbf60489cffcc57f0529d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ce7249b23b1474906775186ef8fe8f" id="r_ga38ce7249b23b1474906775186ef8fe8f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Pedometer.html#ga38ce7249b23b1474906775186ef8fe8f">lsm6dsox_pedo_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga9d0e5e360e754906b0caf5285840c3fc">lsm6dsox_pedo_md_t</a> *val)</td></tr>
<tr class="memdesc:ga38ce7249b23b1474906775186ef8fe8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pedometer algorithm.[get].  <br /></td></tr>
<tr class="separator:ga38ce7249b23b1474906775186ef8fe8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cbe44e93fedb860debe37623b1051b9" id="r_ga5cbe44e93fedb860debe37623b1051b9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Pedometer.html#ga5cbe44e93fedb860debe37623b1051b9">lsm6dsox_pedo_step_detect_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga5cbe44e93fedb860debe37623b1051b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for step detection.[get].  <br /></td></tr>
<tr class="separator:ga5cbe44e93fedb860debe37623b1051b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a9835374cb702f1f1a9e9856a4ead7" id="r_gac5a9835374cb702f1f1a9e9856a4ead7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Pedometer.html#gac5a9835374cb702f1f1a9e9856a4ead7">lsm6dsox_pedo_debounce_steps_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gac5a9835374cb702f1f1a9e9856a4ead7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pedometer debounce configuration register (r/w).[set].  <br /></td></tr>
<tr class="separator:gac5a9835374cb702f1f1a9e9856a4ead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac533f418705618c7e8211d96527ed1e0" id="r_gac533f418705618c7e8211d96527ed1e0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Pedometer.html#gac533f418705618c7e8211d96527ed1e0">lsm6dsox_pedo_debounce_steps_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gac533f418705618c7e8211d96527ed1e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pedometer debounce configuration register (r/w).[get].  <br /></td></tr>
<tr class="separator:gac533f418705618c7e8211d96527ed1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac91300fdff4a5e540d0234d3a2b23b4c" id="r_gac91300fdff4a5e540d0234d3a2b23b4c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Pedometer.html#gac91300fdff4a5e540d0234d3a2b23b4c">lsm6dsox_pedo_steps_period_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:gac91300fdff4a5e540d0234d3a2b23b4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time period register for step detection on delta time (r/w).[set].  <br /></td></tr>
<tr class="separator:gac91300fdff4a5e540d0234d3a2b23b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad501ee11f76dc3087d207336a0b2197e" id="r_gad501ee11f76dc3087d207336a0b2197e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Pedometer.html#gad501ee11f76dc3087d207336a0b2197e">lsm6dsox_pedo_steps_period_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gad501ee11f76dc3087d207336a0b2197e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time period register for step detection on delta time (r/w).[get].  <br /></td></tr>
<tr class="separator:gad501ee11f76dc3087d207336a0b2197e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942f830d83a65d36e2f4398abcce57a5" id="r_ga942f830d83a65d36e2f4398abcce57a5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Pedometer.html#ga942f830d83a65d36e2f4398abcce57a5">lsm6dsox_pedo_int_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga57b8886ff416a3a79dc1d3ee20d18274">lsm6dsox_carry_count_en_t</a> val)</td></tr>
<tr class="memdesc:ga942f830d83a65d36e2f4398abcce57a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when user wants to generate interrupt on count overflow event/every step.[set].  <br /></td></tr>
<tr class="separator:ga942f830d83a65d36e2f4398abcce57a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf15c6567849364158b01930a882da26" id="r_gaaf15c6567849364158b01930a882da26"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Pedometer.html#gaaf15c6567849364158b01930a882da26">lsm6dsox_pedo_int_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga57b8886ff416a3a79dc1d3ee20d18274">lsm6dsox_carry_count_en_t</a> *val)</td></tr>
<tr class="memdesc:gaaf15c6567849364158b01930a882da26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when user wants to generate interrupt on count overflow event/every step.[get].  <br /></td></tr>
<tr class="separator:gaaf15c6567849364158b01930a882da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f521029d79264b9fabd32c31d200437" id="r_ga7f521029d79264b9fabd32c31d200437"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__significant__motion.html#ga7f521029d79264b9fabd32c31d200437">lsm6dsox_motion_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga7f521029d79264b9fabd32c31d200437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for significant motion detection.[get].  <br /></td></tr>
<tr class="separator:ga7f521029d79264b9fabd32c31d200437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f81b278c21bdbaa9fabe9b9e72930ec" id="r_ga1f81b278c21bdbaa9fabe9b9e72930ec"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__tilt__detection.html#ga1f81b278c21bdbaa9fabe9b9e72930ec">lsm6dsox_tilt_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga1f81b278c21bdbaa9fabe9b9e72930ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for tilt detection.[get].  <br /></td></tr>
<tr class="separator:ga1f81b278c21bdbaa9fabe9b9e72930ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6729d0c318d8ab931a85c976e8fd12b6" id="r_ga6729d0c318d8ab931a85c976e8fd12b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga6729d0c318d8ab931a85c976e8fd12b6">lsm6dsox_sh_mag_sensitivity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga6729d0c318d8ab931a85c976e8fd12b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External magnetometer sensitivity value register for Sensor hub.[set].  <br /></td></tr>
<tr class="separator:ga6729d0c318d8ab931a85c976e8fd12b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0c980fd93f6955be4978bbfc567b4b" id="r_ga7e0c980fd93f6955be4978bbfc567b4b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga7e0c980fd93f6955be4978bbfc567b4b">lsm6dsox_sh_mag_sensitivity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga7e0c980fd93f6955be4978bbfc567b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">External magnetometer sensitivity value register for Sensor hub.[get].  <br /></td></tr>
<tr class="separator:ga7e0c980fd93f6955be4978bbfc567b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975cce5457c7ab1607e08315c576a75f" id="r_ga975cce5457c7ab1607e08315c576a75f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga975cce5457c7ab1607e08315c576a75f">lsm6dsox_mlc_mag_sensitivity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga975cce5457c7ab1607e08315c576a75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External magnetometer sensitivity value register for Machine Learning Core.[set].  <br /></td></tr>
<tr class="separator:ga975cce5457c7ab1607e08315c576a75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f4ad1153d5b0dfe29ae238593e48b8" id="r_ga71f4ad1153d5b0dfe29ae238593e48b8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga71f4ad1153d5b0dfe29ae238593e48b8">lsm6dsox_mlc_mag_sensitivity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga71f4ad1153d5b0dfe29ae238593e48b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External magnetometer sensitivity value register for Machine Learning Core.[get].  <br /></td></tr>
<tr class="separator:ga71f4ad1153d5b0dfe29ae238593e48b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcaa4c6507c1968440136b4a075de6c7" id="r_gabcaa4c6507c1968440136b4a075de6c7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gabcaa4c6507c1968440136b4a075de6c7">lsm6dsox_mag_offset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:gabcaa4c6507c1968440136b4a075de6c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for hard-iron compensation register (r/w).[set].  <br /></td></tr>
<tr class="separator:gabcaa4c6507c1968440136b4a075de6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647e5c0fa985927ca9eaff688f2aa069" id="r_ga647e5c0fa985927ca9eaff688f2aa069"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga647e5c0fa985927ca9eaff688f2aa069">lsm6dsox_mag_offset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga647e5c0fa985927ca9eaff688f2aa069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for hard-iron compensation register (r/w).[get].  <br /></td></tr>
<tr class="separator:ga647e5c0fa985927ca9eaff688f2aa069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d94d277b9374df0eaadb5da66534ce" id="r_ga13d94d277b9374df0eaadb5da66534ce"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga13d94d277b9374df0eaadb5da66534ce">lsm6dsox_mag_soft_iron_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga13d94d277b9374df0eaadb5da66534ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft-iron (3x3 symmetric) matrix correction register (r/w). The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).[set].  <br /></td></tr>
<tr class="separator:ga13d94d277b9374df0eaadb5da66534ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a01bb134c2f046d821892ab33661d55" id="r_ga2a01bb134c2f046d821892ab33661d55"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga2a01bb134c2f046d821892ab33661d55">lsm6dsox_mag_soft_iron_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga2a01bb134c2f046d821892ab33661d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft-iron (3x3 symmetric) matrix correction register (r/w). The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits.[get].  <br /></td></tr>
<tr class="separator:ga2a01bb134c2f046d821892ab33661d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b57edc9df57c13934335dccccd02b55" id="r_ga3b57edc9df57c13934335dccccd02b55"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga3b57edc9df57c13934335dccccd02b55">lsm6dsox_mag_z_orient_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga22bc34194eddf7b08a08d16639ec3577">lsm6dsox_mag_z_axis_t</a> val)</td></tr>
<tr class="memdesc:ga3b57edc9df57c13934335dccccd02b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set].  <br /></td></tr>
<tr class="separator:ga3b57edc9df57c13934335dccccd02b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230da27b573beb55a6baea4bbb603d2b" id="r_ga230da27b573beb55a6baea4bbb603d2b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga230da27b573beb55a6baea4bbb603d2b">lsm6dsox_mag_z_orient_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga22bc34194eddf7b08a08d16639ec3577">lsm6dsox_mag_z_axis_t</a> *val)</td></tr>
<tr class="memdesc:ga230da27b573beb55a6baea4bbb603d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get].  <br /></td></tr>
<tr class="separator:ga230da27b573beb55a6baea4bbb603d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25ce34e6d5f9f102613dc4ddf00a6dd" id="r_gaa25ce34e6d5f9f102613dc4ddf00a6dd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gaa25ce34e6d5f9f102613dc4ddf00a6dd">lsm6dsox_mag_y_orient_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gae223fdc69eec03b57d447a2503e7b21c">lsm6dsox_mag_y_axis_t</a> val)</td></tr>
<tr class="memdesc:gaa25ce34e6d5f9f102613dc4ddf00a6dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set].  <br /></td></tr>
<tr class="separator:gaa25ce34e6d5f9f102613dc4ddf00a6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563ba6ba404fac55598b52aaee579a3d" id="r_ga563ba6ba404fac55598b52aaee579a3d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga563ba6ba404fac55598b52aaee579a3d">lsm6dsox_mag_y_orient_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gae223fdc69eec03b57d447a2503e7b21c">lsm6dsox_mag_y_axis_t</a> *val)</td></tr>
<tr class="memdesc:ga563ba6ba404fac55598b52aaee579a3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get].  <br /></td></tr>
<tr class="separator:ga563ba6ba404fac55598b52aaee579a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23610f4120439984abd0168ab171e1e7" id="r_ga23610f4120439984abd0168ab171e1e7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#ga23610f4120439984abd0168ab171e1e7">lsm6dsox_mag_x_orient_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gae962abdaf4869516ca83a64dad1a64ca">lsm6dsox_mag_x_axis_t</a> val)</td></tr>
<tr class="memdesc:ga23610f4120439984abd0168ab171e1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set].  <br /></td></tr>
<tr class="separator:ga23610f4120439984abd0168ab171e1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71d235278b589cc7951bc495c02f024" id="r_gad71d235278b589cc7951bc495c02f024"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__.html#gad71d235278b589cc7951bc495c02f024">lsm6dsox_mag_x_orient_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gae962abdaf4869516ca83a64dad1a64ca">lsm6dsox_mag_x_axis_t</a> *val)</td></tr>
<tr class="memdesc:gad71d235278b589cc7951bc495c02f024"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get].  <br /></td></tr>
<tr class="separator:gad71d235278b589cc7951bc495c02f024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729fac8fb69cf0a13ec2f5bbb025a46a" id="r_ga729fac8fb69cf0a13ec2f5bbb025a46a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga729fac8fb69cf0a13ec2f5bbb025a46a">lsm6dsox_long_cnt_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga729fac8fb69cf0a13ec2f5bbb025a46a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for FSM long counter timeout interrupt event.[get].  <br /></td></tr>
<tr class="separator:ga729fac8fb69cf0a13ec2f5bbb025a46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga092636158277fc04343b31d8f6ea0777" id="r_ga092636158277fc04343b31d8f6ea0777"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga092636158277fc04343b31d8f6ea0777">lsm6dsox_fsm_enable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__emb__fsm__enable__t.html">lsm6dsox_emb_fsm_enable_t</a> *val)</td></tr>
<tr class="memdesc:ga092636158277fc04343b31d8f6ea0777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine enable.[set].  <br /></td></tr>
<tr class="separator:ga092636158277fc04343b31d8f6ea0777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f6e1bc09022fbc98a7b126971cc03a" id="r_ga06f6e1bc09022fbc98a7b126971cc03a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga06f6e1bc09022fbc98a7b126971cc03a">lsm6dsox_fsm_enable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__emb__fsm__enable__t.html">lsm6dsox_emb_fsm_enable_t</a> *val)</td></tr>
<tr class="memdesc:ga06f6e1bc09022fbc98a7b126971cc03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine enable.[get].  <br /></td></tr>
<tr class="separator:ga06f6e1bc09022fbc98a7b126971cc03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca5617ceda82d8227ea61538a4a75b2" id="r_ga9ca5617ceda82d8227ea61538a4a75b2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga9ca5617ceda82d8227ea61538a4a75b2">lsm6dsox_long_cnt_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga9ca5617ceda82d8227ea61538a4a75b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[set].  <br /></td></tr>
<tr class="separator:ga9ca5617ceda82d8227ea61538a4a75b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f13a4d3b8c98265e4cda4e52d19f972" id="r_ga0f13a4d3b8c98265e4cda4e52d19f972"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga0f13a4d3b8c98265e4cda4e52d19f972">lsm6dsox_long_cnt_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga0f13a4d3b8c98265e4cda4e52d19f972"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[get].  <br /></td></tr>
<tr class="separator:ga0f13a4d3b8c98265e4cda4e52d19f972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28bbc7c02374ef19ff21592bac65c815" id="r_ga28bbc7c02374ef19ff21592bac65c815"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga28bbc7c02374ef19ff21592bac65c815">lsm6dsox_long_clr_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga4ced3b2fc4030ee918ab91cecc893113">lsm6dsox_fsm_lc_clr_t</a> val)</td></tr>
<tr class="memdesc:ga28bbc7c02374ef19ff21592bac65c815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[set].  <br /></td></tr>
<tr class="separator:ga28bbc7c02374ef19ff21592bac65c815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8cea4c91f9f569b4cec2f0033c36f6" id="r_ga3e8cea4c91f9f569b4cec2f0033c36f6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga3e8cea4c91f9f569b4cec2f0033c36f6">lsm6dsox_long_clr_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga4ced3b2fc4030ee918ab91cecc893113">lsm6dsox_fsm_lc_clr_t</a> *val)</td></tr>
<tr class="memdesc:ga3e8cea4c91f9f569b4cec2f0033c36f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[get].  <br /></td></tr>
<tr class="separator:ga3e8cea4c91f9f569b4cec2f0033c36f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ae5fae574ffa9dc1550cd2eecac06a" id="r_gae8ae5fae574ffa9dc1550cd2eecac06a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#gae8ae5fae574ffa9dc1550cd2eecac06a">lsm6dsox_fsm_out_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__fsm__out__t.html">lsm6dsox_fsm_out_t</a> *val)</td></tr>
<tr class="memdesc:gae8ae5fae574ffa9dc1550cd2eecac06a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM output registers[get].  <br /></td></tr>
<tr class="separator:gae8ae5fae574ffa9dc1550cd2eecac06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50474064b6dd59a16e0ddb9420d88886" id="r_ga50474064b6dd59a16e0ddb9420d88886"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga50474064b6dd59a16e0ddb9420d88886">lsm6dsox_fsm_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gaf659378fc8dda2b0543b36d04527efc5">lsm6dsox_fsm_odr_t</a> val)</td></tr>
<tr class="memdesc:ga50474064b6dd59a16e0ddb9420d88886"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[set].  <br /></td></tr>
<tr class="separator:ga50474064b6dd59a16e0ddb9420d88886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca9b841cf5601ca709790de37bd068e" id="r_gaaca9b841cf5601ca709790de37bd068e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#gaaca9b841cf5601ca709790de37bd068e">lsm6dsox_fsm_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gaf659378fc8dda2b0543b36d04527efc5">lsm6dsox_fsm_odr_t</a> *val)</td></tr>
<tr class="memdesc:gaaca9b841cf5601ca709790de37bd068e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[get].  <br /></td></tr>
<tr class="separator:gaaca9b841cf5601ca709790de37bd068e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af1b54512389a93bb4ecbc76bb5bb44" id="r_ga0af1b54512389a93bb4ecbc76bb5bb44"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga0af1b54512389a93bb4ecbc76bb5bb44">lsm6dsox_fsm_init_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga0af1b54512389a93bb4ecbc76bb5bb44"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[set].  <br /></td></tr>
<tr class="separator:ga0af1b54512389a93bb4ecbc76bb5bb44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9619af5baa3c6d84557b1dec2afe1488" id="r_ga9619af5baa3c6d84557b1dec2afe1488"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga9619af5baa3c6d84557b1dec2afe1488">lsm6dsox_fsm_init_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga9619af5baa3c6d84557b1dec2afe1488"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[get].  <br /></td></tr>
<tr class="separator:ga9619af5baa3c6d84557b1dec2afe1488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b58162ec808ef76763638a9a80df42c" id="r_ga4b58162ec808ef76763638a9a80df42c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga4b58162ec808ef76763638a9a80df42c">lsm6dsox_long_cnt_int_value_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga4b58162ec808ef76763638a9a80df42c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[set].  <br /></td></tr>
<tr class="separator:ga4b58162ec808ef76763638a9a80df42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2d7cfda0b8ef92d4c41c3766f65986" id="r_ga3e2d7cfda0b8ef92d4c41c3766f65986"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga3e2d7cfda0b8ef92d4c41c3766f65986">lsm6dsox_long_cnt_int_value_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga3e2d7cfda0b8ef92d4c41c3766f65986"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[get].  <br /></td></tr>
<tr class="separator:ga3e2d7cfda0b8ef92d4c41c3766f65986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2533e0513cb647ac7424f07648de4a" id="r_gabd2533e0513cb647ac7424f07648de4a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#gabd2533e0513cb647ac7424f07648de4a">lsm6dsox_fsm_number_of_programs_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gabd2533e0513cb647ac7424f07648de4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[set].  <br /></td></tr>
<tr class="separator:gabd2533e0513cb647ac7424f07648de4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d26742b93fc2536b237ee22caa62d7b" id="r_ga0d26742b93fc2536b237ee22caa62d7b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#ga0d26742b93fc2536b237ee22caa62d7b">lsm6dsox_fsm_number_of_programs_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga0d26742b93fc2536b237ee22caa62d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[get].  <br /></td></tr>
<tr class="separator:ga0d26742b93fc2536b237ee22caa62d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb23808cb72e0bc7a986ce8a80a70ccb" id="r_gacb23808cb72e0bc7a986ce8a80a70ccb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#gacb23808cb72e0bc7a986ce8a80a70ccb">lsm6dsox_fsm_start_address_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:gacb23808cb72e0bc7a986ce8a80a70ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[set].  <br /></td></tr>
<tr class="separator:gacb23808cb72e0bc7a986ce8a80a70ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28d26f58776915d9ec7170b2776ca31" id="r_gaf28d26f58776915d9ec7170b2776ca31"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__finite__state__machine.html#gaf28d26f58776915d9ec7170b2776ca31">lsm6dsox_fsm_start_address_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gaf28d26f58776915d9ec7170b2776ca31"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[get].  <br /></td></tr>
<tr class="separator:gaf28d26f58776915d9ec7170b2776ca31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e4be472244a23ee0dedcaaccb794ff" id="r_ga80e4be472244a23ee0dedcaaccb794ff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Machine.html#ga80e4be472244a23ee0dedcaaccb794ff">lsm6dsox_mlc_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__mlc__status__mainpage__t.html">lsm6dsox_mlc_status_mainpage_t</a> *val)</td></tr>
<tr class="memdesc:ga80e4be472244a23ee0dedcaaccb794ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine Learning Core status register[get].  <br /></td></tr>
<tr class="separator:ga80e4be472244a23ee0dedcaaccb794ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7778f1c6c8ddc1ac40b9122ad762f9c" id="r_gac7778f1c6c8ddc1ac40b9122ad762f9c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Machine.html#gac7778f1c6c8ddc1ac40b9122ad762f9c">lsm6dsox_mlc_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab99c8554582eb02f969ee415dad9ef24">lsm6dsox_mlc_odr_t</a> val)</td></tr>
<tr class="memdesc:gac7778f1c6c8ddc1ac40b9122ad762f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine Learning Core data rate selection.[set].  <br /></td></tr>
<tr class="separator:gac7778f1c6c8ddc1ac40b9122ad762f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ff329837e8985dca729d3edffccd59" id="r_ga20ff329837e8985dca729d3edffccd59"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Machine.html#ga20ff329837e8985dca729d3edffccd59">lsm6dsox_mlc_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gab99c8554582eb02f969ee415dad9ef24">lsm6dsox_mlc_odr_t</a> *val)</td></tr>
<tr class="memdesc:ga20ff329837e8985dca729d3edffccd59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine Learning Core data rate selection.[get].  <br /></td></tr>
<tr class="separator:ga20ff329837e8985dca729d3edffccd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8b0dc100bfee2cc7c787f0188fc260" id="r_ga7d8b0dc100bfee2cc7c787f0188fc260"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga7d8b0dc100bfee2cc7c787f0188fc260">lsm6dsox_sh_read_data_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__emb__sh__read__t.html">lsm6dsox_emb_sh_read_t</a> *val, uint8_t len)</td></tr>
<tr class="memdesc:ga7d8b0dc100bfee2cc7c787f0188fc260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub output registers.[get].  <br /></td></tr>
<tr class="separator:ga7d8b0dc100bfee2cc7c787f0188fc260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef8da4d58e98351dca037621df6e954" id="r_gafef8da4d58e98351dca037621df6e954"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#gafef8da4d58e98351dca037621df6e954">lsm6dsox_sh_slave_connected_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gaf4139b2a23d3adc588a6d4d97b54114b">lsm6dsox_aux_sens_on_t</a> val)</td></tr>
<tr class="memdesc:gafef8da4d58e98351dca037621df6e954"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of external sensors to be read by the sensor hub.[set].  <br /></td></tr>
<tr class="separator:gafef8da4d58e98351dca037621df6e954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fcfb4070a710f4cf514ec9c17b859e" id="r_ga11fcfb4070a710f4cf514ec9c17b859e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga11fcfb4070a710f4cf514ec9c17b859e">lsm6dsox_sh_slave_connected_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gaf4139b2a23d3adc588a6d4d97b54114b">lsm6dsox_aux_sens_on_t</a> *val)</td></tr>
<tr class="memdesc:ga11fcfb4070a710f4cf514ec9c17b859e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of external sensors to be read by the sensor hub.[get].  <br /></td></tr>
<tr class="separator:ga11fcfb4070a710f4cf514ec9c17b859e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0d824743b6f2e630c2fd0820493b6d" id="r_gaff0d824743b6f2e630c2fd0820493b6d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#gaff0d824743b6f2e630c2fd0820493b6d">lsm6dsox_sh_master_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaff0d824743b6f2e630c2fd0820493b6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub I2C master enable.[set].  <br /></td></tr>
<tr class="separator:gaff0d824743b6f2e630c2fd0820493b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6cc508a916a3901432368ccb658c2e" id="r_ga9b6cc508a916a3901432368ccb658c2e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga9b6cc508a916a3901432368ccb658c2e">lsm6dsox_sh_master_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga9b6cc508a916a3901432368ccb658c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub I2C master enable.[get].  <br /></td></tr>
<tr class="separator:ga9b6cc508a916a3901432368ccb658c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ccf457fea62db10dc1c63ee35e97f5" id="r_ga36ccf457fea62db10dc1c63ee35e97f5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga36ccf457fea62db10dc1c63ee35e97f5">lsm6dsox_sh_pin_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gadcccd9bee4ae9540731e1bcfdad8ac70">lsm6dsox_shub_pu_en_t</a> val)</td></tr>
<tr class="memdesc:ga36ccf457fea62db10dc1c63ee35e97f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master I2C pull-up enable.[set].  <br /></td></tr>
<tr class="separator:ga36ccf457fea62db10dc1c63ee35e97f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e64d67aa2ab7f29e00afe8808ddbdd" id="r_ga24e64d67aa2ab7f29e00afe8808ddbdd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga24e64d67aa2ab7f29e00afe8808ddbdd">lsm6dsox_sh_pin_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gadcccd9bee4ae9540731e1bcfdad8ac70">lsm6dsox_shub_pu_en_t</a> *val)</td></tr>
<tr class="memdesc:ga24e64d67aa2ab7f29e00afe8808ddbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master I2C pull-up enable.[get].  <br /></td></tr>
<tr class="separator:ga24e64d67aa2ab7f29e00afe8808ddbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcecd45fbefe5fd7f4b7e7745896199" id="r_gabfcecd45fbefe5fd7f4b7e7745896199"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#gabfcecd45fbefe5fd7f4b7e7745896199">lsm6dsox_sh_pass_through_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gabfcecd45fbefe5fd7f4b7e7745896199"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface pass-through.[set].  <br /></td></tr>
<tr class="separator:gabfcecd45fbefe5fd7f4b7e7745896199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66f82fa1603ffaec87450909ad7b944" id="r_gaa66f82fa1603ffaec87450909ad7b944"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#gaa66f82fa1603ffaec87450909ad7b944">lsm6dsox_sh_pass_through_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaa66f82fa1603ffaec87450909ad7b944"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface pass-through.[get].  <br /></td></tr>
<tr class="separator:gaa66f82fa1603ffaec87450909ad7b944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe87bfe7fd1349b2fd45bdbbac4917b" id="r_ga8fe87bfe7fd1349b2fd45bdbbac4917b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga8fe87bfe7fd1349b2fd45bdbbac4917b">lsm6dsox_sh_syncro_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga0e2f9fae1dd120f94a48359498cbf13e">lsm6dsox_start_config_t</a> val)</td></tr>
<tr class="memdesc:ga8fe87bfe7fd1349b2fd45bdbbac4917b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub trigger signal selection.[set].  <br /></td></tr>
<tr class="separator:ga8fe87bfe7fd1349b2fd45bdbbac4917b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f91a104e1767fb4cf537007e28a933" id="r_gaf9f91a104e1767fb4cf537007e28a933"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#gaf9f91a104e1767fb4cf537007e28a933">lsm6dsox_sh_syncro_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga0e2f9fae1dd120f94a48359498cbf13e">lsm6dsox_start_config_t</a> *val)</td></tr>
<tr class="memdesc:gaf9f91a104e1767fb4cf537007e28a933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub trigger signal selection.[get].  <br /></td></tr>
<tr class="separator:gaf9f91a104e1767fb4cf537007e28a933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47889074459167213b304386cd315108" id="r_ga47889074459167213b304386cd315108"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga47889074459167213b304386cd315108">lsm6dsox_sh_write_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga3a2fb963749e2313bf2510512905f4e4">lsm6dsox_write_once_t</a> val)</td></tr>
<tr class="memdesc:ga47889074459167213b304386cd315108"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave 0 write operation is performed only at the first sensor hub cycle.[set].  <br /></td></tr>
<tr class="separator:ga47889074459167213b304386cd315108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1247fe649c3df84c057153a5399b7235" id="r_ga1247fe649c3df84c057153a5399b7235"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga1247fe649c3df84c057153a5399b7235">lsm6dsox_sh_write_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga3a2fb963749e2313bf2510512905f4e4">lsm6dsox_write_once_t</a> *val)</td></tr>
<tr class="memdesc:ga1247fe649c3df84c057153a5399b7235"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave 0 write operation is performed only at the first sensor hub cycle.[get].  <br /></td></tr>
<tr class="separator:ga1247fe649c3df84c057153a5399b7235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f53df78c2e02face82c985d5a1cd3a7" id="r_ga0f53df78c2e02face82c985d5a1cd3a7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga0f53df78c2e02face82c985d5a1cd3a7">lsm6dsox_sh_reset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx)</td></tr>
<tr class="memdesc:ga0f53df78c2e02face82c985d5a1cd3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Master logic and output registers.[set].  <br /></td></tr>
<tr class="separator:ga0f53df78c2e02face82c985d5a1cd3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665d3e0ae76104ec7c53d3d0fbe98e72" id="r_ga665d3e0ae76104ec7c53d3d0fbe98e72"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga665d3e0ae76104ec7c53d3d0fbe98e72">lsm6dsox_sh_reset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga665d3e0ae76104ec7c53d3d0fbe98e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Master logic and output registers.[get].  <br /></td></tr>
<tr class="separator:ga665d3e0ae76104ec7c53d3d0fbe98e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a7908715ccad89e4cfb112da1de17e" id="r_gac9a7908715ccad89e4cfb112da1de17e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#gac9a7908715ccad89e4cfb112da1de17e">lsm6dsox_sh_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga4e8c8cb8fa7a1e113ffa6373b014df08">lsm6dsox_shub_odr_t</a> val)</td></tr>
<tr class="memdesc:gac9a7908715ccad89e4cfb112da1de17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rate at which the master communicates.[set].  <br /></td></tr>
<tr class="separator:gac9a7908715ccad89e4cfb112da1de17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1047c673b1920c4c92a150633a6f2fc" id="r_gae1047c673b1920c4c92a150633a6f2fc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#gae1047c673b1920c4c92a150633a6f2fc">lsm6dsox_sh_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga4e8c8cb8fa7a1e113ffa6373b014df08">lsm6dsox_shub_odr_t</a> *val)</td></tr>
<tr class="memdesc:gae1047c673b1920c4c92a150633a6f2fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rate at which the master communicates.[get].  <br /></td></tr>
<tr class="separator:gae1047c673b1920c4c92a150633a6f2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43822872a251e6a4df8174e0ff216d4b" id="r_ga43822872a251e6a4df8174e0ff216d4b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga43822872a251e6a4df8174e0ff216d4b">lsm6dsox_sh_cfg_write</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__sh__cfg__write__t.html">lsm6dsox_sh_cfg_write_t</a> *val)</td></tr>
<tr class="memdesc:ga43822872a251e6a4df8174e0ff216d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write.[set].  <br /></td></tr>
<tr class="separator:ga43822872a251e6a4df8174e0ff216d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763b34e99c9de6309bcc24ba1edf1e5d" id="r_ga763b34e99c9de6309bcc24ba1edf1e5d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga763b34e99c9de6309bcc24ba1edf1e5d">lsm6dsox_sh_slv0_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__sh__cfg__read__t.html">lsm6dsox_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga763b34e99c9de6309bcc24ba1edf1e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a read.[set].  <br /></td></tr>
<tr class="separator:ga763b34e99c9de6309bcc24ba1edf1e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322c34cee7f2e8f769594acba0cfc698" id="r_ga322c34cee7f2e8f769594acba0cfc698"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga322c34cee7f2e8f769594acba0cfc698">lsm6dsox_sh_slv1_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__sh__cfg__read__t.html">lsm6dsox_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga322c34cee7f2e8f769594acba0cfc698"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write/read.[set].  <br /></td></tr>
<tr class="separator:ga322c34cee7f2e8f769594acba0cfc698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aba8b5250a0a70517a28824144169e4" id="r_ga3aba8b5250a0a70517a28824144169e4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga3aba8b5250a0a70517a28824144169e4">lsm6dsox_sh_slv2_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__sh__cfg__read__t.html">lsm6dsox_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga3aba8b5250a0a70517a28824144169e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write/read.[set].  <br /></td></tr>
<tr class="separator:ga3aba8b5250a0a70517a28824144169e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c819a85d0ab5b63464fae8ee7e6fa7" id="r_ga97c819a85d0ab5b63464fae8ee7e6fa7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#ga97c819a85d0ab5b63464fae8ee7e6fa7">lsm6dsox_sh_slv3_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__sh__cfg__read__t.html">lsm6dsox_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga97c819a85d0ab5b63464fae8ee7e6fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write/read.[set].  <br /></td></tr>
<tr class="separator:ga97c819a85d0ab5b63464fae8ee7e6fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e143a330a5ef500b6de6b2408cfd01" id="r_gaf0e143a330a5ef500b6de6b2408cfd01"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__LSM6DSOX__Sensor__hub.html#gaf0e143a330a5ef500b6de6b2408cfd01">lsm6dsox_sh_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__status__master__t.html">lsm6dsox_status_master_t</a> *val)</td></tr>
<tr class="memdesc:gaf0e143a330a5ef500b6de6b2408cfd01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub source register.[get].  <br /></td></tr>
<tr class="separator:gaf0e143a330a5ef500b6de6b2408cfd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b91dc88377beb92baee58036dbfcc4e" id="r_ga1b91dc88377beb92baee58036dbfcc4e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#ga1b91dc88377beb92baee58036dbfcc4e">lsm6dsox_s4s_tph_res_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gadec3eb4c4672b098e61bf535e747d596">lsm6dsox_s4s_tph_res_t</a> val)</td></tr>
<tr class="memdesc:ga1b91dc88377beb92baee58036dbfcc4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_tph_res: [set] Sensor synchronization time frame resolution  <br /></td></tr>
<tr class="separator:ga1b91dc88377beb92baee58036dbfcc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0547ad88c5d43519952ceb43da00628b" id="r_ga0547ad88c5d43519952ceb43da00628b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#ga0547ad88c5d43519952ceb43da00628b">lsm6dsox_s4s_tph_res_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#gadec3eb4c4672b098e61bf535e747d596">lsm6dsox_s4s_tph_res_t</a> *val)</td></tr>
<tr class="memdesc:ga0547ad88c5d43519952ceb43da00628b"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_tph_res: [get] Sensor synchronization time frame resolution  <br /></td></tr>
<tr class="separator:ga0547ad88c5d43519952ceb43da00628b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6347a04d6e500b150d3f43c950735a6c" id="r_ga6347a04d6e500b150d3f43c950735a6c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#ga6347a04d6e500b150d3f43c950735a6c">lsm6dsox_s4s_tph_val_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga6347a04d6e500b150d3f43c950735a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_tph_val: [set] Sensor synchronization time frame  <br /></td></tr>
<tr class="separator:ga6347a04d6e500b150d3f43c950735a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881339979757be90e78b04acf671a4b0" id="r_ga881339979757be90e78b04acf671a4b0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#ga881339979757be90e78b04acf671a4b0">lsm6dsox_s4s_tph_val_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga881339979757be90e78b04acf671a4b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_tph_val: [get] Sensor synchronization time frame.  <br /></td></tr>
<tr class="separator:ga881339979757be90e78b04acf671a4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9363ddd62df51db9fec6d769eb5f03ec" id="r_ga9363ddd62df51db9fec6d769eb5f03ec"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#ga9363ddd62df51db9fec6d769eb5f03ec">lsm6dsox_s4s_res_ratio_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga43b1d20eb754b986003af3fd1895163b">lsm6dsox_s4s_res_ratio_t</a> val)</td></tr>
<tr class="memdesc:ga9363ddd62df51db9fec6d769eb5f03ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_res_ratio: [set]Sensor synchronization resolution ratio register.  <br /></td></tr>
<tr class="separator:ga9363ddd62df51db9fec6d769eb5f03ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41c488f734f88842a7191cb7af6a793" id="r_gae41c488f734f88842a7191cb7af6a793"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#gae41c488f734f88842a7191cb7af6a793">lsm6dsox_s4s_res_ratio_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga43b1d20eb754b986003af3fd1895163b">lsm6dsox_s4s_res_ratio_t</a> *val)</td></tr>
<tr class="memdesc:gae41c488f734f88842a7191cb7af6a793"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_res_ratio: [get]Sensor synchronization resolution ratio register.  <br /></td></tr>
<tr class="separator:gae41c488f734f88842a7191cb7af6a793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074d4ab8e5a923a4faca496e3dc76423" id="r_ga074d4ab8e5a923a4faca496e3dc76423"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#ga074d4ab8e5a923a4faca496e3dc76423">lsm6dsox_s4s_command_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga074d4ab8e5a923a4faca496e3dc76423"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_command: [set] s4s master command.  <br /></td></tr>
<tr class="separator:ga074d4ab8e5a923a4faca496e3dc76423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101a5446e185481df341978932c17e93" id="r_ga101a5446e185481df341978932c17e93"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#ga101a5446e185481df341978932c17e93">lsm6dsox_s4s_command_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga101a5446e185481df341978932c17e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_command: [get] s4s master command.  <br /></td></tr>
<tr class="separator:ga101a5446e185481df341978932c17e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a80ecd5e6b1e821c8b8a3d6abcce0d" id="r_gac6a80ecd5e6b1e821c8b8a3d6abcce0d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#gac6a80ecd5e6b1e821c8b8a3d6abcce0d">lsm6dsox_s4s_dt_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gac6a80ecd5e6b1e821c8b8a3d6abcce0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_dt: [set] S4S DT register.  <br /></td></tr>
<tr class="separator:gac6a80ecd5e6b1e821c8b8a3d6abcce0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada56c9de13ebdc5f29e3a5eb5dd3966a" id="r_gada56c9de13ebdc5f29e3a5eb5dd3966a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Sensors.html#gada56c9de13ebdc5f29e3a5eb5dd3966a">lsm6dsox_s4s_dt_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gada56c9de13ebdc5f29e3a5eb5dd3966a"><td class="mdescLeft">&#160;</td><td class="mdescRight">s4s_dt: [get] S4S DT register.  <br /></td></tr>
<tr class="separator:gada56c9de13ebdc5f29e3a5eb5dd3966a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3121f528bc6eee54e4028373b5e4f9bf" id="r_ga3121f528bc6eee54e4028373b5e4f9bf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga3121f528bc6eee54e4028373b5e4f9bf">lsm6dsox_id_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *aux_ctx, <a class="el" href="structlsm6dsox__id__t.html">lsm6dsox_id_t</a> *val)</td></tr>
<tr class="memdesc:ga3121f528bc6eee54e4028373b5e4f9bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device "Who am I".[get].  <br /></td></tr>
<tr class="separator:ga3121f528bc6eee54e4028373b5e4f9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9deaf799b5f0c99724fb13e7ec213365" id="r_ga9deaf799b5f0c99724fb13e7ec213365"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga9deaf799b5f0c99724fb13e7ec213365">lsm6dsox_init_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group__LSM6DSOX.html#ga7ac06e154a924b2e8b4644dd56965b37">lsm6dsox_init_t</a> val)</td></tr>
<tr class="memdesc:ga9deaf799b5f0c99724fb13e7ec213365"><td class="mdescLeft">&#160;</td><td class="mdescRight">Re-initialize the device.[set].  <br /></td></tr>
<tr class="separator:ga9deaf799b5f0c99724fb13e7ec213365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac103f28aa3811355f8b5c4ad9f6045cb" id="r_gac103f28aa3811355f8b5c4ad9f6045cb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#gac103f28aa3811355f8b5c4ad9f6045cb">lsm6dsox_bus_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *aux_ctx, <a class="el" href="structlsm6dsox__bus__mode__t.html">lsm6dsox_bus_mode_t</a> val)</td></tr>
<tr class="memdesc:gac103f28aa3811355f8b5c4ad9f6045cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the bus operating mode.[set].  <br /></td></tr>
<tr class="separator:gac103f28aa3811355f8b5c4ad9f6045cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf204500f0581849a821cfcf26b68ef3e" id="r_gaf204500f0581849a821cfcf26b68ef3e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#gaf204500f0581849a821cfcf26b68ef3e">lsm6dsox_bus_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *aux_ctx, <a class="el" href="structlsm6dsox__bus__mode__t.html">lsm6dsox_bus_mode_t</a> *val)</td></tr>
<tr class="memdesc:gaf204500f0581849a821cfcf26b68ef3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the bus operating mode.[get].  <br /></td></tr>
<tr class="separator:gaf204500f0581849a821cfcf26b68ef3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5552093df2f47e75a5e5025cb51f9f" id="r_ga0f5552093df2f47e75a5e5025cb51f9f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga0f5552093df2f47e75a5e5025cb51f9f">lsm6dsox_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *aux_ctx, <a class="el" href="structlsm6dsox__status__t.html">lsm6dsox_status_t</a> *val)</td></tr>
<tr class="memdesc:ga0f5552093df2f47e75a5e5025cb51f9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the status of the device.[get].  <br /></td></tr>
<tr class="separator:ga0f5552093df2f47e75a5e5025cb51f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad028bc9e9c434302a846f49f91d807ee" id="r_gad028bc9e9c434302a846f49f91d807ee"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#gad028bc9e9c434302a846f49f91d807ee">lsm6dsox_pin_conf_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__pin__conf__t.html">lsm6dsox_pin_conf_t</a> val)</td></tr>
<tr class="memdesc:gad028bc9e9c434302a846f49f91d807ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Electrical pin configuration.[set].  <br /></td></tr>
<tr class="separator:gad028bc9e9c434302a846f49f91d807ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7f5591fe6e3a8a8852c327cec89ea9" id="r_gafc7f5591fe6e3a8a8852c327cec89ea9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#gafc7f5591fe6e3a8a8852c327cec89ea9">lsm6dsox_pin_conf_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__pin__conf__t.html">lsm6dsox_pin_conf_t</a> *val)</td></tr>
<tr class="memdesc:gafc7f5591fe6e3a8a8852c327cec89ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Electrical pin configuration.[get].  <br /></td></tr>
<tr class="separator:gafc7f5591fe6e3a8a8852c327cec89ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21778f6ee9d75e8233470e6b7d457c7" id="r_gad21778f6ee9d75e8233470e6b7d457c7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#gad21778f6ee9d75e8233470e6b7d457c7">lsm6dsox_interrupt_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__int__mode__t.html">lsm6dsox_int_mode_t</a> val)</td></tr>
<tr class="memdesc:gad21778f6ee9d75e8233470e6b7d457c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt pins hardware signal configuration.[set].  <br /></td></tr>
<tr class="separator:gad21778f6ee9d75e8233470e6b7d457c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ca21a37459374181e2771dd166d2ea" id="r_gac2ca21a37459374181e2771dd166d2ea"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#gac2ca21a37459374181e2771dd166d2ea">lsm6dsox_interrupt_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__int__mode__t.html">lsm6dsox_int_mode_t</a> *val)</td></tr>
<tr class="memdesc:gac2ca21a37459374181e2771dd166d2ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt pins hardware signal configuration.[get].  <br /></td></tr>
<tr class="separator:gac2ca21a37459374181e2771dd166d2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79345b8cadf08cf71b18ee309af27c57" id="r_ga79345b8cadf08cf71b18ee309af27c57"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga79345b8cadf08cf71b18ee309af27c57">lsm6dsox_pin_int1_route_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__pin__int1__route__t.html">lsm6dsox_pin_int1_route_t</a> val)</td></tr>
<tr class="memdesc:ga79345b8cadf08cf71b18ee309af27c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Route interrupt signals on int1 pin.[set].  <br /></td></tr>
<tr class="separator:ga79345b8cadf08cf71b18ee309af27c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51fe440da6d0bddd86c4cf08249818e2" id="r_ga51fe440da6d0bddd86c4cf08249818e2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga51fe440da6d0bddd86c4cf08249818e2">lsm6dsox_pin_int1_route_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__pin__int1__route__t.html">lsm6dsox_pin_int1_route_t</a> *val)</td></tr>
<tr class="memdesc:ga51fe440da6d0bddd86c4cf08249818e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Route interrupt signals on int1 pin.[get].  <br /></td></tr>
<tr class="separator:ga51fe440da6d0bddd86c4cf08249818e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06997cf16eab727b5c654e87ffe737c0" id="r_ga06997cf16eab727b5c654e87ffe737c0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga06997cf16eab727b5c654e87ffe737c0">lsm6dsox_pin_int2_route_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *aux_ctx, <a class="el" href="structlsm6dsox__pin__int2__route__t.html">lsm6dsox_pin_int2_route_t</a> val)</td></tr>
<tr class="memdesc:ga06997cf16eab727b5c654e87ffe737c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Route interrupt signals on int2 pin.[set].  <br /></td></tr>
<tr class="separator:ga06997cf16eab727b5c654e87ffe737c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8558a2d6dd6148198de2f6b2b39f9f84" id="r_ga8558a2d6dd6148198de2f6b2b39f9f84"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga8558a2d6dd6148198de2f6b2b39f9f84">lsm6dsox_pin_int2_route_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *aux_ctx, <a class="el" href="structlsm6dsox__pin__int2__route__t.html">lsm6dsox_pin_int2_route_t</a> *val)</td></tr>
<tr class="memdesc:ga8558a2d6dd6148198de2f6b2b39f9f84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Route interrupt signals on int2 pin.[get].  <br /></td></tr>
<tr class="separator:ga8558a2d6dd6148198de2f6b2b39f9f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c625c1e04c2b9dd939d911c62af5cf" id="r_ga71c625c1e04c2b9dd939d911c62af5cf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga71c625c1e04c2b9dd939d911c62af5cf">lsm6dsox_all_sources_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__all__sources__t.html">lsm6dsox_all_sources_t</a> *val)</td></tr>
<tr class="memdesc:ga71c625c1e04c2b9dd939d911c62af5cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the status of all the interrupt sources.[get].  <br /></td></tr>
<tr class="separator:ga71c625c1e04c2b9dd939d911c62af5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eeb5362a2822c157e590d6e6aa80440" id="r_ga5eeb5362a2822c157e590d6e6aa80440"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga5eeb5362a2822c157e590d6e6aa80440">lsm6dsox_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *aux_ctx, <a class="el" href="structlsm6dsox__md__t.html">lsm6dsox_md_t</a> *val)</td></tr>
<tr class="memdesc:ga5eeb5362a2822c157e590d6e6aa80440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor conversion parameters selection.[set].  <br /></td></tr>
<tr class="separator:ga5eeb5362a2822c157e590d6e6aa80440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b6cfb0b32daa21db48f6d85b6fba11" id="r_ga05b6cfb0b32daa21db48f6d85b6fba11"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga05b6cfb0b32daa21db48f6d85b6fba11">lsm6dsox_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *aux_ctx, <a class="el" href="structlsm6dsox__md__t.html">lsm6dsox_md_t</a> *val)</td></tr>
<tr class="memdesc:ga05b6cfb0b32daa21db48f6d85b6fba11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor conversion parameters selection.[get].  <br /></td></tr>
<tr class="separator:ga05b6cfb0b32daa21db48f6d85b6fba11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ea928fd8510dea5d5cfd23a0829424" id="r_gac6ea928fd8510dea5d5cfd23a0829424"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#gac6ea928fd8510dea5d5cfd23a0829424">lsm6dsox_data_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *aux_ctx, <a class="el" href="structlsm6dsox__md__t.html">lsm6dsox_md_t</a> *md, <a class="el" href="structlsm6dsox__data__t.html">lsm6dsox_data_t</a> *data)</td></tr>
<tr class="memdesc:gac6ea928fd8510dea5d5cfd23a0829424"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data in engineering unit.[get].  <br /></td></tr>
<tr class="separator:gac6ea928fd8510dea5d5cfd23a0829424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62d11ae200049849a169f7f01064eb1" id="r_gac62d11ae200049849a169f7f01064eb1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#gac62d11ae200049849a169f7f01064eb1">lsm6dsox_embedded_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__emb__sens__t.html">lsm6dsox_emb_sens_t</a> *val)</td></tr>
<tr class="memdesc:gac62d11ae200049849a169f7f01064eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Embedded functions.[set].  <br /></td></tr>
<tr class="separator:gac62d11ae200049849a169f7f01064eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf451a6c88a6c0e23152520a77eb892" id="r_ga3cf451a6c88a6c0e23152520a77eb892"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga3cf451a6c88a6c0e23152520a77eb892">lsm6dsox_embedded_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dsox__emb__sens__t.html">lsm6dsox_emb_sens_t</a> *emb_sens)</td></tr>
<tr class="memdesc:ga3cf451a6c88a6c0e23152520a77eb892"><td class="mdescLeft">&#160;</td><td class="mdescRight">Embedded functions.[get].  <br /></td></tr>
<tr class="separator:ga3cf451a6c88a6c0e23152520a77eb892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541538c1d420f0fabee2306049d5b85b" id="r_ga541538c1d420f0fabee2306049d5b85b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Basic.html#ga541538c1d420f0fabee2306049d5b85b">lsm6dsox_embedded_sens_off</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx)</td></tr>
<tr class="memdesc:ga541538c1d420f0fabee2306049d5b85b"><td class="mdescLeft">&#160;</td><td class="mdescRight">turn off all embedded functions.[get]  <br /></td></tr>
<tr class="separator:ga541538c1d420f0fabee2306049d5b85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LSM6DSOX driver file. </p>
<dl class="section author"><dt>Author</dt><dd>Sensors Software Solution Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2019 STMicroelectronics. All rights reserved.</p>
<p>This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>

<p class="definition">Definition in file <a class="el" href="lsm6dsox__reg_8c_source.html">lsm6dsox_reg.c</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0d65e5fa077ec095e65d7480f3bb9880.html">BSP</a></li><li class="navelem"><a class="el" href="dir_bf91a480035a6a616cbd98d672525553.html">Components</a></li><li class="navelem"><a class="el" href="dir_e8ba62893bbc7821096b7e07f660a01d.html">lsm6dsox</a></li><li class="navelem"><a class="el" href="lsm6dsox__reg_8c.html">lsm6dsox_reg.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
