
MontyHallGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006374  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406374  00406374  0000e374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ccc  20000000  0040637c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000d4  20000ccc  00407048  00010ccc  2**2
                  ALLOC
  4 .stack        00003000  20000da0  0040711c  00010ccc  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010ccc  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  00010cf6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001ca2a  00000000  00000000  00010d67  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000534e  00000000  00000000  0002d791  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000c70  00000000  00000000  00032ae0  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  000144a2  00000000  00000000  00033750  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000122c3  00000000  00000000  00047bf2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0005334a  00000000  00000000  00059eb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000d488  00000000  00000000  000ad1ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000ae8  00000000  00000000  000ba687  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001af8  00000000  00000000  000bb170  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003da0 	.word	0x20003da0
  400004:	00400e01 	.word	0x00400e01
  400008:	00400dfd 	.word	0x00400dfd
  40000c:	00400dfd 	.word	0x00400dfd
  400010:	00400dfd 	.word	0x00400dfd
  400014:	00400dfd 	.word	0x00400dfd
  400018:	00400dfd 	.word	0x00400dfd
	...
  40002c:	00400dfd 	.word	0x00400dfd
  400030:	00400dfd 	.word	0x00400dfd
  400034:	00000000 	.word	0x00000000
  400038:	00400dfd 	.word	0x00400dfd
  40003c:	00400dfd 	.word	0x00400dfd
  400040:	00400dfd 	.word	0x00400dfd
  400044:	00400dfd 	.word	0x00400dfd
  400048:	00400dfd 	.word	0x00400dfd
  40004c:	00400dfd 	.word	0x00400dfd
  400050:	00400dfd 	.word	0x00400dfd
  400054:	00400dfd 	.word	0x00400dfd
  400058:	00400dfd 	.word	0x00400dfd
  40005c:	00400dfd 	.word	0x00400dfd
  400060:	00400dfd 	.word	0x00400dfd
  400064:	00400dfd 	.word	0x00400dfd
  400068:	00000000 	.word	0x00000000
  40006c:	004009f1 	.word	0x004009f1
  400070:	00400a05 	.word	0x00400a05
  400074:	00400a19 	.word	0x00400a19
  400078:	00400dfd 	.word	0x00400dfd
  40007c:	00400dfd 	.word	0x00400dfd
	...
  400088:	00400dfd 	.word	0x00400dfd
  40008c:	00400dfd 	.word	0x00400dfd
  400090:	00400dfd 	.word	0x00400dfd
  400094:	00400dfd 	.word	0x00400dfd
  400098:	00400dfd 	.word	0x00400dfd
  40009c:	00400dfd 	.word	0x00400dfd
  4000a0:	00400dfd 	.word	0x00400dfd
  4000a4:	00400dfd 	.word	0x00400dfd
  4000a8:	00400dfd 	.word	0x00400dfd
  4000ac:	00400dfd 	.word	0x00400dfd
  4000b0:	00400dfd 	.word	0x00400dfd
  4000b4:	00400dfd 	.word	0x00400dfd
  4000b8:	00400dfd 	.word	0x00400dfd
  4000bc:	00400dfd 	.word	0x00400dfd
  4000c0:	00400dfd 	.word	0x00400dfd
  4000c4:	00400dfd 	.word	0x00400dfd
  4000c8:	00400dfd 	.word	0x00400dfd

004000cc <deregister_tm_clones>:
  4000cc:	b508      	push	{r3, lr}
  4000ce:	4805      	ldr	r0, [pc, #20]	; (4000e4 <deregister_tm_clones+0x18>)
  4000d0:	4b05      	ldr	r3, [pc, #20]	; (4000e8 <deregister_tm_clones+0x1c>)
  4000d2:	1a1b      	subs	r3, r3, r0
  4000d4:	2b06      	cmp	r3, #6
  4000d6:	d800      	bhi.n	4000da <deregister_tm_clones+0xe>
  4000d8:	bd08      	pop	{r3, pc}
  4000da:	4b04      	ldr	r3, [pc, #16]	; (4000ec <deregister_tm_clones+0x20>)
  4000dc:	2b00      	cmp	r3, #0
  4000de:	d0fb      	beq.n	4000d8 <deregister_tm_clones+0xc>
  4000e0:	4798      	blx	r3
  4000e2:	e7f9      	b.n	4000d8 <deregister_tm_clones+0xc>
  4000e4:	0040637c 	.word	0x0040637c
  4000e8:	0040637f 	.word	0x0040637f
  4000ec:	00000000 	.word	0x00000000

004000f0 <register_tm_clones>:
  4000f0:	b508      	push	{r3, lr}
  4000f2:	4807      	ldr	r0, [pc, #28]	; (400110 <register_tm_clones+0x20>)
  4000f4:	4b07      	ldr	r3, [pc, #28]	; (400114 <register_tm_clones+0x24>)
  4000f6:	1a1b      	subs	r3, r3, r0
  4000f8:	109b      	asrs	r3, r3, #2
  4000fa:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  4000fe:	1059      	asrs	r1, r3, #1
  400100:	d100      	bne.n	400104 <register_tm_clones+0x14>
  400102:	bd08      	pop	{r3, pc}
  400104:	4a04      	ldr	r2, [pc, #16]	; (400118 <register_tm_clones+0x28>)
  400106:	2a00      	cmp	r2, #0
  400108:	d0fb      	beq.n	400102 <register_tm_clones+0x12>
  40010a:	4790      	blx	r2
  40010c:	e7f9      	b.n	400102 <register_tm_clones+0x12>
  40010e:	bf00      	nop
  400110:	0040637c 	.word	0x0040637c
  400114:	0040637c 	.word	0x0040637c
  400118:	00000000 	.word	0x00000000

0040011c <__do_global_dtors_aux>:
  40011c:	b510      	push	{r4, lr}
  40011e:	4c06      	ldr	r4, [pc, #24]	; (400138 <__do_global_dtors_aux+0x1c>)
  400120:	7823      	ldrb	r3, [r4, #0]
  400122:	b943      	cbnz	r3, 400136 <__do_global_dtors_aux+0x1a>
  400124:	f7ff ffd2 	bl	4000cc <deregister_tm_clones>
  400128:	4b04      	ldr	r3, [pc, #16]	; (40013c <__do_global_dtors_aux+0x20>)
  40012a:	b113      	cbz	r3, 400132 <__do_global_dtors_aux+0x16>
  40012c:	4804      	ldr	r0, [pc, #16]	; (400140 <__do_global_dtors_aux+0x24>)
  40012e:	f3af 8000 	nop.w
  400132:	2301      	movs	r3, #1
  400134:	7023      	strb	r3, [r4, #0]
  400136:	bd10      	pop	{r4, pc}
  400138:	20000ccc 	.word	0x20000ccc
  40013c:	00000000 	.word	0x00000000
  400140:	0040637c 	.word	0x0040637c

00400144 <frame_dummy>:
  400144:	b508      	push	{r3, lr}
  400146:	4b08      	ldr	r3, [pc, #32]	; (400168 <frame_dummy+0x24>)
  400148:	b11b      	cbz	r3, 400152 <frame_dummy+0xe>
  40014a:	4808      	ldr	r0, [pc, #32]	; (40016c <frame_dummy+0x28>)
  40014c:	4908      	ldr	r1, [pc, #32]	; (400170 <frame_dummy+0x2c>)
  40014e:	f3af 8000 	nop.w
  400152:	4808      	ldr	r0, [pc, #32]	; (400174 <frame_dummy+0x30>)
  400154:	6803      	ldr	r3, [r0, #0]
  400156:	b113      	cbz	r3, 40015e <frame_dummy+0x1a>
  400158:	4b07      	ldr	r3, [pc, #28]	; (400178 <frame_dummy+0x34>)
  40015a:	b103      	cbz	r3, 40015e <frame_dummy+0x1a>
  40015c:	4798      	blx	r3
  40015e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  400162:	f7ff bfc5 	b.w	4000f0 <register_tm_clones>
  400166:	bf00      	nop
  400168:	00000000 	.word	0x00000000
  40016c:	0040637c 	.word	0x0040637c
  400170:	20000cd0 	.word	0x20000cd0
  400174:	0040637c 	.word	0x0040637c
  400178:	00000000 	.word	0x00000000

0040017c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
static void ssd1306_write_command(uint8_t command)
{
  40017c:	b570      	push	{r4, r5, r6, lr}
  40017e:	b082      	sub	sp, #8
  400180:	4606      	mov	r6, r0
	usart_spi_select_device(SSD1306_USART_SPI, &device);
	ssd1306_sel_cmd();
	usart_spi_transmit(SSD1306_USART_SPI, command);
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  400182:	ac02      	add	r4, sp, #8
  400184:	2302      	movs	r3, #2
  400186:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  40018a:	4d09      	ldr	r5, [pc, #36]	; (4001b0 <ssd1306_write_command+0x34>)
  40018c:	4628      	mov	r0, r5
  40018e:	4621      	mov	r1, r4
  400190:	4b08      	ldr	r3, [pc, #32]	; (4001b4 <ssd1306_write_command+0x38>)
  400192:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400194:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400198:	4b07      	ldr	r3, [pc, #28]	; (4001b8 <ssd1306_write_command+0x3c>)
  40019a:	635a      	str	r2, [r3, #52]	; 0x34
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  40019c:	60ee      	str	r6, [r5, #12]
	ssd1306_sel_cmd();
	spi_write_single(SSD1306_SPI, command);
	delay_us(SSD1306_LATENCY); // At least 3us
  40019e:	2056      	movs	r0, #86	; 0x56
  4001a0:	4b06      	ldr	r3, [pc, #24]	; (4001bc <ssd1306_write_command+0x40>)
  4001a2:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  4001a4:	4628      	mov	r0, r5
  4001a6:	4621      	mov	r1, r4
  4001a8:	4b05      	ldr	r3, [pc, #20]	; (4001c0 <ssd1306_write_command+0x44>)
  4001aa:	4798      	blx	r3
#endif
}
  4001ac:	b002      	add	sp, #8
  4001ae:	bd70      	pop	{r4, r5, r6, pc}
  4001b0:	40008000 	.word	0x40008000
  4001b4:	00400499 	.word	0x00400499
  4001b8:	400e1200 	.word	0x400e1200
  4001bc:	20000001 	.word	0x20000001
  4001c0:	004004c9 	.word	0x004004c9

004001c4 <ssd1306_init>:
 * Call this function to initialize the hardware interface and the OLED
 * controller. When initialization is done the display is turned on and ready
 * to receive data.
 */
void ssd1306_init(void)
{
  4001c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001c6:	b085      	sub	sp, #20
  4001c8:	4d25      	ldr	r5, [pc, #148]	; (400260 <ssd1306_init+0x9c>)
  4001ca:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
  4001ce:	636e      	str	r6, [r5, #52]	; 0x34
 * function, this command will control the RST pin.
 */
static inline void ssd1306_hard_reset(void)
{
	arch_ioport_set_pin_level(SSD1306_RES_PIN, false);
	delay_us(SSD1306_LATENCY); // At least 3us
  4001d0:	2056      	movs	r0, #86	; 0x56
  4001d2:	4c24      	ldr	r4, [pc, #144]	; (400264 <ssd1306_init+0xa0>)
  4001d4:	47a0      	blx	r4
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001d6:	632e      	str	r6, [r5, #48]	; 0x30
	arch_ioport_set_pin_level(SSD1306_RES_PIN, true);
	delay_us(SSD1306_LATENCY); // At least 3us
  4001d8:	2056      	movs	r0, #86	; 0x56
  4001da:	47a0      	blx	r4
	};
	usart_spi_init(SSD1306_USART_SPI);
	usart_spi_setup_device(SSD1306_USART_SPI, &device, spi_flags,
			SSD1306_CLOCK_SPEED, spi_select_id);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {
  4001dc:	2702      	movs	r7, #2
  4001de:	ae04      	add	r6, sp, #16
  4001e0:	f846 7d04 	str.w	r7, [r6, #-4]!
		.id = SSD1306_CS_PIN,
	};
	spi_master_init(SSD1306_SPI);
  4001e4:	4c20      	ldr	r4, [pc, #128]	; (400268 <ssd1306_init+0xa4>)
  4001e6:	4620      	mov	r0, r4
  4001e8:	4b20      	ldr	r3, [pc, #128]	; (40026c <ssd1306_init+0xa8>)
  4001ea:	4798      	blx	r3
	spi_master_setup_device(SSD1306_SPI, &device, spi_flags,
  4001ec:	2500      	movs	r5, #0
  4001ee:	9500      	str	r5, [sp, #0]
  4001f0:	4620      	mov	r0, r4
  4001f2:	4631      	mov	r1, r6
  4001f4:	462a      	mov	r2, r5
  4001f6:	4b1e      	ldr	r3, [pc, #120]	; (400270 <ssd1306_init+0xac>)
  4001f8:	4e1e      	ldr	r6, [pc, #120]	; (400274 <ssd1306_init+0xb0>)
  4001fa:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4001fc:	2301      	movs	r3, #1
  4001fe:	6023      	str	r3, [r4, #0]

	// Initialize the interface
	ssd1306_interface_init();

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400200:	20a8      	movs	r0, #168	; 0xa8
  400202:	4c1d      	ldr	r4, [pc, #116]	; (400278 <ssd1306_init+0xb4>)
  400204:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400206:	201f      	movs	r0, #31
  400208:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  40020a:	20d3      	movs	r0, #211	; 0xd3
  40020c:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40020e:	4628      	mov	r0, r5
  400210:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_START_LINE(0x00));
  400212:	2040      	movs	r0, #64	; 0x40
  400214:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400216:	20a1      	movs	r0, #161	; 0xa1
  400218:	47a0      	blx	r4

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  40021a:	20c8      	movs	r0, #200	; 0xc8
  40021c:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40021e:	20da      	movs	r0, #218	; 0xda
  400220:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400222:	4638      	mov	r0, r7
  400224:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400226:	2081      	movs	r0, #129	; 0x81
  400228:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  40022a:	208f      	movs	r0, #143	; 0x8f
  40022c:	47a0      	blx	r4

	ssd1306_set_contrast(0x8F);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40022e:	20a4      	movs	r0, #164	; 0xa4
  400230:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400232:	20a6      	movs	r0, #166	; 0xa6
  400234:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400236:	20d5      	movs	r0, #213	; 0xd5
  400238:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  40023a:	2080      	movs	r0, #128	; 0x80
  40023c:	47a0      	blx	r4

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40023e:	208d      	movs	r0, #141	; 0x8d
  400240:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400242:	2014      	movs	r0, #20
  400244:	47a0      	blx	r4

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400246:	20db      	movs	r0, #219	; 0xdb
  400248:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  40024a:	2040      	movs	r0, #64	; 0x40
  40024c:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40024e:	20d9      	movs	r0, #217	; 0xd9
  400250:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400252:	20f1      	movs	r0, #241	; 0xf1
  400254:	47a0      	blx	r4
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400256:	20af      	movs	r0, #175	; 0xaf
  400258:	47a0      	blx	r4

	ssd1306_display_on();
}
  40025a:	b005      	add	sp, #20
  40025c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40025e:	bf00      	nop
  400260:	400e1200 	.word	0x400e1200
  400264:	20000001 	.word	0x20000001
  400268:	40008000 	.word	0x40008000
  40026c:	004003c9 	.word	0x004003c9
  400270:	004c4b40 	.word	0x004c4b40
  400274:	0040041d 	.word	0x0040041d
  400278:	0040017d 	.word	0x0040017d

0040027c <ssd1306_write_text>:
/**
 * \brief Display text on OLED screen.
 * \param string String to display.
 */
void ssd1306_write_text(const char *string)
{
  40027c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400280:	b083      	sub	sp, #12
	uint8_t *char_ptr;
	uint8_t i;

	while (*string != 0) {
  400282:	7803      	ldrb	r3, [r0, #0]
  400284:	2b00      	cmp	r3, #0
  400286:	d041      	beq.n	40030c <ssd1306_write_text+0x90>
  400288:	4683      	mov	fp, r0
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
	spi_select_device(SSD1306_SPI, &device);
  40028a:	4e22      	ldr	r6, [pc, #136]	; (400314 <ssd1306_write_text+0x98>)
  40028c:	f8df a094 	ldr.w	sl, [pc, #148]	; 400324 <ssd1306_write_text+0xa8>
  400290:	f8df 9094 	ldr.w	r9, [pc, #148]	; 400328 <ssd1306_write_text+0xac>
		if (*string < 0x7F) {
  400294:	2b7e      	cmp	r3, #126	; 0x7e
  400296:	d835      	bhi.n	400304 <ssd1306_write_text+0x88>
			char_ptr = font_table[*string - 32];
  400298:	3b20      	subs	r3, #32
  40029a:	4a1f      	ldr	r2, [pc, #124]	; (400318 <ssd1306_write_text+0x9c>)
  40029c:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
			for (i = 1; i <= char_ptr[0]; i++) {
  4002a0:	783b      	ldrb	r3, [r7, #0]
  4002a2:	b1db      	cbz	r3, 4002dc <ssd1306_write_text+0x60>
  4002a4:	2501      	movs	r5, #1
				ssd1306_write_data(char_ptr[i]);
  4002a6:	f817 8005 	ldrb.w	r8, [r7, r5]
	arch_ioport_set_pin_level(SSD1306_DC_PIN, true);
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  4002aa:	ac02      	add	r4, sp, #8
  4002ac:	2302      	movs	r3, #2
  4002ae:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  4002b2:	4630      	mov	r0, r6
  4002b4:	4621      	mov	r1, r4
  4002b6:	47d0      	blx	sl
  4002b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  4002bc:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4002c0:	f8c6 800c 	str.w	r8, [r6, #12]
	ssd1306_sel_data();
	spi_write_single(SSD1306_SPI, data);
	delay_us(SSD1306_LATENCY); // At least 3us
  4002c4:	2056      	movs	r0, #86	; 0x56
  4002c6:	4b15      	ldr	r3, [pc, #84]	; (40031c <ssd1306_write_text+0xa0>)
  4002c8:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  4002ca:	4630      	mov	r0, r6
  4002cc:	4621      	mov	r1, r4
  4002ce:	4b14      	ldr	r3, [pc, #80]	; (400320 <ssd1306_write_text+0xa4>)
  4002d0:	4798      	blx	r3
	uint8_t i;

	while (*string != 0) {
		if (*string < 0x7F) {
			char_ptr = font_table[*string - 32];
			for (i = 1; i <= char_ptr[0]; i++) {
  4002d2:	3501      	adds	r5, #1
  4002d4:	b2ed      	uxtb	r5, r5
  4002d6:	783b      	ldrb	r3, [r7, #0]
  4002d8:	42ab      	cmp	r3, r5
  4002da:	d2e4      	bcs.n	4002a6 <ssd1306_write_text+0x2a>
	arch_ioport_set_pin_level(SSD1306_DC_PIN, true);
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  4002dc:	ac02      	add	r4, sp, #8
  4002de:	2302      	movs	r3, #2
  4002e0:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  4002e4:	4630      	mov	r0, r6
  4002e6:	4621      	mov	r1, r4
  4002e8:	47d0      	blx	sl
  4002ea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  4002ee:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
  4002f2:	2300      	movs	r3, #0
  4002f4:	60f3      	str	r3, [r6, #12]
	ssd1306_sel_data();
	spi_write_single(SSD1306_SPI, data);
	delay_us(SSD1306_LATENCY); // At least 3us
  4002f6:	2056      	movs	r0, #86	; 0x56
  4002f8:	4b08      	ldr	r3, [pc, #32]	; (40031c <ssd1306_write_text+0xa0>)
  4002fa:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  4002fc:	4630      	mov	r0, r6
  4002fe:	4621      	mov	r1, r4
  400300:	4b07      	ldr	r3, [pc, #28]	; (400320 <ssd1306_write_text+0xa4>)
  400302:	4798      	blx	r3
void ssd1306_write_text(const char *string)
{
	uint8_t *char_ptr;
	uint8_t i;

	while (*string != 0) {
  400304:	f81b 3f01 	ldrb.w	r3, [fp, #1]!
  400308:	2b00      	cmp	r3, #0
  40030a:	d1c3      	bne.n	400294 <ssd1306_write_text+0x18>
			}
			ssd1306_write_data(0x00);
		}
			string++;
	}
}
  40030c:	b003      	add	sp, #12
  40030e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400312:	bf00      	nop
  400314:	40008000 	.word	0x40008000
  400318:	20000034 	.word	0x20000034
  40031c:	20000001 	.word	0x20000001
  400320:	004004c9 	.word	0x004004c9
  400324:	00400499 	.word	0x00400499
  400328:	400e1200 	.word	0x400e1200

0040032c <at30tse_init>:

/**
 * \brief Initialize the TWI instance used for AT30TSE75x.
 */
void at30tse_init(void)
{
  40032c:	b500      	push	{lr}
  40032e:	b085      	sub	sp, #20
	twi_options_t opts = {
  400330:	2300      	movs	r3, #0
  400332:	9303      	str	r3, [sp, #12]
  400334:	4b07      	ldr	r3, [pc, #28]	; (400354 <at30tse_init+0x28>)
  400336:	9301      	str	r3, [sp, #4]
  400338:	f242 7310 	movw	r3, #10000	; 0x2710
  40033c:	9302      	str	r3, [sp, #8]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40033e:	2013      	movs	r0, #19
  400340:	4b05      	ldr	r3, [pc, #20]	; (400358 <at30tse_init+0x2c>)
  400342:	4798      	blx	r3
		.speed = BOARD_TWI_SPEED,
		.smbus = 0
	};

	sysclk_enable_peripheral_clock(BOARD_AT30TSE_TWI_ID);
	twi_master_init(BOARD_AT30TSE_TWI, &opts);
  400344:	4805      	ldr	r0, [pc, #20]	; (40035c <at30tse_init+0x30>)
  400346:	a901      	add	r1, sp, #4
  400348:	4b05      	ldr	r3, [pc, #20]	; (400360 <at30tse_init+0x34>)
  40034a:	4798      	blx	r3
}
  40034c:	b005      	add	sp, #20
  40034e:	f85d fb04 	ldr.w	pc, [sp], #4
  400352:	bf00      	nop
  400354:	07270e00 	.word	0x07270e00
  400358:	00400ba1 	.word	0x00400ba1
  40035c:	40018000 	.word	0x40018000
  400360:	00400d59 	.word	0x00400d59

00400364 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400364:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400366:	480e      	ldr	r0, [pc, #56]	; (4003a0 <sysclk_init+0x3c>)
  400368:	4b0e      	ldr	r3, [pc, #56]	; (4003a4 <sysclk_init+0x40>)
  40036a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40036c:	2000      	movs	r0, #0
  40036e:	213e      	movs	r1, #62	; 0x3e
  400370:	4b0d      	ldr	r3, [pc, #52]	; (4003a8 <sysclk_init+0x44>)
  400372:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400374:	4c0d      	ldr	r4, [pc, #52]	; (4003ac <sysclk_init+0x48>)
  400376:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400378:	2800      	cmp	r0, #0
  40037a:	d0fc      	beq.n	400376 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40037c:	4b0c      	ldr	r3, [pc, #48]	; (4003b0 <sysclk_init+0x4c>)
  40037e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400380:	4a0c      	ldr	r2, [pc, #48]	; (4003b4 <sysclk_init+0x50>)
  400382:	4b0d      	ldr	r3, [pc, #52]	; (4003b8 <sysclk_init+0x54>)
  400384:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400386:	4c0d      	ldr	r4, [pc, #52]	; (4003bc <sysclk_init+0x58>)
  400388:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40038a:	2800      	cmp	r0, #0
  40038c:	d0fc      	beq.n	400388 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40038e:	2010      	movs	r0, #16
  400390:	4b0b      	ldr	r3, [pc, #44]	; (4003c0 <sysclk_init+0x5c>)
  400392:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400394:	4b0b      	ldr	r3, [pc, #44]	; (4003c4 <sysclk_init+0x60>)
  400396:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400398:	4801      	ldr	r0, [pc, #4]	; (4003a0 <sysclk_init+0x3c>)
  40039a:	4b02      	ldr	r3, [pc, #8]	; (4003a4 <sysclk_init+0x40>)
  40039c:	4798      	blx	r3
  40039e:	bd10      	pop	{r4, pc}
  4003a0:	07270e00 	.word	0x07270e00
  4003a4:	00400fc9 	.word	0x00400fc9
  4003a8:	00400b1d 	.word	0x00400b1d
  4003ac:	00400b71 	.word	0x00400b71
  4003b0:	00400b81 	.word	0x00400b81
  4003b4:	20133f01 	.word	0x20133f01
  4003b8:	400e0400 	.word	0x400e0400
  4003bc:	00400b91 	.word	0x00400b91
  4003c0:	00400ab9 	.word	0x00400ab9
  4003c4:	00400eb5 	.word	0x00400eb5

004003c8 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  4003c8:	b510      	push	{r4, lr}
  4003ca:	4604      	mov	r4, r0
	spi_enable_clock(p_spi);
  4003cc:	4b10      	ldr	r3, [pc, #64]	; (400410 <spi_master_init+0x48>)
  4003ce:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4003d0:	2380      	movs	r3, #128	; 0x80
  4003d2:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4003d4:	6863      	ldr	r3, [r4, #4]
  4003d6:	f043 0301 	orr.w	r3, r3, #1
  4003da:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4003dc:	6863      	ldr	r3, [r4, #4]
  4003de:	f043 0310 	orr.w	r3, r3, #16
  4003e2:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4003e4:	6863      	ldr	r3, [r4, #4]
  4003e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4003ea:	6063      	str	r3, [r4, #4]
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4003ec:	4620      	mov	r0, r4
  4003ee:	2100      	movs	r1, #0
  4003f0:	4b08      	ldr	r3, [pc, #32]	; (400414 <spi_master_init+0x4c>)
  4003f2:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4003f4:	6863      	ldr	r3, [r4, #4]
  4003f6:	f023 0302 	bic.w	r3, r3, #2
  4003fa:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4003fc:	6863      	ldr	r3, [r4, #4]
  4003fe:	f023 0304 	bic.w	r3, r3, #4
  400402:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400404:	4620      	mov	r0, r4
  400406:	2100      	movs	r1, #0
  400408:	4b03      	ldr	r3, [pc, #12]	; (400418 <spi_master_init+0x50>)
  40040a:	4798      	blx	r3
  40040c:	bd10      	pop	{r4, pc}
  40040e:	bf00      	nop
  400410:	00400bf9 	.word	0x00400bf9
  400414:	00400c09 	.word	0x00400c09
  400418:	00400c21 	.word	0x00400c21

0040041c <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  40041c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40041e:	4605      	mov	r5, r0
  400420:	460c      	mov	r4, r1
  400422:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  400424:	4618      	mov	r0, r3
  400426:	4914      	ldr	r1, [pc, #80]	; (400478 <spi_master_setup_device+0x5c>)
  400428:	4b14      	ldr	r3, [pc, #80]	; (40047c <spi_master_setup_device+0x60>)
  40042a:	4798      	blx	r3
  40042c:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  40042e:	4628      	mov	r0, r5
  400430:	6821      	ldr	r1, [r4, #0]
  400432:	2200      	movs	r2, #0
  400434:	4613      	mov	r3, r2
  400436:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400494 <spi_master_setup_device+0x78>
  40043a:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  40043c:	4628      	mov	r0, r5
  40043e:	6821      	ldr	r1, [r4, #0]
  400440:	2208      	movs	r2, #8
  400442:	4b0f      	ldr	r3, [pc, #60]	; (400480 <spi_master_setup_device+0x64>)
  400444:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400446:	4628      	mov	r0, r5
  400448:	6821      	ldr	r1, [r4, #0]
  40044a:	b2fa      	uxtb	r2, r7
  40044c:	4b0d      	ldr	r3, [pc, #52]	; (400484 <spi_master_setup_device+0x68>)
  40044e:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400450:	4628      	mov	r0, r5
  400452:	6821      	ldr	r1, [r4, #0]
  400454:	2208      	movs	r2, #8
  400456:	4b0c      	ldr	r3, [pc, #48]	; (400488 <spi_master_setup_device+0x6c>)
  400458:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  40045a:	4628      	mov	r0, r5
  40045c:	6821      	ldr	r1, [r4, #0]
  40045e:	0872      	lsrs	r2, r6, #1
  400460:	4b0a      	ldr	r3, [pc, #40]	; (40048c <spi_master_setup_device+0x70>)
  400462:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400464:	f086 0201 	eor.w	r2, r6, #1
  400468:	4628      	mov	r0, r5
  40046a:	6821      	ldr	r1, [r4, #0]
  40046c:	f002 0201 	and.w	r2, r2, #1
  400470:	4b07      	ldr	r3, [pc, #28]	; (400490 <spi_master_setup_device+0x74>)
  400472:	4798      	blx	r3
  400474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400476:	bf00      	nop
  400478:	07270e00 	.word	0x07270e00
  40047c:	00400ccd 	.word	0x00400ccd
  400480:	00400cb9 	.word	0x00400cb9
  400484:	00400ce5 	.word	0x00400ce5
  400488:	00400c75 	.word	0x00400c75
  40048c:	00400c35 	.word	0x00400c35
  400490:	00400c55 	.word	0x00400c55
  400494:	00400cfd 	.word	0x00400cfd

00400498 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400498:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  40049a:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  40049c:	f013 0f04 	tst.w	r3, #4
  4004a0:	d005      	beq.n	4004ae <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4004a2:	6809      	ldr	r1, [r1, #0]
  4004a4:	290f      	cmp	r1, #15
  4004a6:	d80b      	bhi.n	4004c0 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4004a8:	4b06      	ldr	r3, [pc, #24]	; (4004c4 <spi_select_device+0x2c>)
  4004aa:	4798      	blx	r3
  4004ac:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4004ae:	680b      	ldr	r3, [r1, #0]
  4004b0:	2b03      	cmp	r3, #3
  4004b2:	d805      	bhi.n	4004c0 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  4004b4:	2201      	movs	r2, #1
  4004b6:	fa02 f103 	lsl.w	r1, r2, r3
  4004ba:	43c9      	mvns	r1, r1
  4004bc:	4b01      	ldr	r3, [pc, #4]	; (4004c4 <spi_select_device+0x2c>)
  4004be:	4798      	blx	r3
  4004c0:	bd08      	pop	{r3, pc}
  4004c2:	bf00      	nop
  4004c4:	00400c09 	.word	0x00400c09

004004c8 <spi_deselect_device>:
 * \param device  SPI device.
 *
 * \pre SPI device must be selected with spi_select_device() first.
 */
void spi_deselect_device(Spi *p_spi, struct spi_device *device)
{
  4004c8:	b510      	push	{r4, lr}
  4004ca:	4604      	mov	r4, r0
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_empty(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TXEMPTY) {
  4004cc:	6923      	ldr	r3, [r4, #16]
	/* avoid Cppcheck Warning */
	UNUSED(device);
	while (!spi_is_tx_empty(p_spi)) {
  4004ce:	f413 7f00 	tst.w	r3, #512	; 0x200
  4004d2:	d0fb      	beq.n	4004cc <spi_deselect_device+0x4>
	}

	// Assert all lines; no peripheral is selected.
	spi_set_peripheral_chip_select_value(p_spi, NONE_CHIP_SELECT_ID);
  4004d4:	4620      	mov	r0, r4
  4004d6:	210f      	movs	r1, #15
  4004d8:	4b02      	ldr	r3, [pc, #8]	; (4004e4 <spi_deselect_device+0x1c>)
  4004da:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  4004dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4004e0:	6023      	str	r3, [r4, #0]
  4004e2:	bd10      	pop	{r4, pc}
  4004e4:	00400c09 	.word	0x00400c09

004004e8 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  4004e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  4004ea:	4838      	ldr	r0, [pc, #224]	; (4005cc <board_init+0xe4>)
  4004ec:	4b38      	ldr	r3, [pc, #224]	; (4005d0 <board_init+0xe8>)
  4004ee:	4798      	blx	r3
  4004f0:	200b      	movs	r0, #11
  4004f2:	4c38      	ldr	r4, [pc, #224]	; (4005d4 <board_init+0xec>)
  4004f4:	47a0      	blx	r4
  4004f6:	200c      	movs	r0, #12
  4004f8:	47a0      	blx	r4
  4004fa:	200d      	movs	r0, #13
  4004fc:	47a0      	blx	r4
  4004fe:	4b36      	ldr	r3, [pc, #216]	; (4005d8 <board_init+0xf0>)
  400500:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400504:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400506:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400508:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40050c:	4c33      	ldr	r4, [pc, #204]	; (4005dc <board_init+0xf4>)
  40050e:	2504      	movs	r5, #4
  400510:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400512:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400516:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400518:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40051c:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40051e:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400520:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400524:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400526:	f022 0204 	bic.w	r2, r2, #4
  40052a:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40052c:	6f62      	ldr	r2, [r4, #116]	; 0x74
  40052e:	f022 0204 	bic.w	r2, r2, #4
  400532:	6762      	str	r2, [r4, #116]	; 0x74
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400534:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400538:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40053a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40053c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400540:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400544:	6322      	str	r2, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400546:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400548:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40054c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400550:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400552:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400554:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  400558:	4821      	ldr	r0, [pc, #132]	; (4005e0 <board_init+0xf8>)
  40055a:	210c      	movs	r1, #12
  40055c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400560:	4b20      	ldr	r3, [pc, #128]	; (4005e4 <board_init+0xfc>)
  400562:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  400564:	4f20      	ldr	r7, [pc, #128]	; (4005e8 <board_init+0x100>)
  400566:	2003      	movs	r0, #3
  400568:	4639      	mov	r1, r7
  40056a:	4e20      	ldr	r6, [pc, #128]	; (4005ec <board_init+0x104>)
  40056c:	47b0      	blx	r6
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40056e:	4628      	mov	r0, r5
  400570:	4639      	mov	r1, r7
  400572:	47b0      	blx	r6
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400574:	200c      	movs	r0, #12
  400576:	4639      	mov	r1, r7
  400578:	47b0      	blx	r6
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40057a:	200d      	movs	r0, #13
  40057c:	4639      	mov	r1, r7
  40057e:	47b0      	blx	r6
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400580:	200e      	movs	r0, #14
  400582:	4639      	mov	r1, r7
  400584:	47b0      	blx	r6

#ifdef CONF_BOARD_SPI_NPCS1
#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
	gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
#else
	gpio_configure_pin(SPI_NPCS1_PA9_GPIO, SPI_NPCS1_PA9_FLAGS);
  400586:	2009      	movs	r0, #9
  400588:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40058c:	47b0      	blx	r6

#ifdef CONF_BOARD_SPI_NPCS2
#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
	gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
#else
	gpio_configure_pin(SPI_NPCS2_PA10_GPIO, SPI_NPCS2_PA10_FLAGS);
  40058e:	200a      	movs	r0, #10
  400590:	4917      	ldr	r1, [pc, #92]	; (4005f0 <board_init+0x108>)
  400592:	47b0      	blx	r6
#endif
#endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_OLED_UG_2832HSWEG04
	gpio_configure_pin(UG_2832HSWEG04_DATA_CMD_GPIO, UG_2832HSWEG04_DATA_CMD_FLAGS);
  400594:	f107 5740 	add.w	r7, r7, #805306368	; 0x30000000
  400598:	2055      	movs	r0, #85	; 0x55
  40059a:	4639      	mov	r1, r7
  40059c:	47b0      	blx	r6
	gpio_configure_pin(UG_2832HSWEG04_RESET_GPIO, UG_2832HSWEG04_RESET_FLAGS);
  40059e:	205f      	movs	r0, #95	; 0x5f
  4005a0:	4639      	mov	r1, r7
  4005a2:	47b0      	blx	r6
#endif

#ifdef CONF_BOARD_SD_MMC_SPI
	gpio_configure_pin(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
  4005a4:	205b      	movs	r0, #91	; 0x5b
  4005a6:	4913      	ldr	r1, [pc, #76]	; (4005f4 <board_init+0x10c>)
  4005a8:	47b0      	blx	r6
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4005aa:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4005ac:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4005b0:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4005b2:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4005b4:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4005b8:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4005ba:	f023 0304 	bic.w	r3, r3, #4
  4005be:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4005c0:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4005c2:	f023 0304 	bic.w	r3, r3, #4
  4005c6:	6763      	str	r3, [r4, #116]	; 0x74
  4005c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4005ca:	bf00      	nop
  4005cc:	400e1450 	.word	0x400e1450
  4005d0:	00400df5 	.word	0x00400df5
  4005d4:	00400ba1 	.word	0x00400ba1
  4005d8:	400e1200 	.word	0x400e1200
  4005dc:	400e0e00 	.word	0x400e0e00
  4005e0:	400e1000 	.word	0x400e1000
  4005e4:	00400869 	.word	0x00400869
  4005e8:	08000001 	.word	0x08000001
  4005ec:	00400745 	.word	0x00400745
  4005f0:	10000001 	.word	0x10000001
  4005f4:	28000001 	.word	0x28000001

004005f8 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4005f8:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4005fc:	0052      	lsls	r2, r2, #1
  4005fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400602:	fbb3 f3f2 	udiv	r3, r3, r2
  400606:	3b01      	subs	r3, #1
  400608:	f3c3 030d 	ubfx	r3, r3, #0, #14
  40060c:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  400610:	4770      	bx	lr
  400612:	bf00      	nop

00400614 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400614:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400616:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  400618:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40061c:	d02e      	beq.n	40067c <pio_set_peripheral+0x68>
  40061e:	d808      	bhi.n	400632 <pio_set_peripheral+0x1e>
  400620:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400624:	d014      	beq.n	400650 <pio_set_peripheral+0x3c>
  400626:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40062a:	d01d      	beq.n	400668 <pio_set_peripheral+0x54>
  40062c:	2900      	cmp	r1, #0
  40062e:	d135      	bne.n	40069c <pio_set_peripheral+0x88>
  400630:	e035      	b.n	40069e <pio_set_peripheral+0x8a>
  400632:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400636:	d032      	beq.n	40069e <pio_set_peripheral+0x8a>
  400638:	d803      	bhi.n	400642 <pio_set_peripheral+0x2e>
  40063a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40063e:	d027      	beq.n	400690 <pio_set_peripheral+0x7c>
  400640:	e02c      	b.n	40069c <pio_set_peripheral+0x88>
  400642:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400646:	d02a      	beq.n	40069e <pio_set_peripheral+0x8a>
  400648:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40064c:	d027      	beq.n	40069e <pio_set_peripheral+0x8a>
  40064e:	e025      	b.n	40069c <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400650:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400652:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400654:	43d3      	mvns	r3, r2
  400656:	4021      	ands	r1, r4
  400658:	4019      	ands	r1, r3
  40065a:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40065c:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40065e:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400660:	4021      	ands	r1, r4
  400662:	400b      	ands	r3, r1
  400664:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400666:	e019      	b.n	40069c <pio_set_peripheral+0x88>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400668:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40066a:	4313      	orrs	r3, r2
  40066c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40066e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400670:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400672:	400b      	ands	r3, r1
  400674:	ea23 0302 	bic.w	r3, r3, r2
  400678:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40067a:	e00f      	b.n	40069c <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40067c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40067e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400680:	400b      	ands	r3, r1
  400682:	ea23 0302 	bic.w	r3, r3, r2
  400686:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400688:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40068a:	4313      	orrs	r3, r2
  40068c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40068e:	e005      	b.n	40069c <pio_set_peripheral+0x88>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400690:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400692:	4313      	orrs	r3, r2
  400694:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400696:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400698:	4313      	orrs	r3, r2
  40069a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40069c:	6042      	str	r2, [r0, #4]
}
  40069e:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006a2:	4770      	bx	lr

004006a4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4006a4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4006a6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4006aa:	bf14      	ite	ne
  4006ac:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4006ae:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006b0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4006b4:	bf14      	ite	ne
  4006b6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006b8:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006ba:	f012 0f02 	tst.w	r2, #2
  4006be:	d002      	beq.n	4006c6 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  4006c0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4006c4:	e004      	b.n	4006d0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006c6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4006ca:	bf18      	it	ne
  4006cc:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006d0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4006d2:	6001      	str	r1, [r0, #0]
  4006d4:	4770      	bx	lr
  4006d6:	bf00      	nop

004006d8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4006d8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4006da:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4006dc:	9c01      	ldr	r4, [sp, #4]
  4006de:	b10c      	cbz	r4, 4006e4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4006e0:	6641      	str	r1, [r0, #100]	; 0x64
  4006e2:	e000      	b.n	4006e6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4006e4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4006e6:	b10b      	cbz	r3, 4006ec <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4006e8:	6501      	str	r1, [r0, #80]	; 0x50
  4006ea:	e000      	b.n	4006ee <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4006ec:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4006ee:	b10a      	cbz	r2, 4006f4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4006f0:	6301      	str	r1, [r0, #48]	; 0x30
  4006f2:	e000      	b.n	4006f6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4006f4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4006f6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4006f8:	6001      	str	r1, [r0, #0]
}
  4006fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006fe:	4770      	bx	lr

00400700 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400700:	f012 0f10 	tst.w	r2, #16
  400704:	d010      	beq.n	400728 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400706:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40070a:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40070e:	bf14      	ite	ne
  400710:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400714:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400718:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40071c:	bf14      	ite	ne
  40071e:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400722:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400726:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400728:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40072c:	4770      	bx	lr
  40072e:	bf00      	nop

00400730 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  400730:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400732:	6401      	str	r1, [r0, #64]	; 0x40
  400734:	4770      	bx	lr
  400736:	bf00      	nop

00400738 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400738:	6441      	str	r1, [r0, #68]	; 0x44
  40073a:	4770      	bx	lr

0040073c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40073c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40073e:	4770      	bx	lr

00400740 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400740:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400742:	4770      	bx	lr

00400744 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400744:	b570      	push	{r4, r5, r6, lr}
  400746:	b082      	sub	sp, #8
  400748:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40074a:	0944      	lsrs	r4, r0, #5
  40074c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  400750:	f204 7407 	addw	r4, r4, #1799	; 0x707
  400754:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400756:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  40075a:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40075e:	d047      	beq.n	4007f0 <pio_configure_pin+0xac>
  400760:	d809      	bhi.n	400776 <pio_configure_pin+0x32>
  400762:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  400766:	d021      	beq.n	4007ac <pio_configure_pin+0x68>
  400768:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  40076c:	d02f      	beq.n	4007ce <pio_configure_pin+0x8a>
  40076e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  400772:	d16f      	bne.n	400854 <pio_configure_pin+0x110>
  400774:	e009      	b.n	40078a <pio_configure_pin+0x46>
  400776:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  40077a:	d055      	beq.n	400828 <pio_configure_pin+0xe4>
  40077c:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  400780:	d052      	beq.n	400828 <pio_configure_pin+0xe4>
  400782:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  400786:	d044      	beq.n	400812 <pio_configure_pin+0xce>
  400788:	e064      	b.n	400854 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40078a:	f000 001f 	and.w	r0, r0, #31
  40078e:	2401      	movs	r4, #1
  400790:	4084      	lsls	r4, r0
  400792:	4630      	mov	r0, r6
  400794:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400798:	4622      	mov	r2, r4
  40079a:	4b30      	ldr	r3, [pc, #192]	; (40085c <pio_configure_pin+0x118>)
  40079c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40079e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4007a2:	bf14      	ite	ne
  4007a4:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4007a6:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4007a8:	2001      	movs	r0, #1
  4007aa:	e054      	b.n	400856 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4007ac:	f000 001f 	and.w	r0, r0, #31
  4007b0:	2401      	movs	r4, #1
  4007b2:	4084      	lsls	r4, r0
  4007b4:	4630      	mov	r0, r6
  4007b6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007ba:	4622      	mov	r2, r4
  4007bc:	4b27      	ldr	r3, [pc, #156]	; (40085c <pio_configure_pin+0x118>)
  4007be:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4007c0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4007c4:	bf14      	ite	ne
  4007c6:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4007c8:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4007ca:	2001      	movs	r0, #1
  4007cc:	e043      	b.n	400856 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4007ce:	f000 001f 	and.w	r0, r0, #31
  4007d2:	2401      	movs	r4, #1
  4007d4:	4084      	lsls	r4, r0
  4007d6:	4630      	mov	r0, r6
  4007d8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4007dc:	4622      	mov	r2, r4
  4007de:	4b1f      	ldr	r3, [pc, #124]	; (40085c <pio_configure_pin+0x118>)
  4007e0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4007e2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4007e6:	bf14      	ite	ne
  4007e8:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4007ea:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4007ec:	2001      	movs	r0, #1
  4007ee:	e032      	b.n	400856 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4007f0:	f000 001f 	and.w	r0, r0, #31
  4007f4:	2401      	movs	r4, #1
  4007f6:	4084      	lsls	r4, r0
  4007f8:	4630      	mov	r0, r6
  4007fa:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4007fe:	4622      	mov	r2, r4
  400800:	4b16      	ldr	r3, [pc, #88]	; (40085c <pio_configure_pin+0x118>)
  400802:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400804:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400808:	bf14      	ite	ne
  40080a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40080c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40080e:	2001      	movs	r0, #1
  400810:	e021      	b.n	400856 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400812:	f000 011f 	and.w	r1, r0, #31
  400816:	2401      	movs	r4, #1
  400818:	4630      	mov	r0, r6
  40081a:	fa04 f101 	lsl.w	r1, r4, r1
  40081e:	462a      	mov	r2, r5
  400820:	4b0f      	ldr	r3, [pc, #60]	; (400860 <pio_configure_pin+0x11c>)
  400822:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400824:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400826:	e016      	b.n	400856 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400828:	f000 011f 	and.w	r1, r0, #31
  40082c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40082e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400832:	ea05 0304 	and.w	r3, r5, r4
  400836:	9300      	str	r3, [sp, #0]
  400838:	4630      	mov	r0, r6
  40083a:	fa04 f101 	lsl.w	r1, r4, r1
  40083e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400842:	bf14      	ite	ne
  400844:	2200      	movne	r2, #0
  400846:	2201      	moveq	r2, #1
  400848:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40084c:	4d05      	ldr	r5, [pc, #20]	; (400864 <pio_configure_pin+0x120>)
  40084e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  400850:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400852:	e000      	b.n	400856 <pio_configure_pin+0x112>

	default:
		return 0;
  400854:	2000      	movs	r0, #0
	}

	return 1;
}
  400856:	b002      	add	sp, #8
  400858:	bd70      	pop	{r4, r5, r6, pc}
  40085a:	bf00      	nop
  40085c:	00400615 	.word	0x00400615
  400860:	004006a5 	.word	0x004006a5
  400864:	004006d9 	.word	0x004006d9

00400868 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400868:	b5f0      	push	{r4, r5, r6, r7, lr}
  40086a:	b083      	sub	sp, #12
  40086c:	4607      	mov	r7, r0
  40086e:	460e      	mov	r6, r1
  400870:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400872:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  400876:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40087a:	d038      	beq.n	4008ee <pio_configure_pin_group+0x86>
  40087c:	d809      	bhi.n	400892 <pio_configure_pin_group+0x2a>
  40087e:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  400882:	d01c      	beq.n	4008be <pio_configure_pin_group+0x56>
  400884:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  400888:	d025      	beq.n	4008d6 <pio_configure_pin_group+0x6e>
  40088a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  40088e:	d150      	bne.n	400932 <pio_configure_pin_group+0xca>
  400890:	e009      	b.n	4008a6 <pio_configure_pin_group+0x3e>
  400892:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  400896:	d03a      	beq.n	40090e <pio_configure_pin_group+0xa6>
  400898:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  40089c:	d037      	beq.n	40090e <pio_configure_pin_group+0xa6>
  40089e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  4008a2:	d030      	beq.n	400906 <pio_configure_pin_group+0x9e>
  4008a4:	e045      	b.n	400932 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4008a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4008aa:	4632      	mov	r2, r6
  4008ac:	4b22      	ldr	r3, [pc, #136]	; (400938 <pio_configure_pin_group+0xd0>)
  4008ae:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4008b0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008b4:	bf14      	ite	ne
  4008b6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4008b8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4008ba:	2001      	movs	r0, #1
  4008bc:	e03a      	b.n	400934 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4008be:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4008c2:	4632      	mov	r2, r6
  4008c4:	4b1c      	ldr	r3, [pc, #112]	; (400938 <pio_configure_pin_group+0xd0>)
  4008c6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4008c8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008cc:	bf14      	ite	ne
  4008ce:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4008d0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4008d2:	2001      	movs	r0, #1
  4008d4:	e02e      	b.n	400934 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4008d6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4008da:	4632      	mov	r2, r6
  4008dc:	4b16      	ldr	r3, [pc, #88]	; (400938 <pio_configure_pin_group+0xd0>)
  4008de:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4008e0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008e4:	bf14      	ite	ne
  4008e6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4008e8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4008ea:	2001      	movs	r0, #1
  4008ec:	e022      	b.n	400934 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4008ee:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4008f2:	4632      	mov	r2, r6
  4008f4:	4b10      	ldr	r3, [pc, #64]	; (400938 <pio_configure_pin_group+0xd0>)
  4008f6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4008f8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4008fc:	bf14      	ite	ne
  4008fe:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400900:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400902:	2001      	movs	r0, #1
  400904:	e016      	b.n	400934 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400906:	4b0d      	ldr	r3, [pc, #52]	; (40093c <pio_configure_pin_group+0xd4>)
  400908:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40090a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  40090c:	e012      	b.n	400934 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40090e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400912:	f005 0301 	and.w	r3, r5, #1
  400916:	9300      	str	r3, [sp, #0]
  400918:	4638      	mov	r0, r7
  40091a:	4631      	mov	r1, r6
  40091c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400920:	bf14      	ite	ne
  400922:	2200      	movne	r2, #0
  400924:	2201      	moveq	r2, #1
  400926:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40092a:	4c05      	ldr	r4, [pc, #20]	; (400940 <pio_configure_pin_group+0xd8>)
  40092c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  40092e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400930:	e000      	b.n	400934 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400932:	2000      	movs	r0, #0
	}

	return 1;
}
  400934:	b003      	add	sp, #12
  400936:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400938:	00400615 	.word	0x00400615
  40093c:	004006a5 	.word	0x004006a5
  400940:	004006d9 	.word	0x004006d9

00400944 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400948:	4681      	mov	r9, r0
  40094a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40094c:	4b14      	ldr	r3, [pc, #80]	; (4009a0 <pio_handler_process+0x5c>)
  40094e:	4798      	blx	r3
  400950:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400952:	4648      	mov	r0, r9
  400954:	4b13      	ldr	r3, [pc, #76]	; (4009a4 <pio_handler_process+0x60>)
  400956:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400958:	4005      	ands	r5, r0
  40095a:	d017      	beq.n	40098c <pio_handler_process+0x48>
  40095c:	4f12      	ldr	r7, [pc, #72]	; (4009a8 <pio_handler_process+0x64>)
  40095e:	f107 040c 	add.w	r4, r7, #12
  400962:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400964:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  400968:	42b3      	cmp	r3, r6
  40096a:	d10a      	bne.n	400982 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40096c:	f854 1c08 	ldr.w	r1, [r4, #-8]
  400970:	4229      	tst	r1, r5
  400972:	d006      	beq.n	400982 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400974:	6823      	ldr	r3, [r4, #0]
  400976:	4630      	mov	r0, r6
  400978:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40097a:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40097e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400982:	42bc      	cmp	r4, r7
  400984:	d002      	beq.n	40098c <pio_handler_process+0x48>
  400986:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400988:	2d00      	cmp	r5, #0
  40098a:	d1eb      	bne.n	400964 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40098c:	4b07      	ldr	r3, [pc, #28]	; (4009ac <pio_handler_process+0x68>)
  40098e:	681b      	ldr	r3, [r3, #0]
  400990:	b123      	cbz	r3, 40099c <pio_handler_process+0x58>
		if (pio_capture_handler) {
  400992:	4b07      	ldr	r3, [pc, #28]	; (4009b0 <pio_handler_process+0x6c>)
  400994:	681b      	ldr	r3, [r3, #0]
  400996:	b10b      	cbz	r3, 40099c <pio_handler_process+0x58>
			pio_capture_handler(p_pio);
  400998:	4648      	mov	r0, r9
  40099a:	4798      	blx	r3
  40099c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4009a0:	0040073d 	.word	0x0040073d
  4009a4:	00400741 	.word	0x00400741
  4009a8:	20000cf0 	.word	0x20000cf0
  4009ac:	20000d98 	.word	0x20000d98
  4009b0:	20000cec 	.word	0x20000cec

004009b4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009b6:	4c0b      	ldr	r4, [pc, #44]	; (4009e4 <pio_handler_set+0x30>)
  4009b8:	6824      	ldr	r4, [r4, #0]
  4009ba:	2c06      	cmp	r4, #6
  4009bc:	d810      	bhi.n	4009e0 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  4009be:	4f0a      	ldr	r7, [pc, #40]	; (4009e8 <pio_handler_set+0x34>)
  4009c0:	0126      	lsls	r6, r4, #4
  4009c2:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  4009c4:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  4009c6:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  4009c8:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  4009ca:	9906      	ldr	r1, [sp, #24]
  4009cc:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  4009ce:	3401      	adds	r4, #1
  4009d0:	4904      	ldr	r1, [pc, #16]	; (4009e4 <pio_handler_set+0x30>)
  4009d2:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009d4:	4611      	mov	r1, r2
  4009d6:	461a      	mov	r2, r3
  4009d8:	4b04      	ldr	r3, [pc, #16]	; (4009ec <pio_handler_set+0x38>)
  4009da:	4798      	blx	r3

	return 0;
  4009dc:	2000      	movs	r0, #0
  4009de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  4009e0:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  4009e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4009e4:	20000ce8 	.word	0x20000ce8
  4009e8:	20000cf0 	.word	0x20000cf0
  4009ec:	00400701 	.word	0x00400701

004009f0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4009f2:	4802      	ldr	r0, [pc, #8]	; (4009fc <PIOA_Handler+0xc>)
  4009f4:	210b      	movs	r1, #11
  4009f6:	4b02      	ldr	r3, [pc, #8]	; (400a00 <PIOA_Handler+0x10>)
  4009f8:	4798      	blx	r3
  4009fa:	bd08      	pop	{r3, pc}
  4009fc:	400e0e00 	.word	0x400e0e00
  400a00:	00400945 	.word	0x00400945

00400a04 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400a04:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400a06:	4802      	ldr	r0, [pc, #8]	; (400a10 <PIOB_Handler+0xc>)
  400a08:	210c      	movs	r1, #12
  400a0a:	4b02      	ldr	r3, [pc, #8]	; (400a14 <PIOB_Handler+0x10>)
  400a0c:	4798      	blx	r3
  400a0e:	bd08      	pop	{r3, pc}
  400a10:	400e1000 	.word	0x400e1000
  400a14:	00400945 	.word	0x00400945

00400a18 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a18:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400a1a:	4802      	ldr	r0, [pc, #8]	; (400a24 <PIOC_Handler+0xc>)
  400a1c:	210d      	movs	r1, #13
  400a1e:	4b02      	ldr	r3, [pc, #8]	; (400a28 <PIOC_Handler+0x10>)
  400a20:	4798      	blx	r3
  400a22:	bd08      	pop	{r3, pc}
  400a24:	400e1200 	.word	0x400e1200
  400a28:	00400945 	.word	0x00400945

00400a2c <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  400a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400a30:	4605      	mov	r5, r0
  400a32:	460c      	mov	r4, r1
  400a34:	4691      	mov	r9, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  400a36:	4b1b      	ldr	r3, [pc, #108]	; (400aa4 <pio_handler_set_priority+0x78>)
  400a38:	4798      	blx	r3
  400a3a:	4680      	mov	r8, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  400a3c:	4628      	mov	r0, r5
  400a3e:	f04f 31ff 	mov.w	r1, #4294967295
  400a42:	4b19      	ldr	r3, [pc, #100]	; (400aa8 <pio_handler_set_priority+0x7c>)
  400a44:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  400a46:	4628      	mov	r0, r5
  400a48:	4b18      	ldr	r3, [pc, #96]	; (400aac <pio_handler_set_priority+0x80>)
  400a4a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400a4c:	b2e7      	uxtb	r7, r4
  400a4e:	f007 031f 	and.w	r3, r7, #31
  400a52:	2601      	movs	r6, #1
  400a54:	409e      	lsls	r6, r3
  400a56:	0963      	lsrs	r3, r4, #5
  400a58:	009b      	lsls	r3, r3, #2
  400a5a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  400a5e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  400a62:	f8c3 6080 	str.w	r6, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400a66:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  400a6a:	2c00      	cmp	r4, #0
  400a6c:	da09      	bge.n	400a82 <pio_handler_set_priority+0x56>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400a6e:	f007 070f 	and.w	r7, r7, #15
  400a72:	ea4f 1909 	mov.w	r9, r9, lsl #4
  400a76:	fa5f f989 	uxtb.w	r9, r9
  400a7a:	4a0d      	ldr	r2, [pc, #52]	; (400ab0 <pio_handler_set_priority+0x84>)
  400a7c:	f802 9007 	strb.w	r9, [r2, r7]
  400a80:	e009      	b.n	400a96 <pio_handler_set_priority+0x6a>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400a82:	ea4f 1909 	mov.w	r9, r9, lsl #4
  400a86:	fa5f f989 	uxtb.w	r9, r9
  400a8a:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  400a8e:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  400a92:	f884 9300 	strb.w	r9, [r4, #768]	; 0x300
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400a96:	601e      	str	r6, [r3, #0]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  400a98:	4628      	mov	r0, r5
  400a9a:	4641      	mov	r1, r8
  400a9c:	4b05      	ldr	r3, [pc, #20]	; (400ab4 <pio_handler_set_priority+0x88>)
  400a9e:	4798      	blx	r3
  400aa0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400aa4:	00400741 	.word	0x00400741
  400aa8:	00400739 	.word	0x00400739
  400aac:	0040073d 	.word	0x0040073d
  400ab0:	e000ed14 	.word	0xe000ed14
  400ab4:	00400731 	.word	0x00400731

00400ab8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ab8:	4b17      	ldr	r3, [pc, #92]	; (400b18 <pmc_switch_mck_to_pllack+0x60>)
  400aba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400abc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  400ac0:	4310      	orrs	r0, r2
  400ac2:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ac4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ac6:	f013 0f08 	tst.w	r3, #8
  400aca:	d109      	bne.n	400ae0 <pmc_switch_mck_to_pllack+0x28>
  400acc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ad0:	4911      	ldr	r1, [pc, #68]	; (400b18 <pmc_switch_mck_to_pllack+0x60>)
  400ad2:	e001      	b.n	400ad8 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ad4:	3b01      	subs	r3, #1
  400ad6:	d019      	beq.n	400b0c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ad8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ada:	f012 0f08 	tst.w	r2, #8
  400ade:	d0f9      	beq.n	400ad4 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ae0:	4b0d      	ldr	r3, [pc, #52]	; (400b18 <pmc_switch_mck_to_pllack+0x60>)
  400ae2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400ae4:	f022 0203 	bic.w	r2, r2, #3
  400ae8:	f042 0202 	orr.w	r2, r2, #2
  400aec:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400aee:	6e98      	ldr	r0, [r3, #104]	; 0x68
  400af0:	f010 0008 	ands.w	r0, r0, #8
  400af4:	d10c      	bne.n	400b10 <pmc_switch_mck_to_pllack+0x58>
  400af6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400afa:	4907      	ldr	r1, [pc, #28]	; (400b18 <pmc_switch_mck_to_pllack+0x60>)
  400afc:	e001      	b.n	400b02 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400afe:	3b01      	subs	r3, #1
  400b00:	d008      	beq.n	400b14 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b02:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b04:	f012 0f08 	tst.w	r2, #8
  400b08:	d0f9      	beq.n	400afe <pmc_switch_mck_to_pllack+0x46>
  400b0a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400b0c:	2001      	movs	r0, #1
  400b0e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400b10:	2000      	movs	r0, #0
  400b12:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400b14:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400b16:	4770      	bx	lr
  400b18:	400e0400 	.word	0x400e0400

00400b1c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400b1c:	b138      	cbz	r0, 400b2e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b1e:	4911      	ldr	r1, [pc, #68]	; (400b64 <pmc_switch_mainck_to_xtal+0x48>)
  400b20:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400b22:	4a11      	ldr	r2, [pc, #68]	; (400b68 <pmc_switch_mainck_to_xtal+0x4c>)
  400b24:	401a      	ands	r2, r3
  400b26:	4b11      	ldr	r3, [pc, #68]	; (400b6c <pmc_switch_mainck_to_xtal+0x50>)
  400b28:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400b2a:	620b      	str	r3, [r1, #32]
  400b2c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b2e:	4a0d      	ldr	r2, [pc, #52]	; (400b64 <pmc_switch_mainck_to_xtal+0x48>)
  400b30:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b32:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400b36:	f023 0303 	bic.w	r3, r3, #3
  400b3a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400b3e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400b42:	0209      	lsls	r1, r1, #8
  400b44:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b46:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b48:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400b4a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b4c:	f013 0f01 	tst.w	r3, #1
  400b50:	d0fb      	beq.n	400b4a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400b52:	4a04      	ldr	r2, [pc, #16]	; (400b64 <pmc_switch_mainck_to_xtal+0x48>)
  400b54:	6a13      	ldr	r3, [r2, #32]
  400b56:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400b5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400b5e:	6213      	str	r3, [r2, #32]
  400b60:	4770      	bx	lr
  400b62:	bf00      	nop
  400b64:	400e0400 	.word	0x400e0400
  400b68:	fec8fffc 	.word	0xfec8fffc
  400b6c:	01370002 	.word	0x01370002

00400b70 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400b70:	4b02      	ldr	r3, [pc, #8]	; (400b7c <pmc_osc_is_ready_mainck+0xc>)
  400b72:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400b74:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400b78:	4770      	bx	lr
  400b7a:	bf00      	nop
  400b7c:	400e0400 	.word	0x400e0400

00400b80 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400b80:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400b84:	4b01      	ldr	r3, [pc, #4]	; (400b8c <pmc_disable_pllack+0xc>)
  400b86:	629a      	str	r2, [r3, #40]	; 0x28
  400b88:	4770      	bx	lr
  400b8a:	bf00      	nop
  400b8c:	400e0400 	.word	0x400e0400

00400b90 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400b90:	4b02      	ldr	r3, [pc, #8]	; (400b9c <pmc_is_locked_pllack+0xc>)
  400b92:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400b94:	f000 0002 	and.w	r0, r0, #2
  400b98:	4770      	bx	lr
  400b9a:	bf00      	nop
  400b9c:	400e0400 	.word	0x400e0400

00400ba0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400ba0:	2822      	cmp	r0, #34	; 0x22
  400ba2:	d820      	bhi.n	400be6 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
  400ba4:	281f      	cmp	r0, #31
  400ba6:	d80d      	bhi.n	400bc4 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400ba8:	4b12      	ldr	r3, [pc, #72]	; (400bf4 <pmc_enable_periph_clk+0x54>)
  400baa:	699a      	ldr	r2, [r3, #24]
  400bac:	2301      	movs	r3, #1
  400bae:	4083      	lsls	r3, r0
  400bb0:	401a      	ands	r2, r3
  400bb2:	4293      	cmp	r3, r2
  400bb4:	d019      	beq.n	400bea <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
  400bb6:	2301      	movs	r3, #1
  400bb8:	fa03 f000 	lsl.w	r0, r3, r0
  400bbc:	4b0d      	ldr	r3, [pc, #52]	; (400bf4 <pmc_enable_periph_clk+0x54>)
  400bbe:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400bc0:	2000      	movs	r0, #0
  400bc2:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400bc4:	4b0b      	ldr	r3, [pc, #44]	; (400bf4 <pmc_enable_periph_clk+0x54>)
  400bc6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
  400bca:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400bcc:	2301      	movs	r3, #1
  400bce:	4083      	lsls	r3, r0
  400bd0:	401a      	ands	r2, r3
  400bd2:	4293      	cmp	r3, r2
  400bd4:	d00b      	beq.n	400bee <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
  400bd6:	2301      	movs	r3, #1
  400bd8:	fa03 f000 	lsl.w	r0, r3, r0
  400bdc:	4b05      	ldr	r3, [pc, #20]	; (400bf4 <pmc_enable_periph_clk+0x54>)
  400bde:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  400be2:	2000      	movs	r0, #0
  400be4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400be6:	2001      	movs	r0, #1
  400be8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400bea:	2000      	movs	r0, #0
  400bec:	4770      	bx	lr
  400bee:	2000      	movs	r0, #0
}
  400bf0:	4770      	bx	lr
  400bf2:	bf00      	nop
  400bf4:	400e0400 	.word	0x400e0400

00400bf8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400bf8:	b508      	push	{r3, lr}
  400bfa:	2015      	movs	r0, #21
  400bfc:	4b01      	ldr	r3, [pc, #4]	; (400c04 <spi_enable_clock+0xc>)
  400bfe:	4798      	blx	r3
  400c00:	bd08      	pop	{r3, pc}
  400c02:	bf00      	nop
  400c04:	00400ba1 	.word	0x00400ba1

00400c08 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400c08:	6843      	ldr	r3, [r0, #4]
  400c0a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400c0e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400c10:	6843      	ldr	r3, [r0, #4]
  400c12:	0409      	lsls	r1, r1, #16
  400c14:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400c18:	430b      	orrs	r3, r1
  400c1a:	6043      	str	r3, [r0, #4]
  400c1c:	4770      	bx	lr
  400c1e:	bf00      	nop

00400c20 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400c20:	6843      	ldr	r3, [r0, #4]
  400c22:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  400c26:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  400c28:	6843      	ldr	r3, [r0, #4]
  400c2a:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  400c2e:	6041      	str	r1, [r0, #4]
  400c30:	4770      	bx	lr
  400c32:	bf00      	nop

00400c34 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400c34:	b132      	cbz	r2, 400c44 <spi_set_clock_polarity+0x10>
  400c36:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400c3a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c3c:	f043 0301 	orr.w	r3, r3, #1
  400c40:	6303      	str	r3, [r0, #48]	; 0x30
  400c42:	4770      	bx	lr
  400c44:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400c48:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c4a:	f023 0301 	bic.w	r3, r3, #1
  400c4e:	6303      	str	r3, [r0, #48]	; 0x30
  400c50:	4770      	bx	lr
  400c52:	bf00      	nop

00400c54 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400c54:	b132      	cbz	r2, 400c64 <spi_set_clock_phase+0x10>
  400c56:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400c5a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c5c:	f043 0302 	orr.w	r3, r3, #2
  400c60:	6303      	str	r3, [r0, #48]	; 0x30
  400c62:	4770      	bx	lr
  400c64:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400c68:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c6a:	f023 0302 	bic.w	r3, r3, #2
  400c6e:	6303      	str	r3, [r0, #48]	; 0x30
  400c70:	4770      	bx	lr
  400c72:	bf00      	nop

00400c74 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400c74:	2a04      	cmp	r2, #4
  400c76:	d10a      	bne.n	400c8e <spi_configure_cs_behavior+0x1a>
  400c78:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400c7c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c7e:	f023 0308 	bic.w	r3, r3, #8
  400c82:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400c84:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c86:	f043 0304 	orr.w	r3, r3, #4
  400c8a:	6303      	str	r3, [r0, #48]	; 0x30
  400c8c:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400c8e:	b952      	cbnz	r2, 400ca6 <spi_configure_cs_behavior+0x32>
  400c90:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400c94:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c96:	f023 0308 	bic.w	r3, r3, #8
  400c9a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400c9c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400c9e:	f023 0304 	bic.w	r3, r3, #4
  400ca2:	6303      	str	r3, [r0, #48]	; 0x30
  400ca4:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400ca6:	2a08      	cmp	r2, #8
  400ca8:	d105      	bne.n	400cb6 <spi_configure_cs_behavior+0x42>
  400caa:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400cae:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400cb0:	f043 0308 	orr.w	r3, r3, #8
  400cb4:	6303      	str	r3, [r0, #48]	; 0x30
  400cb6:	4770      	bx	lr

00400cb8 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400cb8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400cbc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400cbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400cc2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400cc4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400cc6:	431a      	orrs	r2, r3
  400cc8:	630a      	str	r2, [r1, #48]	; 0x30
  400cca:	4770      	bx	lr

00400ccc <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400ccc:	1e43      	subs	r3, r0, #1
  400cce:	4419      	add	r1, r3
  400cd0:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400cd4:	1e43      	subs	r3, r0, #1
  400cd6:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400cd8:	bf94      	ite	ls
  400cda:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  400cdc:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  400ce0:	b200      	sxth	r0, r0
  400ce2:	4770      	bx	lr

00400ce4 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400ce4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400ce8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400cea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400cee:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400cf0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400cf2:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  400cf6:	630a      	str	r2, [r1, #48]	; 0x30
  400cf8:	4770      	bx	lr
  400cfa:	bf00      	nop

00400cfc <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  400cfc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400d00:	6b08      	ldr	r0, [r1, #48]	; 0x30
  400d02:	b280      	uxth	r0, r0
  400d04:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400d06:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  400d08:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400d0c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400d10:	630a      	str	r2, [r1, #48]	; 0x30
  400d12:	4770      	bx	lr

00400d14 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400d14:	4b0f      	ldr	r3, [pc, #60]	; (400d54 <twi_set_speed+0x40>)
  400d16:	4299      	cmp	r1, r3
  400d18:	d819      	bhi.n	400d4e <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400d1a:	0049      	lsls	r1, r1, #1
  400d1c:	fbb2 f2f1 	udiv	r2, r2, r1
  400d20:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400d22:	2aff      	cmp	r2, #255	; 0xff
  400d24:	d907      	bls.n	400d36 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  400d26:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  400d28:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400d2a:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400d2c:	2aff      	cmp	r2, #255	; 0xff
  400d2e:	d903      	bls.n	400d38 <twi_set_speed+0x24>
  400d30:	2b07      	cmp	r3, #7
  400d32:	d1f9      	bne.n	400d28 <twi_set_speed+0x14>
  400d34:	e000      	b.n	400d38 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  400d36:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400d38:	0211      	lsls	r1, r2, #8
  400d3a:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400d3c:	041b      	lsls	r3, r3, #16
  400d3e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400d42:	430b      	orrs	r3, r1
  400d44:	b2d2      	uxtb	r2, r2
  400d46:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  400d48:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  400d4a:	2000      	movs	r0, #0
  400d4c:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400d4e:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400d50:	4770      	bx	lr
  400d52:	bf00      	nop
  400d54:	00061a80 	.word	0x00061a80

00400d58 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400d58:	b538      	push	{r3, r4, r5, lr}
  400d5a:	4604      	mov	r4, r0
  400d5c:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400d5e:	f04f 33ff 	mov.w	r3, #4294967295
  400d62:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400d64:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400d66:	2380      	movs	r3, #128	; 0x80
  400d68:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400d6a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400d6c:	2308      	movs	r3, #8
  400d6e:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400d70:	2320      	movs	r3, #32
  400d72:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400d74:	2304      	movs	r3, #4
  400d76:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400d78:	6849      	ldr	r1, [r1, #4]
  400d7a:	682a      	ldr	r2, [r5, #0]
  400d7c:	4b05      	ldr	r3, [pc, #20]	; (400d94 <twi_master_init+0x3c>)
  400d7e:	4798      	blx	r3
  400d80:	2801      	cmp	r0, #1
  400d82:	bf14      	ite	ne
  400d84:	2000      	movne	r0, #0
  400d86:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  400d88:	7a6b      	ldrb	r3, [r5, #9]
  400d8a:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400d8c:	bf04      	itt	eq
  400d8e:	2340      	moveq	r3, #64	; 0x40
  400d90:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400d92:	bd38      	pop	{r3, r4, r5, pc}
  400d94:	00400d15 	.word	0x00400d15

00400d98 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400d98:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400d9a:	23ac      	movs	r3, #172	; 0xac
  400d9c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400d9e:	680a      	ldr	r2, [r1, #0]
  400da0:	684b      	ldr	r3, [r1, #4]
  400da2:	fbb2 f3f3 	udiv	r3, r2, r3
  400da6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400da8:	1e5c      	subs	r4, r3, #1
  400daa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400dae:	4294      	cmp	r4, r2
  400db0:	d80a      	bhi.n	400dc8 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400db2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400db4:	688b      	ldr	r3, [r1, #8]
  400db6:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400db8:	f240 2302 	movw	r3, #514	; 0x202
  400dbc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400dc0:	2350      	movs	r3, #80	; 0x50
  400dc2:	6003      	str	r3, [r0, #0]

	return 0;
  400dc4:	2000      	movs	r0, #0
  400dc6:	e000      	b.n	400dca <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400dc8:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400dca:	f85d 4b04 	ldr.w	r4, [sp], #4
  400dce:	4770      	bx	lr

00400dd0 <uart_enable_tx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  400dd0:	2340      	movs	r3, #64	; 0x40
  400dd2:	6003      	str	r3, [r0, #0]
  400dd4:	4770      	bx	lr
  400dd6:	bf00      	nop

00400dd8 <uart_enable>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable(Uart *p_uart)
{
	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400dd8:	2350      	movs	r3, #80	; 0x50
  400dda:	6003      	str	r3, [r0, #0]
  400ddc:	4770      	bx	lr
  400dde:	bf00      	nop

00400de0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400de0:	6943      	ldr	r3, [r0, #20]
  400de2:	f013 0f02 	tst.w	r3, #2
  400de6:	d002      	beq.n	400dee <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400de8:	61c1      	str	r1, [r0, #28]
	return 0;
  400dea:	2000      	movs	r0, #0
  400dec:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400dee:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400df0:	4770      	bx	lr
  400df2:	bf00      	nop

00400df4 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400df4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400df8:	6043      	str	r3, [r0, #4]
  400dfa:	4770      	bx	lr

00400dfc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400dfc:	e7fe      	b.n	400dfc <Dummy_Handler>
  400dfe:	bf00      	nop

00400e00 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400e00:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  400e02:	4b20      	ldr	r3, [pc, #128]	; (400e84 <Reset_Handler+0x84>)
  400e04:	4a20      	ldr	r2, [pc, #128]	; (400e88 <Reset_Handler+0x88>)
  400e06:	429a      	cmp	r2, r3
  400e08:	d912      	bls.n	400e30 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  400e0a:	4b20      	ldr	r3, [pc, #128]	; (400e8c <Reset_Handler+0x8c>)
  400e0c:	4a1d      	ldr	r2, [pc, #116]	; (400e84 <Reset_Handler+0x84>)
  400e0e:	429a      	cmp	r2, r3
  400e10:	d21f      	bcs.n	400e52 <Reset_Handler+0x52>
  400e12:	1d13      	adds	r3, r2, #4
  400e14:	4c1e      	ldr	r4, [pc, #120]	; (400e90 <Reset_Handler+0x90>)
  400e16:	1ae4      	subs	r4, r4, r3
  400e18:	f024 0403 	bic.w	r4, r4, #3
  400e1c:	3404      	adds	r4, #4
  400e1e:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  400e20:	4610      	mov	r0, r2
  400e22:	4919      	ldr	r1, [pc, #100]	; (400e88 <Reset_Handler+0x88>)
  400e24:	585a      	ldr	r2, [r3, r1]
  400e26:	501a      	str	r2, [r3, r0]
  400e28:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400e2a:	42a3      	cmp	r3, r4
  400e2c:	d1fa      	bne.n	400e24 <Reset_Handler+0x24>
  400e2e:	e010      	b.n	400e52 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400e30:	4b14      	ldr	r3, [pc, #80]	; (400e84 <Reset_Handler+0x84>)
  400e32:	4a15      	ldr	r2, [pc, #84]	; (400e88 <Reset_Handler+0x88>)
  400e34:	429a      	cmp	r2, r3
  400e36:	d20c      	bcs.n	400e52 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400e38:	4a14      	ldr	r2, [pc, #80]	; (400e8c <Reset_Handler+0x8c>)
  400e3a:	4619      	mov	r1, r3
  400e3c:	1ad3      	subs	r3, r2, r3
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400e3e:	4815      	ldr	r0, [pc, #84]	; (400e94 <Reset_Handler+0x94>)
  400e40:	4418      	add	r0, r3
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400e42:	b133      	cbz	r3, 400e52 <Reset_Handler+0x52>
  400e44:	4613      	mov	r3, r2
  400e46:	1a9c      	subs	r4, r3, r2
			*pDest-- = *pSrc--;
  400e48:	5824      	ldr	r4, [r4, r0]
  400e4a:	f843 4d04 	str.w	r4, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400e4e:	4299      	cmp	r1, r3
  400e50:	d1f9      	bne.n	400e46 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400e52:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400e54:	4b10      	ldr	r3, [pc, #64]	; (400e98 <Reset_Handler+0x98>)
  400e56:	4a11      	ldr	r2, [pc, #68]	; (400e9c <Reset_Handler+0x9c>)
  400e58:	429a      	cmp	r2, r3
  400e5a:	d20b      	bcs.n	400e74 <Reset_Handler+0x74>
  400e5c:	1f13      	subs	r3, r2, #4
  400e5e:	4910      	ldr	r1, [pc, #64]	; (400ea0 <Reset_Handler+0xa0>)
  400e60:	1ac9      	subs	r1, r1, r3
  400e62:	f021 0103 	bic.w	r1, r1, #3
  400e66:	1d1a      	adds	r2, r3, #4
  400e68:	4411      	add	r1, r2
		*pDest++ = 0;
  400e6a:	2200      	movs	r2, #0
  400e6c:	f843 2f04 	str.w	r2, [r3, #4]!
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400e70:	428b      	cmp	r3, r1
  400e72:	d1fb      	bne.n	400e6c <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400e74:	4b0b      	ldr	r3, [pc, #44]	; (400ea4 <Reset_Handler+0xa4>)
  400e76:	4a0c      	ldr	r2, [pc, #48]	; (400ea8 <Reset_Handler+0xa8>)
  400e78:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400e7a:	4b0c      	ldr	r3, [pc, #48]	; (400eac <Reset_Handler+0xac>)
  400e7c:	4798      	blx	r3

	/* Branch to main function */
	main();
  400e7e:	4b0c      	ldr	r3, [pc, #48]	; (400eb0 <Reset_Handler+0xb0>)
  400e80:	4798      	blx	r3
  400e82:	e7fe      	b.n	400e82 <Reset_Handler+0x82>
  400e84:	20000000 	.word	0x20000000
  400e88:	0040637c 	.word	0x0040637c
  400e8c:	20000ccc 	.word	0x20000ccc
  400e90:	20000ccf 	.word	0x20000ccf
  400e94:	00406378 	.word	0x00406378
  400e98:	20000da0 	.word	0x20000da0
  400e9c:	20000ccc 	.word	0x20000ccc
  400ea0:	20000d9b 	.word	0x20000d9b
  400ea4:	e000ed00 	.word	0xe000ed00
  400ea8:	00400000 	.word	0x00400000
  400eac:	00401f29 	.word	0x00401f29
  400eb0:	004013fd 	.word	0x004013fd

00400eb4 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400eb4:	4b3d      	ldr	r3, [pc, #244]	; (400fac <SystemCoreClockUpdate+0xf8>)
  400eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400eb8:	f003 0303 	and.w	r3, r3, #3
  400ebc:	2b03      	cmp	r3, #3
  400ebe:	d85d      	bhi.n	400f7c <SystemCoreClockUpdate+0xc8>
  400ec0:	e8df f003 	tbb	[pc, r3]
  400ec4:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400ec8:	4b39      	ldr	r3, [pc, #228]	; (400fb0 <SystemCoreClockUpdate+0xfc>)
  400eca:	695b      	ldr	r3, [r3, #20]
  400ecc:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400ed0:	bf14      	ite	ne
  400ed2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400ed6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400eda:	4b36      	ldr	r3, [pc, #216]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400edc:	601a      	str	r2, [r3, #0]
  400ede:	e04d      	b.n	400f7c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400ee0:	4b32      	ldr	r3, [pc, #200]	; (400fac <SystemCoreClockUpdate+0xf8>)
  400ee2:	6a1b      	ldr	r3, [r3, #32]
  400ee4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400ee8:	d003      	beq.n	400ef2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400eea:	4a33      	ldr	r2, [pc, #204]	; (400fb8 <SystemCoreClockUpdate+0x104>)
  400eec:	4b31      	ldr	r3, [pc, #196]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400eee:	601a      	str	r2, [r3, #0]
  400ef0:	e044      	b.n	400f7c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ef2:	4a32      	ldr	r2, [pc, #200]	; (400fbc <SystemCoreClockUpdate+0x108>)
  400ef4:	4b2f      	ldr	r3, [pc, #188]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400ef6:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400ef8:	4b2c      	ldr	r3, [pc, #176]	; (400fac <SystemCoreClockUpdate+0xf8>)
  400efa:	6a1b      	ldr	r3, [r3, #32]
  400efc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f00:	2b10      	cmp	r3, #16
  400f02:	d002      	beq.n	400f0a <SystemCoreClockUpdate+0x56>
  400f04:	2b20      	cmp	r3, #32
  400f06:	d004      	beq.n	400f12 <SystemCoreClockUpdate+0x5e>
  400f08:	e038      	b.n	400f7c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400f0a:	4a2d      	ldr	r2, [pc, #180]	; (400fc0 <SystemCoreClockUpdate+0x10c>)
  400f0c:	4b29      	ldr	r3, [pc, #164]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400f0e:	601a      	str	r2, [r3, #0]
			break;
  400f10:	e034      	b.n	400f7c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400f12:	4a29      	ldr	r2, [pc, #164]	; (400fb8 <SystemCoreClockUpdate+0x104>)
  400f14:	4b27      	ldr	r3, [pc, #156]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400f16:	601a      	str	r2, [r3, #0]
			break;
  400f18:	e030      	b.n	400f7c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400f1a:	4b24      	ldr	r3, [pc, #144]	; (400fac <SystemCoreClockUpdate+0xf8>)
  400f1c:	6a1b      	ldr	r3, [r3, #32]
  400f1e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400f22:	d003      	beq.n	400f2c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400f24:	4a24      	ldr	r2, [pc, #144]	; (400fb8 <SystemCoreClockUpdate+0x104>)
  400f26:	4b23      	ldr	r3, [pc, #140]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400f28:	601a      	str	r2, [r3, #0]
  400f2a:	e012      	b.n	400f52 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400f2c:	4a23      	ldr	r2, [pc, #140]	; (400fbc <SystemCoreClockUpdate+0x108>)
  400f2e:	4b21      	ldr	r3, [pc, #132]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400f30:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400f32:	4b1e      	ldr	r3, [pc, #120]	; (400fac <SystemCoreClockUpdate+0xf8>)
  400f34:	6a1b      	ldr	r3, [r3, #32]
  400f36:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f3a:	2b10      	cmp	r3, #16
  400f3c:	d002      	beq.n	400f44 <SystemCoreClockUpdate+0x90>
  400f3e:	2b20      	cmp	r3, #32
  400f40:	d004      	beq.n	400f4c <SystemCoreClockUpdate+0x98>
  400f42:	e006      	b.n	400f52 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400f44:	4a1e      	ldr	r2, [pc, #120]	; (400fc0 <SystemCoreClockUpdate+0x10c>)
  400f46:	4b1b      	ldr	r3, [pc, #108]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400f48:	601a      	str	r2, [r3, #0]
					break;
  400f4a:	e002      	b.n	400f52 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400f4c:	4a1a      	ldr	r2, [pc, #104]	; (400fb8 <SystemCoreClockUpdate+0x104>)
  400f4e:	4b19      	ldr	r3, [pc, #100]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400f50:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400f52:	4b16      	ldr	r3, [pc, #88]	; (400fac <SystemCoreClockUpdate+0xf8>)
  400f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f56:	f003 0303 	and.w	r3, r3, #3
  400f5a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400f5c:	4b13      	ldr	r3, [pc, #76]	; (400fac <SystemCoreClockUpdate+0xf8>)
  400f5e:	bf07      	ittee	eq
  400f60:	6a98      	ldreq	r0, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400f62:	6a99      	ldreq	r1, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400f64:	6ad8      	ldrne	r0, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400f66:	6ad9      	ldrne	r1, [r3, #44]	; 0x2c
  400f68:	4b12      	ldr	r3, [pc, #72]	; (400fb4 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400f6a:	f3c0 400a 	ubfx	r0, r0, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400f6e:	681a      	ldr	r2, [r3, #0]
  400f70:	fb00 2202 	mla	r2, r0, r2, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  400f74:	b2c9      	uxtb	r1, r1
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400f76:	fbb2 f2f1 	udiv	r2, r2, r1
  400f7a:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400f7c:	4b0b      	ldr	r3, [pc, #44]	; (400fac <SystemCoreClockUpdate+0xf8>)
  400f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f80:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f84:	2b70      	cmp	r3, #112	; 0x70
  400f86:	d107      	bne.n	400f98 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400f88:	4b0a      	ldr	r3, [pc, #40]	; (400fb4 <SystemCoreClockUpdate+0x100>)
  400f8a:	681a      	ldr	r2, [r3, #0]
  400f8c:	490d      	ldr	r1, [pc, #52]	; (400fc4 <SystemCoreClockUpdate+0x110>)
  400f8e:	fba1 0202 	umull	r0, r2, r1, r2
  400f92:	0852      	lsrs	r2, r2, #1
  400f94:	601a      	str	r2, [r3, #0]
  400f96:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400f98:	4b04      	ldr	r3, [pc, #16]	; (400fac <SystemCoreClockUpdate+0xf8>)
  400f9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400f9c:	4b05      	ldr	r3, [pc, #20]	; (400fb4 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400f9e:	f3c1 1102 	ubfx	r1, r1, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400fa2:	681a      	ldr	r2, [r3, #0]
  400fa4:	40ca      	lsrs	r2, r1
  400fa6:	601a      	str	r2, [r3, #0]
  400fa8:	4770      	bx	lr
  400faa:	bf00      	nop
  400fac:	400e0400 	.word	0x400e0400
  400fb0:	400e1410 	.word	0x400e1410
  400fb4:	20000408 	.word	0x20000408
  400fb8:	00b71b00 	.word	0x00b71b00
  400fbc:	003d0900 	.word	0x003d0900
  400fc0:	007a1200 	.word	0x007a1200
  400fc4:	aaaaaaab 	.word	0xaaaaaaab

00400fc8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400fc8:	4b1a      	ldr	r3, [pc, #104]	; (401034 <system_init_flash+0x6c>)
  400fca:	4298      	cmp	r0, r3
  400fcc:	d807      	bhi.n	400fde <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400fce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400fd2:	4a19      	ldr	r2, [pc, #100]	; (401038 <system_init_flash+0x70>)
  400fd4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400fd6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400fda:	6013      	str	r3, [r2, #0]
  400fdc:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400fde:	4b17      	ldr	r3, [pc, #92]	; (40103c <system_init_flash+0x74>)
  400fe0:	4298      	cmp	r0, r3
  400fe2:	d806      	bhi.n	400ff2 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400fe4:	4b16      	ldr	r3, [pc, #88]	; (401040 <system_init_flash+0x78>)
  400fe6:	4a14      	ldr	r2, [pc, #80]	; (401038 <system_init_flash+0x70>)
  400fe8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400fea:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400fee:	6013      	str	r3, [r2, #0]
  400ff0:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400ff2:	4b14      	ldr	r3, [pc, #80]	; (401044 <system_init_flash+0x7c>)
  400ff4:	4298      	cmp	r0, r3
  400ff6:	d806      	bhi.n	401006 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ff8:	4b13      	ldr	r3, [pc, #76]	; (401048 <system_init_flash+0x80>)
  400ffa:	4a0f      	ldr	r2, [pc, #60]	; (401038 <system_init_flash+0x70>)
  400ffc:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ffe:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401002:	6013      	str	r3, [r2, #0]
  401004:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401006:	4b11      	ldr	r3, [pc, #68]	; (40104c <system_init_flash+0x84>)
  401008:	4298      	cmp	r0, r3
  40100a:	d806      	bhi.n	40101a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40100c:	4b10      	ldr	r3, [pc, #64]	; (401050 <system_init_flash+0x88>)
  40100e:	4a0a      	ldr	r2, [pc, #40]	; (401038 <system_init_flash+0x70>)
  401010:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401012:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401016:	6013      	str	r3, [r2, #0]
  401018:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40101a:	4b0e      	ldr	r3, [pc, #56]	; (401054 <system_init_flash+0x8c>)
  40101c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40101e:	bf94      	ite	ls
  401020:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401024:	4b0c      	ldrhi	r3, [pc, #48]	; (401058 <system_init_flash+0x90>)
  401026:	4a04      	ldr	r2, [pc, #16]	; (401038 <system_init_flash+0x70>)
  401028:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40102a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40102e:	6013      	str	r3, [r2, #0]
  401030:	4770      	bx	lr
  401032:	bf00      	nop
  401034:	01312cff 	.word	0x01312cff
  401038:	400e0a00 	.word	0x400e0a00
  40103c:	026259ff 	.word	0x026259ff
  401040:	04000100 	.word	0x04000100
  401044:	039386ff 	.word	0x039386ff
  401048:	04000200 	.word	0x04000200
  40104c:	04c4b3ff 	.word	0x04c4b3ff
  401050:	04000300 	.word	0x04000300
  401054:	05f5e0ff 	.word	0x05f5e0ff
  401058:	04000500 	.word	0x04000500

0040105c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40105c:	4b09      	ldr	r3, [pc, #36]	; (401084 <_sbrk+0x28>)
  40105e:	681b      	ldr	r3, [r3, #0]
  401060:	b913      	cbnz	r3, 401068 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401062:	4a09      	ldr	r2, [pc, #36]	; (401088 <_sbrk+0x2c>)
  401064:	4b07      	ldr	r3, [pc, #28]	; (401084 <_sbrk+0x28>)
  401066:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401068:	4b06      	ldr	r3, [pc, #24]	; (401084 <_sbrk+0x28>)
  40106a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40106c:	181a      	adds	r2, r3, r0
  40106e:	4907      	ldr	r1, [pc, #28]	; (40108c <_sbrk+0x30>)
  401070:	4291      	cmp	r1, r2
  401072:	db04      	blt.n	40107e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401074:	4610      	mov	r0, r2
  401076:	4a03      	ldr	r2, [pc, #12]	; (401084 <_sbrk+0x28>)
  401078:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40107a:	4618      	mov	r0, r3
  40107c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  40107e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401082:	4770      	bx	lr
  401084:	20000d60 	.word	0x20000d60
  401088:	20003da0 	.word	0x20003da0
  40108c:	20027ffc 	.word	0x20027ffc

00401090 <Button1_Handler>:
 * \param id The button ID.
 * \param mask The button mask.
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
	if ((PIN_PUSHBUTTON_1_ID == id) && (PIN_PUSHBUTTON_1_MASK == mask))
  401090:	280b      	cmp	r0, #11
  401092:	d104      	bne.n	40109e <Button1_Handler+0xe>
  401094:	2901      	cmp	r1, #1
  401096:	d102      	bne.n	40109e <Button1_Handler+0xe>
static void ProcessButtonEvt(uint8_t uc_button)
{
	if ((uc_button >= DOOR_PRESSED_MIN) && 
	    (uc_button <= DOOR_PRESSED_MAX))
	{
		g_door_pressed = uc_button;
  401098:	2201      	movs	r2, #1
  40109a:	4b01      	ldr	r3, [pc, #4]	; (4010a0 <Button1_Handler+0x10>)
  40109c:	601a      	str	r2, [r3, #0]
  40109e:	4770      	bx	lr
  4010a0:	2000040c 	.word	0x2000040c

004010a4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
static void ssd1306_write_command(uint8_t command)
{
  4010a4:	b570      	push	{r4, r5, r6, lr}
  4010a6:	b082      	sub	sp, #8
  4010a8:	4606      	mov	r6, r0
	usart_spi_select_device(SSD1306_USART_SPI, &device);
	ssd1306_sel_cmd();
	usart_spi_transmit(SSD1306_USART_SPI, command);
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  4010aa:	ac02      	add	r4, sp, #8
  4010ac:	2302      	movs	r3, #2
  4010ae:	f844 3d04 	str.w	r3, [r4, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  4010b2:	4d09      	ldr	r5, [pc, #36]	; (4010d8 <ssd1306_write_command+0x34>)
  4010b4:	4628      	mov	r0, r5
  4010b6:	4621      	mov	r1, r4
  4010b8:	4b08      	ldr	r3, [pc, #32]	; (4010dc <ssd1306_write_command+0x38>)
  4010ba:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4010bc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4010c0:	4b07      	ldr	r3, [pc, #28]	; (4010e0 <ssd1306_write_command+0x3c>)
  4010c2:	635a      	str	r2, [r3, #52]	; 0x34
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4010c4:	60ee      	str	r6, [r5, #12]
	ssd1306_sel_cmd();
	spi_write_single(SSD1306_SPI, command);
	delay_us(SSD1306_LATENCY); // At least 3us
  4010c6:	2056      	movs	r0, #86	; 0x56
  4010c8:	4b06      	ldr	r3, [pc, #24]	; (4010e4 <ssd1306_write_command+0x40>)
  4010ca:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  4010cc:	4628      	mov	r0, r5
  4010ce:	4621      	mov	r1, r4
  4010d0:	4b05      	ldr	r3, [pc, #20]	; (4010e8 <ssd1306_write_command+0x44>)
  4010d2:	4798      	blx	r3
#endif
}
  4010d4:	b002      	add	sp, #8
  4010d6:	bd70      	pop	{r4, r5, r6, pc}
  4010d8:	40008000 	.word	0x40008000
  4010dc:	00400499 	.word	0x00400499
  4010e0:	400e1200 	.word	0x400e1200
  4010e4:	20000001 	.word	0x20000001
  4010e8:	004004c9 	.word	0x004004c9

004010ec <ssd1306_draw_door>:

}


static void ssd1306_draw_door(door_coordinates door, uint8_t open)
{
  4010ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010f0:	b08d      	sub	sp, #52	; 0x34
  4010f2:	ac06      	add	r4, sp, #24
  4010f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  4010f8:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
  4010fc:	9201      	str	r2, [sp, #4]
  4010fe:	9004      	str	r0, [sp, #16]
  401100:	9a07      	ldr	r2, [sp, #28]
  401102:	9203      	str	r2, [sp, #12]
  401104:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
	uint8_t i = door.col;
	uint8_t page_start = door.page;
	
	for( i = door.col; i < (door.col+door.width); ++i )
  401108:	fa5f fb80 	uxtb.w	fp, r0
  40110c:	46da      	mov	sl, fp
  40110e:	9b08      	ldr	r3, [sp, #32]
  401110:	4602      	mov	r2, r0
  401112:	441a      	add	r2, r3
  401114:	9205      	str	r2, [sp, #20]
  401116:	4593      	cmp	fp, r2
  401118:	d277      	bcs.n	40120a <ssd1306_draw_door+0x11e>
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40111a:	4e3d      	ldr	r6, [pc, #244]	; (401210 <ssd1306_draw_door+0x124>)
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
	spi_select_device(SSD1306_SPI, &device);
  40111c:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 40121c <ssd1306_draw_door+0x130>
	{
		for (page_start = door.page; page_start <= door.height; ++page_start) 
  401120:	9b03      	ldr	r3, [sp, #12]
  401122:	b2dc      	uxtb	r4, r3
  401124:	4625      	mov	r5, r4
  401126:	45a0      	cmp	r8, r4
  401128:	d330      	bcc.n	40118c <ssd1306_draw_door+0xa0>
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  40112a:	f3cb 1302 	ubfx	r3, fp, #4, #3
  40112e:	f043 0310 	orr.w	r3, r3, #16
  401132:	9302      	str	r3, [sp, #8]
		{
			if( !open || (i == door.col)           || (i == (door.col+door.width-1)) 
  401134:	9a01      	ldr	r2, [sp, #4]
  401136:	2a00      	cmp	r2, #0
  401138:	d057      	beq.n	4011ea <ssd1306_draw_door+0xfe>
  40113a:	9b04      	ldr	r3, [sp, #16]
  40113c:	4553      	cmp	r3, sl
  40113e:	d03a      	beq.n	4011b6 <ssd1306_draw_door+0xca>
  401140:	9a05      	ldr	r2, [sp, #20]
  401142:	1e53      	subs	r3, r2, #1
  401144:	459a      	cmp	sl, r3
  401146:	d036      	beq.n	4011b6 <ssd1306_draw_door+0xca>
			          || (page_start == door.page) || (page_start == door.height) )
  401148:	9b03      	ldr	r3, [sp, #12]
  40114a:	42ab      	cmp	r3, r5
  40114c:	d042      	beq.n	4011d4 <ssd1306_draw_door+0xe8>
  40114e:	45a8      	cmp	r8, r5
  401150:	d117      	bne.n	401182 <ssd1306_draw_door+0x96>
  401152:	e024      	b.n	40119e <ssd1306_draw_door+0xb2>
				ssd1306_set_page_address(page_start);
				ssd1306_set_column_address(i);
				uint8_t data = 0xff;
				if( open && (page_start == door.page) )
				{
					data = 0x01;
  401154:	2701      	movs	r7, #1
  401156:	e054      	b.n	401202 <ssd1306_draw_door+0x116>
	arch_ioport_set_pin_level(SSD1306_DC_PIN, true);
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  401158:	ad0c      	add	r5, sp, #48	; 0x30
  40115a:	2302      	movs	r3, #2
  40115c:	f845 3d04 	str.w	r3, [r5, #-4]!
	spi_select_device(SSD1306_SPI, &device);
  401160:	4648      	mov	r0, r9
  401162:	4629      	mov	r1, r5
  401164:	4a2b      	ldr	r2, [pc, #172]	; (401214 <ssd1306_draw_door+0x128>)
  401166:	4790      	blx	r2
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401168:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  40116c:	4a2a      	ldr	r2, [pc, #168]	; (401218 <ssd1306_draw_door+0x12c>)
  40116e:	6313      	str	r3, [r2, #48]	; 0x30
  401170:	4b2a      	ldr	r3, [pc, #168]	; (40121c <ssd1306_draw_door+0x130>)
  401172:	60df      	str	r7, [r3, #12]
	ssd1306_sel_data();
	spi_write_single(SSD1306_SPI, data);
	delay_us(SSD1306_LATENCY); // At least 3us
  401174:	2056      	movs	r0, #86	; 0x56
  401176:	4b2a      	ldr	r3, [pc, #168]	; (401220 <ssd1306_draw_door+0x134>)
  401178:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  40117a:	4648      	mov	r0, r9
  40117c:	4629      	mov	r1, r5
  40117e:	4b29      	ldr	r3, [pc, #164]	; (401224 <ssd1306_draw_door+0x138>)
  401180:	4798      	blx	r3
	uint8_t i = door.col;
	uint8_t page_start = door.page;
	
	for( i = door.col; i < (door.col+door.width); ++i )
	{
		for (page_start = door.page; page_start <= door.height; ++page_start) 
  401182:	3401      	adds	r4, #1
  401184:	b2e4      	uxtb	r4, r4
  401186:	4625      	mov	r5, r4
  401188:	45a0      	cmp	r8, r4
  40118a:	d2d3      	bcs.n	401134 <ssd1306_draw_door+0x48>
static void ssd1306_draw_door(door_coordinates door, uint8_t open)
{
	uint8_t i = door.col;
	uint8_t page_start = door.page;
	
	for( i = door.col; i < (door.col+door.width); ++i )
  40118c:	f10b 0b01 	add.w	fp, fp, #1
  401190:	fa5f fb8b 	uxtb.w	fp, fp
  401194:	46da      	mov	sl, fp
  401196:	9a05      	ldr	r2, [sp, #20]
  401198:	4593      	cmp	fp, r2
  40119a:	d3c1      	bcc.n	401120 <ssd1306_draw_door+0x34>
  40119c:	e035      	b.n	40120a <ssd1306_draw_door+0x11e>
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40119e:	f004 0007 	and.w	r0, r4, #7
  4011a2:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4011a6:	47b0      	blx	r6
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  4011a8:	9802      	ldr	r0, [sp, #8]
  4011aa:	47b0      	blx	r6
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  4011ac:	f00b 000f 	and.w	r0, fp, #15
  4011b0:	47b0      	blx	r6
				{
					data = 0x01;
				}
				if( open && (page_start == door.height) )
				{
					data = 0x80;
  4011b2:	2780      	movs	r7, #128	; 0x80
  4011b4:	e7d0      	b.n	401158 <ssd1306_draw_door+0x6c>
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4011b6:	f004 0007 	and.w	r0, r4, #7
  4011ba:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4011be:	47b0      	blx	r6
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  4011c0:	9802      	ldr	r0, [sp, #8]
  4011c2:	47b0      	blx	r6
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  4011c4:	f00b 000f 	and.w	r0, fp, #15
  4011c8:	47b0      	blx	r6
			          || (page_start == door.page) || (page_start == door.height) )
			{
				ssd1306_set_page_address(page_start);
				ssd1306_set_column_address(i);
				uint8_t data = 0xff;
				if( open && (page_start == door.page) )
  4011ca:	9b03      	ldr	r3, [sp, #12]
  4011cc:	42ab      	cmp	r3, r5
  4011ce:	d0c1      	beq.n	401154 <ssd1306_draw_door+0x68>
			if( !open || (i == door.col)           || (i == (door.col+door.width-1)) 
			          || (page_start == door.page) || (page_start == door.height) )
			{
				ssd1306_set_page_address(page_start);
				ssd1306_set_column_address(i);
				uint8_t data = 0xff;
  4011d0:	27ff      	movs	r7, #255	; 0xff
  4011d2:	e016      	b.n	401202 <ssd1306_draw_door+0x116>
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4011d4:	f004 0007 	and.w	r0, r4, #7
  4011d8:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4011dc:	47b0      	blx	r6
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  4011de:	9802      	ldr	r0, [sp, #8]
  4011e0:	47b0      	blx	r6
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  4011e2:	f00b 000f 	and.w	r0, fp, #15
  4011e6:	47b0      	blx	r6
  4011e8:	e7b4      	b.n	401154 <ssd1306_draw_door+0x68>
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4011ea:	f004 0007 	and.w	r0, r4, #7
  4011ee:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4011f2:	47b0      	blx	r6
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  4011f4:	9802      	ldr	r0, [sp, #8]
  4011f6:	47b0      	blx	r6
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  4011f8:	f00b 000f 	and.w	r0, fp, #15
  4011fc:	47b0      	blx	r6
  4011fe:	27ff      	movs	r7, #255	; 0xff
  401200:	e7aa      	b.n	401158 <ssd1306_draw_door+0x6c>
				{
					data = 0x01;
				}
				if( open && (page_start == door.height) )
				{
					data = 0x80;
  401202:	45a8      	cmp	r8, r5
  401204:	bf08      	it	eq
  401206:	2780      	moveq	r7, #128	; 0x80
  401208:	e7a6      	b.n	401158 <ssd1306_draw_door+0x6c>
				}
				ssd1306_write_data(data);
			}
		}
	}
}
  40120a:	b00d      	add	sp, #52	; 0x34
  40120c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401210:	004010a5 	.word	0x004010a5
  401214:	00400499 	.word	0x00400499
  401218:	400e1200 	.word	0x400e1200
  40121c:	40008000 	.word	0x40008000
  401220:	20000001 	.word	0x20000001
  401224:	004004c9 	.word	0x004004c9

00401228 <Button3_Handler>:
 * \param id The button ID.
 * \param mask The button mask.
 */
static void Button3_Handler(uint32_t id, uint32_t mask)
{
	if ((PIN_PUSHBUTTON_3_ID == id) && (PIN_PUSHBUTTON_3_MASK == mask))
  401228:	280d      	cmp	r0, #13
  40122a:	d105      	bne.n	401238 <Button3_Handler+0x10>
  40122c:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
  401230:	d102      	bne.n	401238 <Button3_Handler+0x10>
static void ProcessButtonEvt(uint8_t uc_button)
{
	if ((uc_button >= DOOR_PRESSED_MIN) && 
	    (uc_button <= DOOR_PRESSED_MAX))
	{
		g_door_pressed = uc_button;
  401232:	2203      	movs	r2, #3
  401234:	4b01      	ldr	r3, [pc, #4]	; (40123c <Button3_Handler+0x14>)
  401236:	601a      	str	r2, [r3, #0]
  401238:	4770      	bx	lr
  40123a:	bf00      	nop
  40123c:	2000040c 	.word	0x2000040c

00401240 <Button2_Handler>:
 * \param id The button ID.
 * \param mask The button mask.
 */
static void Button2_Handler(uint32_t id, uint32_t mask)
{
	if ((PIN_PUSHBUTTON_2_ID == id) && (PIN_PUSHBUTTON_2_MASK == mask))
  401240:	280d      	cmp	r0, #13
  401242:	d105      	bne.n	401250 <Button2_Handler+0x10>
  401244:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401248:	d102      	bne.n	401250 <Button2_Handler+0x10>
static void ProcessButtonEvt(uint8_t uc_button)
{
	if ((uc_button >= DOOR_PRESSED_MIN) && 
	    (uc_button <= DOOR_PRESSED_MAX))
	{
		g_door_pressed = uc_button;
  40124a:	2202      	movs	r2, #2
  40124c:	4b01      	ldr	r3, [pc, #4]	; (401254 <Button2_Handler+0x14>)
  40124e:	601a      	str	r2, [r3, #0]
  401250:	4770      	bx	lr
  401252:	bf00      	nop
  401254:	2000040c 	.word	0x2000040c

00401258 <pick_open_door>:
	uint32_t winning_door;
	
} monty_hall_state;
	
uint32_t pick_open_door( uint32_t winning_door, uint32_t first_door )
{
  401258:	b538      	push	{r3, r4, r5, lr}
  40125a:	460c      	mov	r4, r1
	uint32_t open_door = DOOR_NOT_PRESSED;
	if( first_door != winning_door )
  40125c:	4281      	cmp	r1, r0
  40125e:	d014      	beq.n	40128a <pick_open_door+0x32>
	{
		// Since the winning door is not the selected door,
		//  we need simply pick the opposite unselected door
		//  There is probably a more efficient algorithm for this,
		//  but this will work for now.
		if (first_door == 1)
  401260:	2901      	cmp	r1, #1
  401262:	d104      	bne.n	40126e <pick_open_door+0x16>
		{
			if (winning_door == 2)
			{
				open_door = 3;
  401264:	2802      	cmp	r0, #2
  401266:	bf14      	ite	ne
  401268:	2502      	movne	r5, #2
  40126a:	2503      	moveq	r5, #3
  40126c:	e01c      	b.n	4012a8 <pick_open_door+0x50>
			else
			{
				open_door = 2;
			}
		}
		else if (first_door == 2)
  40126e:	2902      	cmp	r1, #2
  401270:	d104      	bne.n	40127c <pick_open_door+0x24>
		{
			if (winning_door == 3)
			{
				open_door = 1;
  401272:	2803      	cmp	r0, #3
  401274:	bf14      	ite	ne
  401276:	2503      	movne	r5, #3
  401278:	2501      	moveq	r5, #1
  40127a:	e015      	b.n	4012a8 <pick_open_door+0x50>
			else
			{
				open_door = 3;
			}
		}
		else if (first_door == 3)
  40127c:	2903      	cmp	r1, #3
  40127e:	d112      	bne.n	4012a6 <pick_open_door+0x4e>
		{
			if (winning_door == 1)
			{
				open_door = 2;
  401280:	2801      	cmp	r0, #1
  401282:	bf14      	ite	ne
  401284:	2501      	movne	r5, #1
  401286:	2502      	moveq	r5, #2
  401288:	e00e      	b.n	4012a8 <pick_open_door+0x50>
			}
		}
	}
	else
	{
		open_door = 1;
  40128a:	2901      	cmp	r1, #1
  40128c:	bf0c      	ite	eq
  40128e:	2502      	moveq	r5, #2
  401290:	2501      	movne	r5, #1
			open_door++;
		}
		
		// Since Monty can open either door, we need to randomly select
		//  a door.
		int random_value = rand();
  401292:	4b06      	ldr	r3, [pc, #24]	; (4012ac <pick_open_door+0x54>)
  401294:	4798      	blx	r3
		if( random_value & 0x1 )
  401296:	f010 0f01 	tst.w	r0, #1
		{
			open_door++;
  40129a:	bf18      	it	ne
  40129c:	3501      	addne	r5, #1
		}
		if( open_door == winning_door )
  40129e:	42a5      	cmp	r5, r4
  4012a0:	d102      	bne.n	4012a8 <pick_open_door+0x50>
		{
			// we can't pick this door, since it is the winning one
			open_door++;
  4012a2:	3501      	adds	r5, #1
  4012a4:	e000      	b.n	4012a8 <pick_open_door+0x50>
	
} monty_hall_state;
	
uint32_t pick_open_door( uint32_t winning_door, uint32_t first_door )
{
	uint32_t open_door = DOOR_NOT_PRESSED;
  4012a6:	2504      	movs	r5, #4
			// we can't pick this door, since it is the winning one
			open_door++;
		}
	}
	return open_door;
}
  4012a8:	4628      	mov	r0, r5
  4012aa:	bd38      	pop	{r3, r4, r5, pc}
  4012ac:	00401f95 	.word	0x00401f95

004012b0 <handle_door_press>:

int32_t handle_door_press( monty_hall_state *p_game_state, uint32_t new_door_press )
{
  4012b0:	b538      	push	{r3, r4, r5, lr}
  4012b2:	460d      	mov	r5, r1
	if( p_game_state == NULL )
  4012b4:	4604      	mov	r4, r0
  4012b6:	2800      	cmp	r0, #0
  4012b8:	d03b      	beq.n	401332 <handle_door_press+0x82>
	{
		return -1;
	}
	
	switch( p_game_state->state )
  4012ba:	7c03      	ldrb	r3, [r0, #16]
  4012bc:	b113      	cbz	r3, 4012c4 <handle_door_press+0x14>
  4012be:	2b01      	cmp	r3, #1
  4012c0:	d015      	beq.n	4012ee <handle_door_press+0x3e>
  4012c2:	e033      	b.n	40132c <handle_door_press+0x7c>
	{
		case MONTY_GAME_STARTED:
		{
			p_game_state->winning_door = (rand() % 3) + 1;
  4012c4:	4b1e      	ldr	r3, [pc, #120]	; (401340 <handle_door_press+0x90>)
  4012c6:	4798      	blx	r3
  4012c8:	4b1e      	ldr	r3, [pc, #120]	; (401344 <handle_door_press+0x94>)
  4012ca:	fb83 2300 	smull	r2, r3, r3, r0
  4012ce:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
  4012d2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4012d6:	1ac0      	subs	r0, r0, r3
  4012d8:	3001      	adds	r0, #1
  4012da:	61e0      	str	r0, [r4, #28]
			p_game_state->first_door = new_door_press;
  4012dc:	6165      	str	r5, [r4, #20]
			p_game_state->state = FIRST_DOOR_OPEN;
  4012de:	2301      	movs	r3, #1
  4012e0:	7423      	strb	r3, [r4, #16]
			p_game_state->open_door = pick_open_door( p_game_state->winning_door, new_door_press );
  4012e2:	4629      	mov	r1, r5
  4012e4:	4b18      	ldr	r3, [pc, #96]	; (401348 <handle_door_press+0x98>)
  4012e6:	4798      	blx	r3
  4012e8:	61a0      	str	r0, [r4, #24]
		{
			p_game_state->state = MONTY_GAME_STARTED;
			break;
		}
	}
	return 0;
  4012ea:	2000      	movs	r0, #0
		{
			p_game_state->winning_door = (rand() % 3) + 1;
			p_game_state->first_door = new_door_press;
			p_game_state->state = FIRST_DOOR_OPEN;
			p_game_state->open_door = pick_open_door( p_game_state->winning_door, new_door_press );
			break;
  4012ec:	bd38      	pop	{r3, r4, r5, pc}
		}
		case FIRST_DOOR_OPEN:
		{
			if( p_game_state->open_door == new_door_press )
  4012ee:	6983      	ldr	r3, [r0, #24]
  4012f0:	428b      	cmp	r3, r1
  4012f2:	d021      	beq.n	401338 <handle_door_press+0x88>
			{
				// Invalid button press, stay in this state and wait for another press
				return -1;
			}
			if( p_game_state->winning_door == new_door_press )
  4012f4:	69c3      	ldr	r3, [r0, #28]
  4012f6:	428b      	cmp	r3, r1
  4012f8:	d105      	bne.n	401306 <handle_door_press+0x56>
			{
				p_game_state->state = GAME_OVER_WON;
  4012fa:	2302      	movs	r3, #2
  4012fc:	7403      	strb	r3, [r0, #16]
				p_game_state->times_won++;
  4012fe:	68c3      	ldr	r3, [r0, #12]
  401300:	3301      	adds	r3, #1
  401302:	60c3      	str	r3, [r0, #12]
  401304:	e001      	b.n	40130a <handle_door_press+0x5a>
			}
			else
			{
				p_game_state->state = GAME_OVER_LOST;
  401306:	2303      	movs	r3, #3
  401308:	7403      	strb	r3, [r0, #16]
			}
			if( p_game_state->first_door != new_door_press )
  40130a:	6963      	ldr	r3, [r4, #20]
  40130c:	42ab      	cmp	r3, r5
  40130e:	d008      	beq.n	401322 <handle_door_press+0x72>
			{
				p_game_state->times_switched++;
  401310:	6863      	ldr	r3, [r4, #4]
  401312:	3301      	adds	r3, #1
  401314:	6063      	str	r3, [r4, #4]
				if( p_game_state->state == GAME_OVER_WON )
  401316:	7c23      	ldrb	r3, [r4, #16]
  401318:	2b02      	cmp	r3, #2
  40131a:	d102      	bne.n	401322 <handle_door_press+0x72>
				{
					p_game_state->times_switched_won++;
  40131c:	68a3      	ldr	r3, [r4, #8]
  40131e:	3301      	adds	r3, #1
  401320:	60a3      	str	r3, [r4, #8]
				}
			}
			p_game_state->number_of_games++;
  401322:	6823      	ldr	r3, [r4, #0]
  401324:	3301      	adds	r3, #1
  401326:	6023      	str	r3, [r4, #0]
		{
			p_game_state->state = MONTY_GAME_STARTED;
			break;
		}
	}
	return 0;
  401328:	2000      	movs	r0, #0
				{
					p_game_state->times_switched_won++;
				}
			}
			p_game_state->number_of_games++;
			break;
  40132a:	bd38      	pop	{r3, r4, r5, pc}
		}
		default:
		case GAME_OVER_LOST:
		case GAME_OVER_WON:
		{
			p_game_state->state = MONTY_GAME_STARTED;
  40132c:	2000      	movs	r0, #0
  40132e:	7420      	strb	r0, [r4, #16]
			break;
  401330:	bd38      	pop	{r3, r4, r5, pc}

int32_t handle_door_press( monty_hall_state *p_game_state, uint32_t new_door_press )
{
	if( p_game_state == NULL )
	{
		return -1;
  401332:	f04f 30ff 	mov.w	r0, #4294967295
  401336:	bd38      	pop	{r3, r4, r5, pc}
		case FIRST_DOOR_OPEN:
		{
			if( p_game_state->open_door == new_door_press )
			{
				// Invalid button press, stay in this state and wait for another press
				return -1;
  401338:	f04f 30ff 	mov.w	r0, #4294967295
			p_game_state->state = MONTY_GAME_STARTED;
			break;
		}
	}
	return 0;
}
  40133c:	bd38      	pop	{r3, r4, r5, pc}
  40133e:	bf00      	nop
  401340:	00401f95 	.word	0x00401f95
  401344:	55555556 	.word	0x55555556
  401348:	00401259 	.word	0x00401259

0040134c <sam4s_console_uart_init>:

/**
 * \brief Initializes the UART for transmitting characters
 */
sam4s_console_uart_init()
{
  40134c:	b510      	push	{r4, lr}
  40134e:	b084      	sub	sp, #16
	pmc_enable_periph_clk(ID_UART1);
  401350:	2009      	movs	r0, #9
  401352:	4b0b      	ldr	r3, [pc, #44]	; (401380 <sam4s_console_uart_init+0x34>)
  401354:	4798      	blx	r3
    const sam_uart_opt_t uart_console_settings = {
  401356:	4b0b      	ldr	r3, [pc, #44]	; (401384 <sam4s_console_uart_init+0x38>)
  401358:	9301      	str	r3, [sp, #4]
  40135a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  40135e:	9302      	str	r3, [sp, #8]
  401360:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401364:	9303      	str	r3, [sp, #12]
        sysclk_get_cpu_hz(),
        9600,
        UART_MR_PAR_NO
    };

    uart_init(UART1,&uart_console_settings);
  401366:	4c08      	ldr	r4, [pc, #32]	; (401388 <sam4s_console_uart_init+0x3c>)
  401368:	4620      	mov	r0, r4
  40136a:	a901      	add	r1, sp, #4
  40136c:	4b07      	ldr	r3, [pc, #28]	; (40138c <sam4s_console_uart_init+0x40>)
  40136e:	4798      	blx	r3
    uart_enable_tx(UART1);                 
  401370:	4620      	mov	r0, r4
  401372:	4b07      	ldr	r3, [pc, #28]	; (401390 <sam4s_console_uart_init+0x44>)
  401374:	4798      	blx	r3
    uart_enable(UART1);
  401376:	4620      	mov	r0, r4
  401378:	4b06      	ldr	r3, [pc, #24]	; (401394 <sam4s_console_uart_init+0x48>)
  40137a:	4798      	blx	r3
}
  40137c:	b004      	add	sp, #16
  40137e:	bd10      	pop	{r4, pc}
  401380:	00400ba1 	.word	0x00400ba1
  401384:	07270e00 	.word	0x07270e00
  401388:	400e0800 	.word	0x400e0800
  40138c:	00400d99 	.word	0x00400d99
  401390:	00400dd1 	.word	0x00400dd1
  401394:	00400dd9 	.word	0x00400dd9

00401398 <print_uart>:
 * \param p_string - buffer of characters to transmit
 * \param max_len - maximum number of characters that may be in the buffer
 * \param uart_timeout_cnt - number of times to try to write to the UART before timing out
 */
void print_uart( char * p_string, uint32_t max_len, uint32_t uart_timeout_cnt )
{
  401398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40139c:	4607      	mov	r7, r0
  40139e:	4616      	mov	r6, r2
    uint32_t len = strnlen(p_string, max_len);
  4013a0:	4b13      	ldr	r3, [pc, #76]	; (4013f0 <print_uart+0x58>)
  4013a2:	4798      	blx	r3
    for( uint32_t i = 0; i < len; i++ )
  4013a4:	4682      	mov	sl, r0
  4013a6:	b198      	cbz	r0, 4013d0 <print_uart+0x38>
  4013a8:	2500      	movs	r5, #0
    {
        for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
        {
            if( uart_write(UART1, p_string[i]) == 0 )
  4013aa:	f8df 9048 	ldr.w	r9, [pc, #72]	; 4013f4 <print_uart+0x5c>
  4013ae:	f8df 8048 	ldr.w	r8, [pc, #72]	; 4013f8 <print_uart+0x60>
  4013b2:	e009      	b.n	4013c8 <print_uart+0x30>
  4013b4:	4640      	mov	r0, r8
  4013b6:	5d79      	ldrb	r1, [r7, r5]
  4013b8:	47c8      	blx	r9
  4013ba:	b110      	cbz	r0, 4013c2 <print_uart+0x2a>
void print_uart( char * p_string, uint32_t max_len, uint32_t uart_timeout_cnt )
{
    uint32_t len = strnlen(p_string, max_len);
    for( uint32_t i = 0; i < len; i++ )
    {
        for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
  4013bc:	3401      	adds	r4, #1
  4013be:	42b4      	cmp	r4, r6
  4013c0:	d1f8      	bne.n	4013b4 <print_uart+0x1c>
 * \param uart_timeout_cnt - number of times to try to write to the UART before timing out
 */
void print_uart( char * p_string, uint32_t max_len, uint32_t uart_timeout_cnt )
{
    uint32_t len = strnlen(p_string, max_len);
    for( uint32_t i = 0; i < len; i++ )
  4013c2:	3501      	adds	r5, #1
  4013c4:	4555      	cmp	r5, sl
  4013c6:	d003      	beq.n	4013d0 <print_uart+0x38>
    {
        for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
  4013c8:	2e00      	cmp	r6, #0
  4013ca:	d0fa      	beq.n	4013c2 <print_uart+0x2a>
  4013cc:	2400      	movs	r4, #0
  4013ce:	e7f1      	b.n	4013b4 <print_uart+0x1c>
            {
                break;
            }
        }
    }
    for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
  4013d0:	b15e      	cbz	r6, 4013ea <print_uart+0x52>
  4013d2:	2400      	movs	r4, #0
    {
        if( uart_write(UART1, '\n') == 0 )
  4013d4:	f8df 8020 	ldr.w	r8, [pc, #32]	; 4013f8 <print_uart+0x60>
  4013d8:	270a      	movs	r7, #10
  4013da:	4d06      	ldr	r5, [pc, #24]	; (4013f4 <print_uart+0x5c>)
  4013dc:	4640      	mov	r0, r8
  4013de:	4639      	mov	r1, r7
  4013e0:	47a8      	blx	r5
  4013e2:	b110      	cbz	r0, 4013ea <print_uart+0x52>
            {
                break;
            }
        }
    }
    for( uint32_t count = 0; count < uart_timeout_cnt; count++ )
  4013e4:	3401      	adds	r4, #1
  4013e6:	42b4      	cmp	r4, r6
  4013e8:	d1f8      	bne.n	4013dc <print_uart+0x44>
  4013ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4013ee:	bf00      	nop
  4013f0:	00402069 	.word	0x00402069
  4013f4:	00400de1 	.word	0x00400de1
  4013f8:	400e0800 	.word	0x400e0800

004013fc <main>:
    }
}


int main(void)
{
  4013fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401400:	b0b9      	sub	sp, #228	; 0xe4
	const uint32_t max_disp_string = 120;
    const uint32_t max_uart_tries  = 1000000;
    char result_disp[max_disp_string];

	// Initialize clocks.
	sysclk_init();
  401402:	4ba4      	ldr	r3, [pc, #656]	; (401694 <main+0x298>)
  401404:	4798      	blx	r3

	// Initialize GPIO states.
	board_init();
  401406:	4ba4      	ldr	r3, [pc, #656]	; (401698 <main+0x29c>)
  401408:	4798      	blx	r3

	// Initialize at30tse.
	at30tse_init();
  40140a:	4ba4      	ldr	r3, [pc, #656]	; (40169c <main+0x2a0>)
  40140c:	4798      	blx	r3
 * pressed or released.
 */
static void configure_buttons(void)
{
	/* Configure Pushbutton 1. */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  40140e:	200b      	movs	r0, #11
  401410:	f8df a2f8 	ldr.w	sl, [pc, #760]	; 40170c <main+0x310>
  401414:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  401416:	4ca2      	ldr	r4, [pc, #648]	; (4016a0 <main+0x2a4>)
  401418:	4620      	mov	r0, r4
  40141a:	2101      	movs	r1, #1
  40141c:	220a      	movs	r2, #10
  40141e:	f8df 92f0 	ldr.w	r9, [pc, #752]	; 401710 <main+0x314>
  401422:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
  401424:	4b9f      	ldr	r3, [pc, #636]	; (4016a4 <main+0x2a8>)
  401426:	9300      	str	r3, [sp, #0]
  401428:	4620      	mov	r0, r4
  40142a:	210b      	movs	r1, #11
  40142c:	2201      	movs	r2, #1
  40142e:	2379      	movs	r3, #121	; 0x79
  401430:	f8df 82e0 	ldr.w	r8, [pc, #736]	; 401714 <main+0x318>
  401434:	47c0      	blx	r8
  401436:	4f9c      	ldr	r7, [pc, #624]	; (4016a8 <main+0x2ac>)
  401438:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40143c:	603b      	str	r3, [r7, #0]
			PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO, (IRQn_Type) PIN_PUSHBUTTON_1_ID, IRQ_PRIOR_PIO);
  40143e:	4620      	mov	r0, r4
  401440:	210b      	movs	r1, #11
  401442:	2200      	movs	r2, #0
  401444:	4e99      	ldr	r6, [pc, #612]	; (4016ac <main+0x2b0>)
  401446:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  401448:	4620      	mov	r0, r4
  40144a:	2101      	movs	r1, #1
  40144c:	4d98      	ldr	r5, [pc, #608]	; (4016b0 <main+0x2b4>)
  40144e:	47a8      	blx	r5

	/* Configure Pushbutton 2. */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_2_ID);
  401450:	200d      	movs	r0, #13
  401452:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
  401454:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  401458:	4620      	mov	r0, r4
  40145a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40145e:	220a      	movs	r2, #10
  401460:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID,
  401462:	4b94      	ldr	r3, [pc, #592]	; (4016b4 <main+0x2b8>)
  401464:	9300      	str	r3, [sp, #0]
  401466:	4620      	mov	r0, r4
  401468:	210d      	movs	r1, #13
  40146a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40146e:	2379      	movs	r3, #121	; 0x79
  401470:	47c0      	blx	r8
  401472:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
  401476:	f8c7 b000 	str.w	fp, [r7]
			PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR, Button2_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_2_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_2_PIO, (IRQn_Type) PIN_PUSHBUTTON_2_ID, IRQ_PRIOR_PIO);
  40147a:	4620      	mov	r0, r4
  40147c:	210d      	movs	r1, #13
  40147e:	2200      	movs	r2, #0
  401480:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK);
  401482:	4620      	mov	r0, r4
  401484:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401488:	47a8      	blx	r5

	/* Configure Pushbutton 3. */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_3_ID);
  40148a:	200d      	movs	r0, #13
  40148c:	47d0      	blx	sl
	pio_set_debounce_filter(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK, 10);
  40148e:	4620      	mov	r0, r4
  401490:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401494:	220a      	movs	r2, #10
  401496:	47c8      	blx	r9
	pio_handler_set(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_ID,
  401498:	4b87      	ldr	r3, [pc, #540]	; (4016b8 <main+0x2bc>)
  40149a:	9300      	str	r3, [sp, #0]
  40149c:	4620      	mov	r0, r4
  40149e:	210d      	movs	r1, #13
  4014a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4014a4:	2379      	movs	r3, #121	; 0x79
  4014a6:	47c0      	blx	r8
  4014a8:	f8c7 b000 	str.w	fp, [r7]
			PIN_PUSHBUTTON_3_MASK, PIN_PUSHBUTTON_3_ATTR, Button3_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_3_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_3_PIO, (IRQn_Type) PIN_PUSHBUTTON_3_ID, IRQ_PRIOR_PIO);
  4014ac:	4620      	mov	r0, r4
  4014ae:	210d      	movs	r1, #13
  4014b0:	2200      	movs	r2, #0
  4014b2:	47b0      	blx	r6
	pio_enable_interrupt(PIN_PUSHBUTTON_3_PIO, PIN_PUSHBUTTON_3_MASK);
  4014b4:	4620      	mov	r0, r4
  4014b6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4014ba:	47a8      	blx	r5

	// Configure IO1 buttons.
	configure_buttons();

	// Start the UART
	sam4s_console_uart_init();
  4014bc:	4b7f      	ldr	r3, [pc, #508]	; (4016bc <main+0x2c0>)
  4014be:	4798      	blx	r3
	
	// Initialize SPI and SSD1306 controller.
	ssd1306_init();
  4014c0:	4b7f      	ldr	r3, [pc, #508]	; (4016c0 <main+0x2c4>)
  4014c2:	4798      	blx	r3
  4014c4:	2400      	movs	r4, #0
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4014c6:	4e7f      	ldr	r6, [pc, #508]	; (4016c4 <main+0x2c8>)
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
	spi_select_device(SSD1306_SPI, &device);
  4014c8:	f8df 921c 	ldr.w	r9, [pc, #540]	; 4016e8 <main+0x2ec>
  4014cc:	f8df b248 	ldr.w	fp, [pc, #584]	; 401718 <main+0x31c>
  4014d0:	f8df a248 	ldr.w	sl, [pc, #584]	; 40171c <main+0x320>
  4014d4:	46c8      	mov	r8, r9
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4014d6:	f004 0007 	and.w	r0, r4, #7
  4014da:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4014de:	47b0      	blx	r6
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  4014e0:	2010      	movs	r0, #16
  4014e2:	47b0      	blx	r6
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  4014e4:	2000      	movs	r0, #0
  4014e6:	47b0      	blx	r6
  4014e8:	2780      	movs	r7, #128	; 0x80
	arch_ioport_set_pin_level(SSD1306_DC_PIN, true);
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  4014ea:	ad38      	add	r5, sp, #224	; 0xe0
  4014ec:	2302      	movs	r3, #2
  4014ee:	f845 3dcc 	str.w	r3, [r5, #-204]!
	spi_select_device(SSD1306_SPI, &device);
  4014f2:	4640      	mov	r0, r8
  4014f4:	4629      	mov	r1, r5
  4014f6:	47d8      	blx	fp
  4014f8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  4014fc:	f8ca 3030 	str.w	r3, [sl, #48]	; 0x30
  401500:	2300      	movs	r3, #0
  401502:	f8c9 300c 	str.w	r3, [r9, #12]
	ssd1306_sel_data();
	spi_write_single(SSD1306_SPI, data);
	delay_us(SSD1306_LATENCY); // At least 3us
  401506:	2056      	movs	r0, #86	; 0x56
  401508:	4b6f      	ldr	r3, [pc, #444]	; (4016c8 <main+0x2cc>)
  40150a:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  40150c:	4640      	mov	r0, r8
  40150e:	4629      	mov	r1, r5
  401510:	4b6e      	ldr	r3, [pc, #440]	; (4016cc <main+0x2d0>)
  401512:	4798      	blx	r3

	for (page = 0; page < 4; ++page)
	{
		ssd1306_set_page_address(page);
		ssd1306_set_column_address(0);
		for (col = 0; col < 128; ++col)
  401514:	3f01      	subs	r7, #1
  401516:	d1e8      	bne.n	4014ea <main+0xee>
  401518:	3401      	adds	r4, #1
static inline void ssd1306_clear(void)
{
	uint8_t page = 0;
	uint8_t col = 0;

	for (page = 0; page < 4; ++page)
  40151a:	2c04      	cmp	r4, #4
  40151c:	d1db      	bne.n	4014d6 <main+0xda>
	ssd1306_clear();


	monty_hall_state game_state = { 0, 0, 0, 0, MONTY_GAME_STARTED,
  40151e:	4f6c      	ldr	r7, [pc, #432]	; (4016d0 <main+0x2d4>)
  401520:	ac12      	add	r4, sp, #72	; 0x48
  401522:	463d      	mov	r5, r7
  401524:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401526:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401528:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  40152c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
								DOOR_NOT_PRESSED, DOOR_NOT_PRESSED, DOOR_NOT_PRESSED };
								
    print_uart( "Press a button to open a door", max_disp_string, max_uart_tries );
  401530:	4d68      	ldr	r5, [pc, #416]	; (4016d4 <main+0x2d8>)
  401532:	4628      	mov	r0, r5
  401534:	2178      	movs	r1, #120	; 0x78
  401536:	4a68      	ldr	r2, [pc, #416]	; (4016d8 <main+0x2dc>)
  401538:	4b68      	ldr	r3, [pc, #416]	; (4016dc <main+0x2e0>)
  40153a:	4798      	blx	r3
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40153c:	20b0      	movs	r0, #176	; 0xb0
  40153e:	4c61      	ldr	r4, [pc, #388]	; (4016c4 <main+0x2c8>)
  401540:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  401542:	2010      	movs	r0, #16
  401544:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  401546:	2000      	movs	r0, #0
  401548:	47a0      	blx	r4
	ssd1306_set_page_address(0);
	ssd1306_set_column_address(0);
	ssd1306_write_text("Press a button to open a door");
  40154a:	4628      	mov	r0, r5
  40154c:	4b64      	ldr	r3, [pc, #400]	; (4016e0 <main+0x2e4>)
  40154e:	4798      	blx	r3
	
	door_coordinates door1_coord = { 10, 2, 10, 3 };
  401550:	ae0e      	add	r6, sp, #56	; 0x38
  401552:	f107 0320 	add.w	r3, r7, #32
  401556:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401558:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	door_coordinates door2_coord = { 60, 2, 10, 3 };
  40155c:	ad0a      	add	r5, sp, #40	; 0x28
  40155e:	f107 0330 	add.w	r3, r7, #48	; 0x30
  401562:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401564:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	door_coordinates door3_coord = { 110, 2, 10, 3 };
  401568:	ac06      	add	r4, sp, #24
  40156a:	3740      	adds	r7, #64	; 0x40
  40156c:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
  401570:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	ssd1306_draw_door( door1_coord, false );
  401574:	2700      	movs	r7, #0
  401576:	9700      	str	r7, [sp, #0]
  401578:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
  40157c:	4e59      	ldr	r6, [pc, #356]	; (4016e4 <main+0x2e8>)
  40157e:	47b0      	blx	r6
	ssd1306_draw_door( door2_coord, true );
  401580:	2301      	movs	r3, #1
  401582:	9300      	str	r3, [sp, #0]
  401584:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  401588:	47b0      	blx	r6
	ssd1306_draw_door( door3_coord, false );
  40158a:	9700      	str	r7, [sp, #0]
  40158c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  401590:	47b0      	blx	r6
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
	spi_select_device(SSD1306_SPI, &device);
  401592:	4f55      	ldr	r7, [pc, #340]	; (4016e8 <main+0x2ec>)
  401594:	f8df 9184 	ldr.w	r9, [pc, #388]	; 40171c <main+0x320>
  401598:	463e      	mov	r6, r7
	
	for( ;; )
	{
		int32_t result = 0;
		if( g_door_pressed != DOOR_NOT_PRESSED )
  40159a:	4b54      	ldr	r3, [pc, #336]	; (4016ec <main+0x2f0>)
  40159c:	681b      	ldr	r3, [r3, #0]
  40159e:	2b04      	cmp	r3, #4
  4015a0:	d073      	beq.n	40168a <main+0x28e>
		{
			uint32_t game_over = false;
			result = handle_door_press( &game_state, g_door_pressed );
  4015a2:	4c52      	ldr	r4, [pc, #328]	; (4016ec <main+0x2f0>)
  4015a4:	6821      	ldr	r1, [r4, #0]
  4015a6:	a812      	add	r0, sp, #72	; 0x48
  4015a8:	4b51      	ldr	r3, [pc, #324]	; (4016f0 <main+0x2f4>)
  4015aa:	4798      	blx	r3
			g_door_pressed = DOOR_NOT_PRESSED;
  4015ac:	2304      	movs	r3, #4
  4015ae:	6023      	str	r3, [r4, #0]
			if( game_state.state == FIRST_DOOR_OPEN )
  4015b0:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
  4015b4:	2b01      	cmp	r3, #1
  4015b6:	d110      	bne.n	4015da <main+0x1de>
			{
				if( result == 0 )
  4015b8:	2800      	cmp	r0, #0
  4015ba:	f040 80d5 	bne.w	401768 <main+0x36c>
				{
					sprintf( result_disp, "Game State %d: selected door %d open door %d", 
  4015be:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4015c0:	9300      	str	r3, [sp, #0]
  4015c2:	a81a      	add	r0, sp, #104	; 0x68
  4015c4:	494b      	ldr	r1, [pc, #300]	; (4016f4 <main+0x2f8>)
  4015c6:	2201      	movs	r2, #1
  4015c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4015ca:	4c4b      	ldr	r4, [pc, #300]	; (4016f8 <main+0x2fc>)
  4015cc:	47a0      	blx	r4
						     game_state.state,
							 game_state.first_door,
							 game_state.open_door );
					print_uart( result_disp, max_disp_string, max_uart_tries );
  4015ce:	a81a      	add	r0, sp, #104	; 0x68
  4015d0:	2178      	movs	r1, #120	; 0x78
  4015d2:	4a41      	ldr	r2, [pc, #260]	; (4016d8 <main+0x2dc>)
  4015d4:	4b41      	ldr	r3, [pc, #260]	; (4016dc <main+0x2e0>)
  4015d6:	4798      	blx	r3
  4015d8:	e0c6      	b.n	401768 <main+0x36c>
				}
			}
			else if( game_state.state == GAME_OVER_WON )
  4015da:	2b02      	cmp	r3, #2
  4015dc:	d10d      	bne.n	4015fa <main+0x1fe>
			{
				sprintf( result_disp, "Won: Game State %d: selected door %d open door %d", 
  4015de:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4015e0:	9300      	str	r3, [sp, #0]
  4015e2:	a81a      	add	r0, sp, #104	; 0x68
  4015e4:	4945      	ldr	r1, [pc, #276]	; (4016fc <main+0x300>)
  4015e6:	2202      	movs	r2, #2
  4015e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4015ea:	4c43      	ldr	r4, [pc, #268]	; (4016f8 <main+0x2fc>)
  4015ec:	47a0      	blx	r4
				         game_state.state,
						 game_state.first_door,
						 game_state.open_door );
				print_uart( result_disp, max_disp_string, max_uart_tries );
  4015ee:	a81a      	add	r0, sp, #104	; 0x68
  4015f0:	2178      	movs	r1, #120	; 0x78
  4015f2:	4a39      	ldr	r2, [pc, #228]	; (4016d8 <main+0x2dc>)
  4015f4:	4b39      	ldr	r3, [pc, #228]	; (4016dc <main+0x2e0>)
  4015f6:	4798      	blx	r3
  4015f8:	e092      	b.n	401720 <main+0x324>
				game_over = true;
			}
			else if( game_state.state == GAME_OVER_LOST )
  4015fa:	2b03      	cmp	r3, #3
  4015fc:	d10d      	bne.n	40161a <main+0x21e>
			{
				sprintf( result_disp, "Lost: Game State %d: selected door %d open door %d", 
  4015fe:	9b18      	ldr	r3, [sp, #96]	; 0x60
  401600:	9300      	str	r3, [sp, #0]
  401602:	a81a      	add	r0, sp, #104	; 0x68
  401604:	493e      	ldr	r1, [pc, #248]	; (401700 <main+0x304>)
  401606:	2203      	movs	r2, #3
  401608:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40160a:	4c3b      	ldr	r4, [pc, #236]	; (4016f8 <main+0x2fc>)
  40160c:	47a0      	blx	r4
				         game_state.state,
						 game_state.first_door,
						 game_state.open_door );
				print_uart( result_disp, max_disp_string, max_uart_tries );
  40160e:	a81a      	add	r0, sp, #104	; 0x68
  401610:	2178      	movs	r1, #120	; 0x78
  401612:	4a31      	ldr	r2, [pc, #196]	; (4016d8 <main+0x2dc>)
  401614:	4b31      	ldr	r3, [pc, #196]	; (4016dc <main+0x2e0>)
  401616:	4798      	blx	r3
  401618:	e082      	b.n	401720 <main+0x324>
				game_over = true;
			}
			else if( game_state.state == MONTY_GAME_STARTED )
  40161a:	2b00      	cmp	r3, #0
  40161c:	f040 80a4 	bne.w	401768 <main+0x36c>
			{
				print_uart( "Press a button to select a door", max_disp_string, max_uart_tries );
  401620:	4838      	ldr	r0, [pc, #224]	; (401704 <main+0x308>)
  401622:	2178      	movs	r1, #120	; 0x78
  401624:	4a2c      	ldr	r2, [pc, #176]	; (4016d8 <main+0x2dc>)
  401626:	4b2d      	ldr	r3, [pc, #180]	; (4016dc <main+0x2e0>)
  401628:	4798      	blx	r3
  40162a:	e09d      	b.n	401768 <main+0x36c>
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40162c:	f00a 0007 	and.w	r0, sl, #7
  401630:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  401634:	47d8      	blx	fp
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  401636:	2010      	movs	r0, #16
  401638:	47d8      	blx	fp
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  40163a:	2000      	movs	r0, #0
  40163c:	47d8      	blx	fp
  40163e:	2580      	movs	r5, #128	; 0x80
	arch_ioport_set_pin_level(SSD1306_DC_PIN, true);
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
  401640:	ac38      	add	r4, sp, #224	; 0xe0
  401642:	2302      	movs	r3, #2
  401644:	f844 3dcc 	str.w	r3, [r4, #-204]!
	spi_select_device(SSD1306_SPI, &device);
  401648:	4630      	mov	r0, r6
  40164a:	4621      	mov	r1, r4
  40164c:	47c0      	blx	r8
  40164e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  401652:	f8c9 3030 	str.w	r3, [r9, #48]	; 0x30
  401656:	2300      	movs	r3, #0
  401658:	60fb      	str	r3, [r7, #12]
	ssd1306_sel_data();
	spi_write_single(SSD1306_SPI, data);
	delay_us(SSD1306_LATENCY); // At least 3us
  40165a:	2056      	movs	r0, #86	; 0x56
  40165c:	4b1a      	ldr	r3, [pc, #104]	; (4016c8 <main+0x2cc>)
  40165e:	4798      	blx	r3
	spi_deselect_device(SSD1306_SPI, &device);
  401660:	4630      	mov	r0, r6
  401662:	4621      	mov	r1, r4
  401664:	4b19      	ldr	r3, [pc, #100]	; (4016cc <main+0x2d0>)
  401666:	4798      	blx	r3

	for (page = 0; page < 4; ++page)
	{
		ssd1306_set_page_address(page);
		ssd1306_set_column_address(0);
		for (col = 0; col < 128; ++col)
  401668:	3d01      	subs	r5, #1
  40166a:	d1e9      	bne.n	401640 <main+0x244>
  40166c:	f10a 0a01 	add.w	sl, sl, #1
static inline void ssd1306_clear(void)
{
	uint8_t page = 0;
	uint8_t col = 0;

	for (page = 0; page < 4; ++page)
  401670:	f1ba 0f04 	cmp.w	sl, #4
  401674:	d1da      	bne.n	40162c <main+0x230>
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  401676:	20b0      	movs	r0, #176	; 0xb0
  401678:	4c12      	ldr	r4, [pc, #72]	; (4016c4 <main+0x2c8>)
  40167a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_SET_HIGH_COL(address >> 4));
  40167c:	2010      	movs	r0, #16
  40167e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_LOW_COL(address & 0x0F));
  401680:	2000      	movs	r0, #0
  401682:	47a0      	blx	r4
			
			// Clear screen.
			ssd1306_clear();
			ssd1306_set_page_address(0);
			ssd1306_set_column_address(0);
			ssd1306_write_text(result_disp);
  401684:	a81a      	add	r0, sp, #104	; 0x68
  401686:	4b16      	ldr	r3, [pc, #88]	; (4016e0 <main+0x2e4>)
  401688:	4798      	blx	r3
		}


		/* Wait and stop screen flickers. */
		delay_ms(50);
  40168a:	481f      	ldr	r0, [pc, #124]	; (401708 <main+0x30c>)
  40168c:	4b0e      	ldr	r3, [pc, #56]	; (4016c8 <main+0x2cc>)
  40168e:	4798      	blx	r3
	}
  401690:	e783      	b.n	40159a <main+0x19e>
  401692:	bf00      	nop
  401694:	00400365 	.word	0x00400365
  401698:	004004e9 	.word	0x004004e9
  40169c:	0040032d 	.word	0x0040032d
  4016a0:	400e0e00 	.word	0x400e0e00
  4016a4:	00401091 	.word	0x00401091
  4016a8:	e000e100 	.word	0xe000e100
  4016ac:	00400a2d 	.word	0x00400a2d
  4016b0:	00400731 	.word	0x00400731
  4016b4:	00401241 	.word	0x00401241
  4016b8:	00401229 	.word	0x00401229
  4016bc:	0040134d 	.word	0x0040134d
  4016c0:	004001c5 	.word	0x004001c5
  4016c4:	004010a5 	.word	0x004010a5
  4016c8:	20000001 	.word	0x20000001
  4016cc:	004004c9 	.word	0x004004c9
  4016d0:	00405ffc 	.word	0x00405ffc
  4016d4:	0040604c 	.word	0x0040604c
  4016d8:	000f4240 	.word	0x000f4240
  4016dc:	00401399 	.word	0x00401399
  4016e0:	0040027d 	.word	0x0040027d
  4016e4:	004010ed 	.word	0x004010ed
  4016e8:	40008000 	.word	0x40008000
  4016ec:	2000040c 	.word	0x2000040c
  4016f0:	004012b1 	.word	0x004012b1
  4016f4:	0040606c 	.word	0x0040606c
  4016f8:	00402011 	.word	0x00402011
  4016fc:	0040609c 	.word	0x0040609c
  401700:	004060d0 	.word	0x004060d0
  401704:	00406104 	.word	0x00406104
  401708:	00068a1c 	.word	0x00068a1c
  40170c:	00400ba1 	.word	0x00400ba1
  401710:	004005f9 	.word	0x004005f9
  401714:	004009b5 	.word	0x004009b5
  401718:	00400499 	.word	0x00400499
  40171c:	400e1200 	.word	0x400e1200
				print_uart( "Press a button to select a door", max_disp_string, max_uart_tries );

			}
			if( game_over )
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
  401720:	9c15      	ldr	r4, [sp, #84]	; 0x54
  401722:	9a12      	ldr	r2, [sp, #72]	; 0x48
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
  401724:	9814      	ldr	r0, [sp, #80]	; 0x50
  401726:	9b13      	ldr	r3, [sp, #76]	; 0x4c
				print_uart( "Press a button to select a door", max_disp_string, max_uart_tries );

			}
			if( game_over )
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
  401728:	2164      	movs	r1, #100	; 0x64
  40172a:	fb01 f504 	mul.w	r5, r1, r4
  40172e:	fbb5 f5f2 	udiv	r5, r5, r2
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
				uint32_t staying_win_pct = ((game_state.times_won-game_state.times_switched_won) * 100) 
				                           / (game_state.number_of_games-game_state.times_switched);
				sprintf( result_disp, "Games Played: %d, Switch Count %d, Games Win %d%%, Switch Win %d%% Stay Win %d%%",
  401732:	9500      	str	r5, [sp, #0]

			}
			if( game_over )
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
  401734:	fb01 f500 	mul.w	r5, r1, r0
  401738:	fbb5 f5f3 	udiv	r5, r5, r3
				uint32_t staying_win_pct = ((game_state.times_won-game_state.times_switched_won) * 100) 
				                           / (game_state.number_of_games-game_state.times_switched);
				sprintf( result_disp, "Games Played: %d, Switch Count %d, Games Win %d%%, Switch Win %d%% Stay Win %d%%",
  40173c:	9501      	str	r5, [sp, #4]
			}
			if( game_over )
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
				uint32_t staying_win_pct = ((game_state.times_won-game_state.times_switched_won) * 100) 
  40173e:	1a20      	subs	r0, r4, r0
  401740:	fb01 f100 	mul.w	r1, r1, r0
				                           / (game_state.number_of_games-game_state.times_switched);
  401744:	1ad0      	subs	r0, r2, r3
			}
			if( game_over )
			{
				uint32_t win_pct = (game_state.times_won * 100) / game_state.number_of_games;
				uint32_t switching_win_pct = (game_state.times_switched_won * 100) / game_state.times_switched;
				uint32_t staying_win_pct = ((game_state.times_won-game_state.times_switched_won) * 100) 
  401746:	fbb1 f1f0 	udiv	r1, r1, r0
				                           / (game_state.number_of_games-game_state.times_switched);
				sprintf( result_disp, "Games Played: %d, Switch Count %d, Games Win %d%%, Switch Win %d%% Stay Win %d%%",
  40174a:	9102      	str	r1, [sp, #8]
  40174c:	a81a      	add	r0, sp, #104	; 0x68
  40174e:	490a      	ldr	r1, [pc, #40]	; (401778 <main+0x37c>)
  401750:	4c0a      	ldr	r4, [pc, #40]	; (40177c <main+0x380>)
  401752:	47a0      	blx	r4
				         game_state.number_of_games,
						 game_state.times_switched,
						 win_pct,
						 switching_win_pct,
						 staying_win_pct );
				print_uart( result_disp, max_disp_string, max_uart_tries );
  401754:	4d0a      	ldr	r5, [pc, #40]	; (401780 <main+0x384>)
  401756:	a81a      	add	r0, sp, #104	; 0x68
  401758:	2178      	movs	r1, #120	; 0x78
  40175a:	462a      	mov	r2, r5
  40175c:	4c09      	ldr	r4, [pc, #36]	; (401784 <main+0x388>)
  40175e:	47a0      	blx	r4
				print_uart( "Press a button to play again", max_disp_string, max_uart_tries );
  401760:	4809      	ldr	r0, [pc, #36]	; (401788 <main+0x38c>)
  401762:	2178      	movs	r1, #120	; 0x78
  401764:	462a      	mov	r2, r5
  401766:	47a0      	blx	r4
  401768:	f04f 0a00 	mov.w	sl, #0
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40176c:	f8df b01c 	ldr.w	fp, [pc, #28]	; 40178c <main+0x390>
	usart_spi_transmit(SSD1306_USART_SPI, data);
	ssd1306_sel_cmd();
	usart_spi_deselect_device(SSD1306_USART_SPI, &device);
#elif defined(SSD1306_SPI_INTERFACE)
	struct spi_device device = {.id = SSD1306_CS_PIN};
	spi_select_device(SSD1306_SPI, &device);
  401770:	f8df 801c 	ldr.w	r8, [pc, #28]	; 401790 <main+0x394>
  401774:	e75a      	b.n	40162c <main+0x230>
  401776:	bf00      	nop
  401778:	00406124 	.word	0x00406124
  40177c:	00402011 	.word	0x00402011
  401780:	000f4240 	.word	0x000f4240
  401784:	00401399 	.word	0x00401399
  401788:	00406178 	.word	0x00406178
  40178c:	004010a5 	.word	0x004010a5
  401790:	00400499 	.word	0x00400499

00401794 <__aeabi_drsub>:
  401794:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401798:	e002      	b.n	4017a0 <__adddf3>
  40179a:	bf00      	nop

0040179c <__aeabi_dsub>:
  40179c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004017a0 <__adddf3>:
  4017a0:	b530      	push	{r4, r5, lr}
  4017a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4017a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4017aa:	ea94 0f05 	teq	r4, r5
  4017ae:	bf08      	it	eq
  4017b0:	ea90 0f02 	teqeq	r0, r2
  4017b4:	bf1f      	itttt	ne
  4017b6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4017ba:	ea55 0c02 	orrsne.w	ip, r5, r2
  4017be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4017c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4017c6:	f000 80e2 	beq.w	40198e <__adddf3+0x1ee>
  4017ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4017ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4017d2:	bfb8      	it	lt
  4017d4:	426d      	neglt	r5, r5
  4017d6:	dd0c      	ble.n	4017f2 <__adddf3+0x52>
  4017d8:	442c      	add	r4, r5
  4017da:	ea80 0202 	eor.w	r2, r0, r2
  4017de:	ea81 0303 	eor.w	r3, r1, r3
  4017e2:	ea82 0000 	eor.w	r0, r2, r0
  4017e6:	ea83 0101 	eor.w	r1, r3, r1
  4017ea:	ea80 0202 	eor.w	r2, r0, r2
  4017ee:	ea81 0303 	eor.w	r3, r1, r3
  4017f2:	2d36      	cmp	r5, #54	; 0x36
  4017f4:	bf88      	it	hi
  4017f6:	bd30      	pophi	{r4, r5, pc}
  4017f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4017fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401800:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401804:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401808:	d002      	beq.n	401810 <__adddf3+0x70>
  40180a:	4240      	negs	r0, r0
  40180c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401810:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401814:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401818:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40181c:	d002      	beq.n	401824 <__adddf3+0x84>
  40181e:	4252      	negs	r2, r2
  401820:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401824:	ea94 0f05 	teq	r4, r5
  401828:	f000 80a7 	beq.w	40197a <__adddf3+0x1da>
  40182c:	f1a4 0401 	sub.w	r4, r4, #1
  401830:	f1d5 0e20 	rsbs	lr, r5, #32
  401834:	db0d      	blt.n	401852 <__adddf3+0xb2>
  401836:	fa02 fc0e 	lsl.w	ip, r2, lr
  40183a:	fa22 f205 	lsr.w	r2, r2, r5
  40183e:	1880      	adds	r0, r0, r2
  401840:	f141 0100 	adc.w	r1, r1, #0
  401844:	fa03 f20e 	lsl.w	r2, r3, lr
  401848:	1880      	adds	r0, r0, r2
  40184a:	fa43 f305 	asr.w	r3, r3, r5
  40184e:	4159      	adcs	r1, r3
  401850:	e00e      	b.n	401870 <__adddf3+0xd0>
  401852:	f1a5 0520 	sub.w	r5, r5, #32
  401856:	f10e 0e20 	add.w	lr, lr, #32
  40185a:	2a01      	cmp	r2, #1
  40185c:	fa03 fc0e 	lsl.w	ip, r3, lr
  401860:	bf28      	it	cs
  401862:	f04c 0c02 	orrcs.w	ip, ip, #2
  401866:	fa43 f305 	asr.w	r3, r3, r5
  40186a:	18c0      	adds	r0, r0, r3
  40186c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401870:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401874:	d507      	bpl.n	401886 <__adddf3+0xe6>
  401876:	f04f 0e00 	mov.w	lr, #0
  40187a:	f1dc 0c00 	rsbs	ip, ip, #0
  40187e:	eb7e 0000 	sbcs.w	r0, lr, r0
  401882:	eb6e 0101 	sbc.w	r1, lr, r1
  401886:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40188a:	d31b      	bcc.n	4018c4 <__adddf3+0x124>
  40188c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401890:	d30c      	bcc.n	4018ac <__adddf3+0x10c>
  401892:	0849      	lsrs	r1, r1, #1
  401894:	ea5f 0030 	movs.w	r0, r0, rrx
  401898:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40189c:	f104 0401 	add.w	r4, r4, #1
  4018a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4018a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4018a8:	f080 809a 	bcs.w	4019e0 <__adddf3+0x240>
  4018ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4018b0:	bf08      	it	eq
  4018b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4018b6:	f150 0000 	adcs.w	r0, r0, #0
  4018ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4018be:	ea41 0105 	orr.w	r1, r1, r5
  4018c2:	bd30      	pop	{r4, r5, pc}
  4018c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4018c8:	4140      	adcs	r0, r0
  4018ca:	eb41 0101 	adc.w	r1, r1, r1
  4018ce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4018d2:	f1a4 0401 	sub.w	r4, r4, #1
  4018d6:	d1e9      	bne.n	4018ac <__adddf3+0x10c>
  4018d8:	f091 0f00 	teq	r1, #0
  4018dc:	bf04      	itt	eq
  4018de:	4601      	moveq	r1, r0
  4018e0:	2000      	moveq	r0, #0
  4018e2:	fab1 f381 	clz	r3, r1
  4018e6:	bf08      	it	eq
  4018e8:	3320      	addeq	r3, #32
  4018ea:	f1a3 030b 	sub.w	r3, r3, #11
  4018ee:	f1b3 0220 	subs.w	r2, r3, #32
  4018f2:	da0c      	bge.n	40190e <__adddf3+0x16e>
  4018f4:	320c      	adds	r2, #12
  4018f6:	dd08      	ble.n	40190a <__adddf3+0x16a>
  4018f8:	f102 0c14 	add.w	ip, r2, #20
  4018fc:	f1c2 020c 	rsb	r2, r2, #12
  401900:	fa01 f00c 	lsl.w	r0, r1, ip
  401904:	fa21 f102 	lsr.w	r1, r1, r2
  401908:	e00c      	b.n	401924 <__adddf3+0x184>
  40190a:	f102 0214 	add.w	r2, r2, #20
  40190e:	bfd8      	it	le
  401910:	f1c2 0c20 	rsble	ip, r2, #32
  401914:	fa01 f102 	lsl.w	r1, r1, r2
  401918:	fa20 fc0c 	lsr.w	ip, r0, ip
  40191c:	bfdc      	itt	le
  40191e:	ea41 010c 	orrle.w	r1, r1, ip
  401922:	4090      	lslle	r0, r2
  401924:	1ae4      	subs	r4, r4, r3
  401926:	bfa2      	ittt	ge
  401928:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40192c:	4329      	orrge	r1, r5
  40192e:	bd30      	popge	{r4, r5, pc}
  401930:	ea6f 0404 	mvn.w	r4, r4
  401934:	3c1f      	subs	r4, #31
  401936:	da1c      	bge.n	401972 <__adddf3+0x1d2>
  401938:	340c      	adds	r4, #12
  40193a:	dc0e      	bgt.n	40195a <__adddf3+0x1ba>
  40193c:	f104 0414 	add.w	r4, r4, #20
  401940:	f1c4 0220 	rsb	r2, r4, #32
  401944:	fa20 f004 	lsr.w	r0, r0, r4
  401948:	fa01 f302 	lsl.w	r3, r1, r2
  40194c:	ea40 0003 	orr.w	r0, r0, r3
  401950:	fa21 f304 	lsr.w	r3, r1, r4
  401954:	ea45 0103 	orr.w	r1, r5, r3
  401958:	bd30      	pop	{r4, r5, pc}
  40195a:	f1c4 040c 	rsb	r4, r4, #12
  40195e:	f1c4 0220 	rsb	r2, r4, #32
  401962:	fa20 f002 	lsr.w	r0, r0, r2
  401966:	fa01 f304 	lsl.w	r3, r1, r4
  40196a:	ea40 0003 	orr.w	r0, r0, r3
  40196e:	4629      	mov	r1, r5
  401970:	bd30      	pop	{r4, r5, pc}
  401972:	fa21 f004 	lsr.w	r0, r1, r4
  401976:	4629      	mov	r1, r5
  401978:	bd30      	pop	{r4, r5, pc}
  40197a:	f094 0f00 	teq	r4, #0
  40197e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401982:	bf06      	itte	eq
  401984:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401988:	3401      	addeq	r4, #1
  40198a:	3d01      	subne	r5, #1
  40198c:	e74e      	b.n	40182c <__adddf3+0x8c>
  40198e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401992:	bf18      	it	ne
  401994:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401998:	d029      	beq.n	4019ee <__adddf3+0x24e>
  40199a:	ea94 0f05 	teq	r4, r5
  40199e:	bf08      	it	eq
  4019a0:	ea90 0f02 	teqeq	r0, r2
  4019a4:	d005      	beq.n	4019b2 <__adddf3+0x212>
  4019a6:	ea54 0c00 	orrs.w	ip, r4, r0
  4019aa:	bf04      	itt	eq
  4019ac:	4619      	moveq	r1, r3
  4019ae:	4610      	moveq	r0, r2
  4019b0:	bd30      	pop	{r4, r5, pc}
  4019b2:	ea91 0f03 	teq	r1, r3
  4019b6:	bf1e      	ittt	ne
  4019b8:	2100      	movne	r1, #0
  4019ba:	2000      	movne	r0, #0
  4019bc:	bd30      	popne	{r4, r5, pc}
  4019be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4019c2:	d105      	bne.n	4019d0 <__adddf3+0x230>
  4019c4:	0040      	lsls	r0, r0, #1
  4019c6:	4149      	adcs	r1, r1
  4019c8:	bf28      	it	cs
  4019ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4019ce:	bd30      	pop	{r4, r5, pc}
  4019d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4019d4:	bf3c      	itt	cc
  4019d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4019da:	bd30      	popcc	{r4, r5, pc}
  4019dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4019e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4019e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4019e8:	f04f 0000 	mov.w	r0, #0
  4019ec:	bd30      	pop	{r4, r5, pc}
  4019ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4019f2:	bf1a      	itte	ne
  4019f4:	4619      	movne	r1, r3
  4019f6:	4610      	movne	r0, r2
  4019f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4019fc:	bf1c      	itt	ne
  4019fe:	460b      	movne	r3, r1
  401a00:	4602      	movne	r2, r0
  401a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401a06:	bf06      	itte	eq
  401a08:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401a0c:	ea91 0f03 	teqeq	r1, r3
  401a10:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401a14:	bd30      	pop	{r4, r5, pc}
  401a16:	bf00      	nop

00401a18 <__aeabi_ui2d>:
  401a18:	f090 0f00 	teq	r0, #0
  401a1c:	bf04      	itt	eq
  401a1e:	2100      	moveq	r1, #0
  401a20:	4770      	bxeq	lr
  401a22:	b530      	push	{r4, r5, lr}
  401a24:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401a28:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401a2c:	f04f 0500 	mov.w	r5, #0
  401a30:	f04f 0100 	mov.w	r1, #0
  401a34:	e750      	b.n	4018d8 <__adddf3+0x138>
  401a36:	bf00      	nop

00401a38 <__aeabi_i2d>:
  401a38:	f090 0f00 	teq	r0, #0
  401a3c:	bf04      	itt	eq
  401a3e:	2100      	moveq	r1, #0
  401a40:	4770      	bxeq	lr
  401a42:	b530      	push	{r4, r5, lr}
  401a44:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401a48:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401a4c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401a50:	bf48      	it	mi
  401a52:	4240      	negmi	r0, r0
  401a54:	f04f 0100 	mov.w	r1, #0
  401a58:	e73e      	b.n	4018d8 <__adddf3+0x138>
  401a5a:	bf00      	nop

00401a5c <__aeabi_f2d>:
  401a5c:	0042      	lsls	r2, r0, #1
  401a5e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401a62:	ea4f 0131 	mov.w	r1, r1, rrx
  401a66:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401a6a:	bf1f      	itttt	ne
  401a6c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401a70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401a74:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401a78:	4770      	bxne	lr
  401a7a:	f092 0f00 	teq	r2, #0
  401a7e:	bf14      	ite	ne
  401a80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401a84:	4770      	bxeq	lr
  401a86:	b530      	push	{r4, r5, lr}
  401a88:	f44f 7460 	mov.w	r4, #896	; 0x380
  401a8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401a90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401a94:	e720      	b.n	4018d8 <__adddf3+0x138>
  401a96:	bf00      	nop

00401a98 <__aeabi_ul2d>:
  401a98:	ea50 0201 	orrs.w	r2, r0, r1
  401a9c:	bf08      	it	eq
  401a9e:	4770      	bxeq	lr
  401aa0:	b530      	push	{r4, r5, lr}
  401aa2:	f04f 0500 	mov.w	r5, #0
  401aa6:	e00a      	b.n	401abe <__aeabi_l2d+0x16>

00401aa8 <__aeabi_l2d>:
  401aa8:	ea50 0201 	orrs.w	r2, r0, r1
  401aac:	bf08      	it	eq
  401aae:	4770      	bxeq	lr
  401ab0:	b530      	push	{r4, r5, lr}
  401ab2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401ab6:	d502      	bpl.n	401abe <__aeabi_l2d+0x16>
  401ab8:	4240      	negs	r0, r0
  401aba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401abe:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401ac2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401ac6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401aca:	f43f aedc 	beq.w	401886 <__adddf3+0xe6>
  401ace:	f04f 0203 	mov.w	r2, #3
  401ad2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401ad6:	bf18      	it	ne
  401ad8:	3203      	addne	r2, #3
  401ada:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401ade:	bf18      	it	ne
  401ae0:	3203      	addne	r2, #3
  401ae2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401ae6:	f1c2 0320 	rsb	r3, r2, #32
  401aea:	fa00 fc03 	lsl.w	ip, r0, r3
  401aee:	fa20 f002 	lsr.w	r0, r0, r2
  401af2:	fa01 fe03 	lsl.w	lr, r1, r3
  401af6:	ea40 000e 	orr.w	r0, r0, lr
  401afa:	fa21 f102 	lsr.w	r1, r1, r2
  401afe:	4414      	add	r4, r2
  401b00:	e6c1      	b.n	401886 <__adddf3+0xe6>
  401b02:	bf00      	nop

00401b04 <__aeabi_dmul>:
  401b04:	b570      	push	{r4, r5, r6, lr}
  401b06:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401b0a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401b0e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401b12:	bf1d      	ittte	ne
  401b14:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401b18:	ea94 0f0c 	teqne	r4, ip
  401b1c:	ea95 0f0c 	teqne	r5, ip
  401b20:	f000 f8de 	bleq	401ce0 <__aeabi_dmul+0x1dc>
  401b24:	442c      	add	r4, r5
  401b26:	ea81 0603 	eor.w	r6, r1, r3
  401b2a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401b2e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401b32:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401b36:	bf18      	it	ne
  401b38:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401b3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401b40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401b44:	d038      	beq.n	401bb8 <__aeabi_dmul+0xb4>
  401b46:	fba0 ce02 	umull	ip, lr, r0, r2
  401b4a:	f04f 0500 	mov.w	r5, #0
  401b4e:	fbe1 e502 	umlal	lr, r5, r1, r2
  401b52:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401b56:	fbe0 e503 	umlal	lr, r5, r0, r3
  401b5a:	f04f 0600 	mov.w	r6, #0
  401b5e:	fbe1 5603 	umlal	r5, r6, r1, r3
  401b62:	f09c 0f00 	teq	ip, #0
  401b66:	bf18      	it	ne
  401b68:	f04e 0e01 	orrne.w	lr, lr, #1
  401b6c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401b70:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401b74:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401b78:	d204      	bcs.n	401b84 <__aeabi_dmul+0x80>
  401b7a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401b7e:	416d      	adcs	r5, r5
  401b80:	eb46 0606 	adc.w	r6, r6, r6
  401b84:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401b88:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401b8c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401b90:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401b94:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401b98:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401b9c:	bf88      	it	hi
  401b9e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401ba2:	d81e      	bhi.n	401be2 <__aeabi_dmul+0xde>
  401ba4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401ba8:	bf08      	it	eq
  401baa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401bae:	f150 0000 	adcs.w	r0, r0, #0
  401bb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401bb6:	bd70      	pop	{r4, r5, r6, pc}
  401bb8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401bbc:	ea46 0101 	orr.w	r1, r6, r1
  401bc0:	ea40 0002 	orr.w	r0, r0, r2
  401bc4:	ea81 0103 	eor.w	r1, r1, r3
  401bc8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401bcc:	bfc2      	ittt	gt
  401bce:	ebd4 050c 	rsbsgt	r5, r4, ip
  401bd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401bd6:	bd70      	popgt	{r4, r5, r6, pc}
  401bd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401bdc:	f04f 0e00 	mov.w	lr, #0
  401be0:	3c01      	subs	r4, #1
  401be2:	f300 80ab 	bgt.w	401d3c <__aeabi_dmul+0x238>
  401be6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401bea:	bfde      	ittt	le
  401bec:	2000      	movle	r0, #0
  401bee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401bf2:	bd70      	pople	{r4, r5, r6, pc}
  401bf4:	f1c4 0400 	rsb	r4, r4, #0
  401bf8:	3c20      	subs	r4, #32
  401bfa:	da35      	bge.n	401c68 <__aeabi_dmul+0x164>
  401bfc:	340c      	adds	r4, #12
  401bfe:	dc1b      	bgt.n	401c38 <__aeabi_dmul+0x134>
  401c00:	f104 0414 	add.w	r4, r4, #20
  401c04:	f1c4 0520 	rsb	r5, r4, #32
  401c08:	fa00 f305 	lsl.w	r3, r0, r5
  401c0c:	fa20 f004 	lsr.w	r0, r0, r4
  401c10:	fa01 f205 	lsl.w	r2, r1, r5
  401c14:	ea40 0002 	orr.w	r0, r0, r2
  401c18:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401c1c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401c20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401c24:	fa21 f604 	lsr.w	r6, r1, r4
  401c28:	eb42 0106 	adc.w	r1, r2, r6
  401c2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401c30:	bf08      	it	eq
  401c32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401c36:	bd70      	pop	{r4, r5, r6, pc}
  401c38:	f1c4 040c 	rsb	r4, r4, #12
  401c3c:	f1c4 0520 	rsb	r5, r4, #32
  401c40:	fa00 f304 	lsl.w	r3, r0, r4
  401c44:	fa20 f005 	lsr.w	r0, r0, r5
  401c48:	fa01 f204 	lsl.w	r2, r1, r4
  401c4c:	ea40 0002 	orr.w	r0, r0, r2
  401c50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401c54:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401c58:	f141 0100 	adc.w	r1, r1, #0
  401c5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401c60:	bf08      	it	eq
  401c62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401c66:	bd70      	pop	{r4, r5, r6, pc}
  401c68:	f1c4 0520 	rsb	r5, r4, #32
  401c6c:	fa00 f205 	lsl.w	r2, r0, r5
  401c70:	ea4e 0e02 	orr.w	lr, lr, r2
  401c74:	fa20 f304 	lsr.w	r3, r0, r4
  401c78:	fa01 f205 	lsl.w	r2, r1, r5
  401c7c:	ea43 0302 	orr.w	r3, r3, r2
  401c80:	fa21 f004 	lsr.w	r0, r1, r4
  401c84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401c88:	fa21 f204 	lsr.w	r2, r1, r4
  401c8c:	ea20 0002 	bic.w	r0, r0, r2
  401c90:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401c94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401c98:	bf08      	it	eq
  401c9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401c9e:	bd70      	pop	{r4, r5, r6, pc}
  401ca0:	f094 0f00 	teq	r4, #0
  401ca4:	d10f      	bne.n	401cc6 <__aeabi_dmul+0x1c2>
  401ca6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401caa:	0040      	lsls	r0, r0, #1
  401cac:	eb41 0101 	adc.w	r1, r1, r1
  401cb0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401cb4:	bf08      	it	eq
  401cb6:	3c01      	subeq	r4, #1
  401cb8:	d0f7      	beq.n	401caa <__aeabi_dmul+0x1a6>
  401cba:	ea41 0106 	orr.w	r1, r1, r6
  401cbe:	f095 0f00 	teq	r5, #0
  401cc2:	bf18      	it	ne
  401cc4:	4770      	bxne	lr
  401cc6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401cca:	0052      	lsls	r2, r2, #1
  401ccc:	eb43 0303 	adc.w	r3, r3, r3
  401cd0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401cd4:	bf08      	it	eq
  401cd6:	3d01      	subeq	r5, #1
  401cd8:	d0f7      	beq.n	401cca <__aeabi_dmul+0x1c6>
  401cda:	ea43 0306 	orr.w	r3, r3, r6
  401cde:	4770      	bx	lr
  401ce0:	ea94 0f0c 	teq	r4, ip
  401ce4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401ce8:	bf18      	it	ne
  401cea:	ea95 0f0c 	teqne	r5, ip
  401cee:	d00c      	beq.n	401d0a <__aeabi_dmul+0x206>
  401cf0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401cf4:	bf18      	it	ne
  401cf6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401cfa:	d1d1      	bne.n	401ca0 <__aeabi_dmul+0x19c>
  401cfc:	ea81 0103 	eor.w	r1, r1, r3
  401d00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401d04:	f04f 0000 	mov.w	r0, #0
  401d08:	bd70      	pop	{r4, r5, r6, pc}
  401d0a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401d0e:	bf06      	itte	eq
  401d10:	4610      	moveq	r0, r2
  401d12:	4619      	moveq	r1, r3
  401d14:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401d18:	d019      	beq.n	401d4e <__aeabi_dmul+0x24a>
  401d1a:	ea94 0f0c 	teq	r4, ip
  401d1e:	d102      	bne.n	401d26 <__aeabi_dmul+0x222>
  401d20:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401d24:	d113      	bne.n	401d4e <__aeabi_dmul+0x24a>
  401d26:	ea95 0f0c 	teq	r5, ip
  401d2a:	d105      	bne.n	401d38 <__aeabi_dmul+0x234>
  401d2c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  401d30:	bf1c      	itt	ne
  401d32:	4610      	movne	r0, r2
  401d34:	4619      	movne	r1, r3
  401d36:	d10a      	bne.n	401d4e <__aeabi_dmul+0x24a>
  401d38:	ea81 0103 	eor.w	r1, r1, r3
  401d3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401d40:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401d44:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401d48:	f04f 0000 	mov.w	r0, #0
  401d4c:	bd70      	pop	{r4, r5, r6, pc}
  401d4e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401d52:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401d56:	bd70      	pop	{r4, r5, r6, pc}

00401d58 <__aeabi_ddiv>:
  401d58:	b570      	push	{r4, r5, r6, lr}
  401d5a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401d5e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401d62:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401d66:	bf1d      	ittte	ne
  401d68:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401d6c:	ea94 0f0c 	teqne	r4, ip
  401d70:	ea95 0f0c 	teqne	r5, ip
  401d74:	f000 f8a7 	bleq	401ec6 <__aeabi_ddiv+0x16e>
  401d78:	eba4 0405 	sub.w	r4, r4, r5
  401d7c:	ea81 0e03 	eor.w	lr, r1, r3
  401d80:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401d84:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401d88:	f000 8088 	beq.w	401e9c <__aeabi_ddiv+0x144>
  401d8c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401d90:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401d94:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401d98:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401d9c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  401da0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401da4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401da8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401dac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  401db0:	429d      	cmp	r5, r3
  401db2:	bf08      	it	eq
  401db4:	4296      	cmpeq	r6, r2
  401db6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401dba:	f504 7440 	add.w	r4, r4, #768	; 0x300
  401dbe:	d202      	bcs.n	401dc6 <__aeabi_ddiv+0x6e>
  401dc0:	085b      	lsrs	r3, r3, #1
  401dc2:	ea4f 0232 	mov.w	r2, r2, rrx
  401dc6:	1ab6      	subs	r6, r6, r2
  401dc8:	eb65 0503 	sbc.w	r5, r5, r3
  401dcc:	085b      	lsrs	r3, r3, #1
  401dce:	ea4f 0232 	mov.w	r2, r2, rrx
  401dd2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401dd6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401dda:	ebb6 0e02 	subs.w	lr, r6, r2
  401dde:	eb75 0e03 	sbcs.w	lr, r5, r3
  401de2:	bf22      	ittt	cs
  401de4:	1ab6      	subcs	r6, r6, r2
  401de6:	4675      	movcs	r5, lr
  401de8:	ea40 000c 	orrcs.w	r0, r0, ip
  401dec:	085b      	lsrs	r3, r3, #1
  401dee:	ea4f 0232 	mov.w	r2, r2, rrx
  401df2:	ebb6 0e02 	subs.w	lr, r6, r2
  401df6:	eb75 0e03 	sbcs.w	lr, r5, r3
  401dfa:	bf22      	ittt	cs
  401dfc:	1ab6      	subcs	r6, r6, r2
  401dfe:	4675      	movcs	r5, lr
  401e00:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401e04:	085b      	lsrs	r3, r3, #1
  401e06:	ea4f 0232 	mov.w	r2, r2, rrx
  401e0a:	ebb6 0e02 	subs.w	lr, r6, r2
  401e0e:	eb75 0e03 	sbcs.w	lr, r5, r3
  401e12:	bf22      	ittt	cs
  401e14:	1ab6      	subcs	r6, r6, r2
  401e16:	4675      	movcs	r5, lr
  401e18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401e1c:	085b      	lsrs	r3, r3, #1
  401e1e:	ea4f 0232 	mov.w	r2, r2, rrx
  401e22:	ebb6 0e02 	subs.w	lr, r6, r2
  401e26:	eb75 0e03 	sbcs.w	lr, r5, r3
  401e2a:	bf22      	ittt	cs
  401e2c:	1ab6      	subcs	r6, r6, r2
  401e2e:	4675      	movcs	r5, lr
  401e30:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401e34:	ea55 0e06 	orrs.w	lr, r5, r6
  401e38:	d018      	beq.n	401e6c <__aeabi_ddiv+0x114>
  401e3a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  401e3e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  401e42:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401e46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401e4a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  401e4e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  401e52:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401e56:	d1c0      	bne.n	401dda <__aeabi_ddiv+0x82>
  401e58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401e5c:	d10b      	bne.n	401e76 <__aeabi_ddiv+0x11e>
  401e5e:	ea41 0100 	orr.w	r1, r1, r0
  401e62:	f04f 0000 	mov.w	r0, #0
  401e66:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401e6a:	e7b6      	b.n	401dda <__aeabi_ddiv+0x82>
  401e6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401e70:	bf04      	itt	eq
  401e72:	4301      	orreq	r1, r0
  401e74:	2000      	moveq	r0, #0
  401e76:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401e7a:	bf88      	it	hi
  401e7c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401e80:	f63f aeaf 	bhi.w	401be2 <__aeabi_dmul+0xde>
  401e84:	ebb5 0c03 	subs.w	ip, r5, r3
  401e88:	bf04      	itt	eq
  401e8a:	ebb6 0c02 	subseq.w	ip, r6, r2
  401e8e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401e92:	f150 0000 	adcs.w	r0, r0, #0
  401e96:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401e9a:	bd70      	pop	{r4, r5, r6, pc}
  401e9c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  401ea0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401ea4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401ea8:	bfc2      	ittt	gt
  401eaa:	ebd4 050c 	rsbsgt	r5, r4, ip
  401eae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401eb2:	bd70      	popgt	{r4, r5, r6, pc}
  401eb4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401eb8:	f04f 0e00 	mov.w	lr, #0
  401ebc:	3c01      	subs	r4, #1
  401ebe:	e690      	b.n	401be2 <__aeabi_dmul+0xde>
  401ec0:	ea45 0e06 	orr.w	lr, r5, r6
  401ec4:	e68d      	b.n	401be2 <__aeabi_dmul+0xde>
  401ec6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401eca:	ea94 0f0c 	teq	r4, ip
  401ece:	bf08      	it	eq
  401ed0:	ea95 0f0c 	teqeq	r5, ip
  401ed4:	f43f af3b 	beq.w	401d4e <__aeabi_dmul+0x24a>
  401ed8:	ea94 0f0c 	teq	r4, ip
  401edc:	d10a      	bne.n	401ef4 <__aeabi_ddiv+0x19c>
  401ede:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401ee2:	f47f af34 	bne.w	401d4e <__aeabi_dmul+0x24a>
  401ee6:	ea95 0f0c 	teq	r5, ip
  401eea:	f47f af25 	bne.w	401d38 <__aeabi_dmul+0x234>
  401eee:	4610      	mov	r0, r2
  401ef0:	4619      	mov	r1, r3
  401ef2:	e72c      	b.n	401d4e <__aeabi_dmul+0x24a>
  401ef4:	ea95 0f0c 	teq	r5, ip
  401ef8:	d106      	bne.n	401f08 <__aeabi_ddiv+0x1b0>
  401efa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401efe:	f43f aefd 	beq.w	401cfc <__aeabi_dmul+0x1f8>
  401f02:	4610      	mov	r0, r2
  401f04:	4619      	mov	r1, r3
  401f06:	e722      	b.n	401d4e <__aeabi_dmul+0x24a>
  401f08:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401f0c:	bf18      	it	ne
  401f0e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401f12:	f47f aec5 	bne.w	401ca0 <__aeabi_dmul+0x19c>
  401f16:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401f1a:	f47f af0d 	bne.w	401d38 <__aeabi_dmul+0x234>
  401f1e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  401f22:	f47f aeeb 	bne.w	401cfc <__aeabi_dmul+0x1f8>
  401f26:	e712      	b.n	401d4e <__aeabi_dmul+0x24a>

00401f28 <__libc_init_array>:
  401f28:	b570      	push	{r4, r5, r6, lr}
  401f2a:	4b0e      	ldr	r3, [pc, #56]	; (401f64 <__libc_init_array+0x3c>)
  401f2c:	4d0e      	ldr	r5, [pc, #56]	; (401f68 <__libc_init_array+0x40>)
  401f2e:	1aed      	subs	r5, r5, r3
  401f30:	10ad      	asrs	r5, r5, #2
  401f32:	2400      	movs	r4, #0
  401f34:	461e      	mov	r6, r3
  401f36:	42ac      	cmp	r4, r5
  401f38:	d004      	beq.n	401f44 <__libc_init_array+0x1c>
  401f3a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  401f3e:	4790      	blx	r2
  401f40:	3401      	adds	r4, #1
  401f42:	e7f8      	b.n	401f36 <__libc_init_array+0xe>
  401f44:	f004 fa04 	bl	406350 <_init>
  401f48:	4d08      	ldr	r5, [pc, #32]	; (401f6c <__libc_init_array+0x44>)
  401f4a:	4b09      	ldr	r3, [pc, #36]	; (401f70 <__libc_init_array+0x48>)
  401f4c:	1aed      	subs	r5, r5, r3
  401f4e:	10ad      	asrs	r5, r5, #2
  401f50:	2400      	movs	r4, #0
  401f52:	461e      	mov	r6, r3
  401f54:	42ac      	cmp	r4, r5
  401f56:	d004      	beq.n	401f62 <__libc_init_array+0x3a>
  401f58:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  401f5c:	4790      	blx	r2
  401f5e:	3401      	adds	r4, #1
  401f60:	e7f8      	b.n	401f54 <__libc_init_array+0x2c>
  401f62:	bd70      	pop	{r4, r5, r6, pc}
  401f64:	0040635c 	.word	0x0040635c
  401f68:	0040635c 	.word	0x0040635c
  401f6c:	00406364 	.word	0x00406364
  401f70:	0040635c 	.word	0x0040635c

00401f74 <memset>:
  401f74:	4402      	add	r2, r0
  401f76:	4603      	mov	r3, r0
  401f78:	4293      	cmp	r3, r2
  401f7a:	d002      	beq.n	401f82 <memset+0xe>
  401f7c:	f803 1b01 	strb.w	r1, [r3], #1
  401f80:	e7fa      	b.n	401f78 <memset+0x4>
  401f82:	4770      	bx	lr

00401f84 <srand>:
  401f84:	4b02      	ldr	r3, [pc, #8]	; (401f90 <srand+0xc>)
  401f86:	681b      	ldr	r3, [r3, #0]
  401f88:	2100      	movs	r1, #0
  401f8a:	e9c3 012a 	strd	r0, r1, [r3, #168]	; 0xa8
  401f8e:	4770      	bx	lr
  401f90:	20000410 	.word	0x20000410

00401f94 <rand>:
  401f94:	b510      	push	{r4, lr}
  401f96:	4b0b      	ldr	r3, [pc, #44]	; (401fc4 <rand+0x30>)
  401f98:	4c0b      	ldr	r4, [pc, #44]	; (401fc8 <rand+0x34>)
  401f9a:	6819      	ldr	r1, [r3, #0]
  401f9c:	4b0b      	ldr	r3, [pc, #44]	; (401fcc <rand+0x38>)
  401f9e:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
  401fa2:	f8d1 00ac 	ldr.w	r0, [r1, #172]	; 0xac
  401fa6:	4354      	muls	r4, r2
  401fa8:	fb03 4000 	mla	r0, r3, r0, r4
  401fac:	fba2 2303 	umull	r2, r3, r2, r3
  401fb0:	3201      	adds	r2, #1
  401fb2:	4403      	add	r3, r0
  401fb4:	f143 0300 	adc.w	r3, r3, #0
  401fb8:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
  401fbc:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
  401fc0:	bd10      	pop	{r4, pc}
  401fc2:	bf00      	nop
  401fc4:	20000410 	.word	0x20000410
  401fc8:	5851f42d 	.word	0x5851f42d
  401fcc:	4c957f2d 	.word	0x4c957f2d

00401fd0 <_sprintf_r>:
  401fd0:	b40c      	push	{r2, r3}
  401fd2:	b510      	push	{r4, lr}
  401fd4:	b09c      	sub	sp, #112	; 0x70
  401fd6:	ab1e      	add	r3, sp, #120	; 0x78
  401fd8:	9102      	str	r1, [sp, #8]
  401fda:	9106      	str	r1, [sp, #24]
  401fdc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  401fe0:	9104      	str	r1, [sp, #16]
  401fe2:	9107      	str	r1, [sp, #28]
  401fe4:	f64f 71ff 	movw	r1, #65535	; 0xffff
  401fe8:	f853 2b04 	ldr.w	r2, [r3], #4
  401fec:	f8ad 1016 	strh.w	r1, [sp, #22]
  401ff0:	f44f 7402 	mov.w	r4, #520	; 0x208
  401ff4:	a902      	add	r1, sp, #8
  401ff6:	9301      	str	r3, [sp, #4]
  401ff8:	f8ad 4014 	strh.w	r4, [sp, #20]
  401ffc:	f000 f842 	bl	402084 <_svfprintf_r>
  402000:	9b02      	ldr	r3, [sp, #8]
  402002:	2200      	movs	r2, #0
  402004:	701a      	strb	r2, [r3, #0]
  402006:	b01c      	add	sp, #112	; 0x70
  402008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40200c:	b002      	add	sp, #8
  40200e:	4770      	bx	lr

00402010 <sprintf>:
  402010:	b40e      	push	{r1, r2, r3}
  402012:	b500      	push	{lr}
  402014:	b09c      	sub	sp, #112	; 0x70
  402016:	f44f 7102 	mov.w	r1, #520	; 0x208
  40201a:	f8ad 1014 	strh.w	r1, [sp, #20]
  40201e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402022:	9104      	str	r1, [sp, #16]
  402024:	9107      	str	r1, [sp, #28]
  402026:	f64f 71ff 	movw	r1, #65535	; 0xffff
  40202a:	ab1d      	add	r3, sp, #116	; 0x74
  40202c:	f8ad 1016 	strh.w	r1, [sp, #22]
  402030:	4908      	ldr	r1, [pc, #32]	; (402054 <sprintf+0x44>)
  402032:	f853 2b04 	ldr.w	r2, [r3], #4
  402036:	9002      	str	r0, [sp, #8]
  402038:	9006      	str	r0, [sp, #24]
  40203a:	6808      	ldr	r0, [r1, #0]
  40203c:	9301      	str	r3, [sp, #4]
  40203e:	a902      	add	r1, sp, #8
  402040:	f000 f820 	bl	402084 <_svfprintf_r>
  402044:	9b02      	ldr	r3, [sp, #8]
  402046:	2200      	movs	r2, #0
  402048:	701a      	strb	r2, [r3, #0]
  40204a:	b01c      	add	sp, #112	; 0x70
  40204c:	f85d eb04 	ldr.w	lr, [sp], #4
  402050:	b003      	add	sp, #12
  402052:	4770      	bx	lr
  402054:	20000410 	.word	0x20000410

00402058 <strlen>:
  402058:	4603      	mov	r3, r0
  40205a:	f813 2b01 	ldrb.w	r2, [r3], #1
  40205e:	2a00      	cmp	r2, #0
  402060:	d1fb      	bne.n	40205a <strlen+0x2>
  402062:	1a18      	subs	r0, r3, r0
  402064:	3801      	subs	r0, #1
  402066:	4770      	bx	lr

00402068 <strnlen>:
  402068:	b510      	push	{r4, lr}
  40206a:	4603      	mov	r3, r0
  40206c:	4401      	add	r1, r0
  40206e:	428b      	cmp	r3, r1
  402070:	461a      	mov	r2, r3
  402072:	d101      	bne.n	402078 <strnlen+0x10>
  402074:	1a10      	subs	r0, r2, r0
  402076:	bd10      	pop	{r4, pc}
  402078:	7814      	ldrb	r4, [r2, #0]
  40207a:	3301      	adds	r3, #1
  40207c:	2c00      	cmp	r4, #0
  40207e:	d1f6      	bne.n	40206e <strnlen+0x6>
  402080:	e7f8      	b.n	402074 <strnlen+0xc>
	...

00402084 <_svfprintf_r>:
  402084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402088:	b0c3      	sub	sp, #268	; 0x10c
  40208a:	468b      	mov	fp, r1
  40208c:	4698      	mov	r8, r3
  40208e:	920b      	str	r2, [sp, #44]	; 0x2c
  402090:	4682      	mov	sl, r0
  402092:	f001 ff25 	bl	403ee0 <_localeconv_r>
  402096:	6800      	ldr	r0, [r0, #0]
  402098:	9018      	str	r0, [sp, #96]	; 0x60
  40209a:	f7ff ffdd 	bl	402058 <strlen>
  40209e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4020a2:	9010      	str	r0, [sp, #64]	; 0x40
  4020a4:	0619      	lsls	r1, r3, #24
  4020a6:	d515      	bpl.n	4020d4 <_svfprintf_r+0x50>
  4020a8:	f8db 3010 	ldr.w	r3, [fp, #16]
  4020ac:	b993      	cbnz	r3, 4020d4 <_svfprintf_r+0x50>
  4020ae:	4650      	mov	r0, sl
  4020b0:	2140      	movs	r1, #64	; 0x40
  4020b2:	f001 ff27 	bl	403f04 <_malloc_r>
  4020b6:	f8cb 0000 	str.w	r0, [fp]
  4020ba:	f8cb 0010 	str.w	r0, [fp, #16]
  4020be:	b930      	cbnz	r0, 4020ce <_svfprintf_r+0x4a>
  4020c0:	230c      	movs	r3, #12
  4020c2:	f8ca 3000 	str.w	r3, [sl]
  4020c6:	f04f 30ff 	mov.w	r0, #4294967295
  4020ca:	f000 bf6c 	b.w	402fa6 <_svfprintf_r+0xf22>
  4020ce:	2340      	movs	r3, #64	; 0x40
  4020d0:	f8cb 3014 	str.w	r3, [fp, #20]
  4020d4:	2400      	movs	r4, #0
  4020d6:	2500      	movs	r5, #0
  4020d8:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  4020dc:	2300      	movs	r3, #0
  4020de:	ae32      	add	r6, sp, #200	; 0xc8
  4020e0:	9625      	str	r6, [sp, #148]	; 0x94
  4020e2:	9327      	str	r3, [sp, #156]	; 0x9c
  4020e4:	9326      	str	r3, [sp, #152]	; 0x98
  4020e6:	9309      	str	r3, [sp, #36]	; 0x24
  4020e8:	931b      	str	r3, [sp, #108]	; 0x6c
  4020ea:	931a      	str	r3, [sp, #104]	; 0x68
  4020ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4020ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4020f0:	461c      	mov	r4, r3
  4020f2:	f813 2b01 	ldrb.w	r2, [r3], #1
  4020f6:	b91a      	cbnz	r2, 402100 <_svfprintf_r+0x7c>
  4020f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4020fa:	1a25      	subs	r5, r4, r0
  4020fc:	d103      	bne.n	402106 <_svfprintf_r+0x82>
  4020fe:	e01b      	b.n	402138 <_svfprintf_r+0xb4>
  402100:	2a25      	cmp	r2, #37	; 0x25
  402102:	d1f5      	bne.n	4020f0 <_svfprintf_r+0x6c>
  402104:	e7f8      	b.n	4020f8 <_svfprintf_r+0x74>
  402106:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402108:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40210a:	442b      	add	r3, r5
  40210c:	9327      	str	r3, [sp, #156]	; 0x9c
  40210e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402110:	3301      	adds	r3, #1
  402112:	2b07      	cmp	r3, #7
  402114:	e886 0022 	stmia.w	r6, {r1, r5}
  402118:	9326      	str	r3, [sp, #152]	; 0x98
  40211a:	dc01      	bgt.n	402120 <_svfprintf_r+0x9c>
  40211c:	3608      	adds	r6, #8
  40211e:	e008      	b.n	402132 <_svfprintf_r+0xae>
  402120:	4650      	mov	r0, sl
  402122:	4659      	mov	r1, fp
  402124:	aa25      	add	r2, sp, #148	; 0x94
  402126:	f002 fefb 	bl	404f20 <__ssprint_r>
  40212a:	2800      	cmp	r0, #0
  40212c:	f040 8733 	bne.w	402f96 <_svfprintf_r+0xf12>
  402130:	ae32      	add	r6, sp, #200	; 0xc8
  402132:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402134:	442a      	add	r2, r5
  402136:	920f      	str	r2, [sp, #60]	; 0x3c
  402138:	7823      	ldrb	r3, [r4, #0]
  40213a:	2b00      	cmp	r3, #0
  40213c:	f000 8724 	beq.w	402f88 <_svfprintf_r+0xf04>
  402140:	2300      	movs	r3, #0
  402142:	3401      	adds	r4, #1
  402144:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402148:	f04f 39ff 	mov.w	r9, #4294967295
  40214c:	930e      	str	r3, [sp, #56]	; 0x38
  40214e:	461f      	mov	r7, r3
  402150:	1c65      	adds	r5, r4, #1
  402152:	7824      	ldrb	r4, [r4, #0]
  402154:	950b      	str	r5, [sp, #44]	; 0x2c
  402156:	9408      	str	r4, [sp, #32]
  402158:	9c08      	ldr	r4, [sp, #32]
  40215a:	f1a4 0220 	sub.w	r2, r4, #32
  40215e:	2a58      	cmp	r2, #88	; 0x58
  402160:	f200 8384 	bhi.w	40286c <_svfprintf_r+0x7e8>
  402164:	e8df f012 	tbh	[pc, r2, lsl #1]
  402168:	0382006d 	.word	0x0382006d
  40216c:	00710382 	.word	0x00710382
  402170:	03820382 	.word	0x03820382
  402174:	03820382 	.word	0x03820382
  402178:	03820382 	.word	0x03820382
  40217c:	0059005b 	.word	0x0059005b
  402180:	00770382 	.word	0x00770382
  402184:	0382007a 	.word	0x0382007a
  402188:	00a300a0 	.word	0x00a300a0
  40218c:	00a300a3 	.word	0x00a300a3
  402190:	00a300a3 	.word	0x00a300a3
  402194:	00a300a3 	.word	0x00a300a3
  402198:	00a300a3 	.word	0x00a300a3
  40219c:	03820382 	.word	0x03820382
  4021a0:	03820382 	.word	0x03820382
  4021a4:	03820382 	.word	0x03820382
  4021a8:	03820382 	.word	0x03820382
  4021ac:	03820382 	.word	0x03820382
  4021b0:	00ff00d4 	.word	0x00ff00d4
  4021b4:	00ff0382 	.word	0x00ff0382
  4021b8:	03820382 	.word	0x03820382
  4021bc:	03820382 	.word	0x03820382
  4021c0:	038200b7 	.word	0x038200b7
  4021c4:	026a0382 	.word	0x026a0382
  4021c8:	03820382 	.word	0x03820382
  4021cc:	03820382 	.word	0x03820382
  4021d0:	02ba0382 	.word	0x02ba0382
  4021d4:	03820382 	.word	0x03820382
  4021d8:	03820068 	.word	0x03820068
  4021dc:	03820382 	.word	0x03820382
  4021e0:	03820382 	.word	0x03820382
  4021e4:	03820382 	.word	0x03820382
  4021e8:	03820382 	.word	0x03820382
  4021ec:	00ca0382 	.word	0x00ca0382
  4021f0:	00ff0065 	.word	0x00ff0065
  4021f4:	00ff00ff 	.word	0x00ff00ff
  4021f8:	006500ba 	.word	0x006500ba
  4021fc:	03820382 	.word	0x03820382
  402200:	038200bd 	.word	0x038200bd
  402204:	026c024b 	.word	0x026c024b
  402208:	00c7028b 	.word	0x00c7028b
  40220c:	029d0382 	.word	0x029d0382
  402210:	02bc0382 	.word	0x02bc0382
  402214:	03820382 	.word	0x03820382
  402218:	02d7      	.short	0x02d7
  40221a:	232b      	movs	r3, #43	; 0x2b
  40221c:	e007      	b.n	40222e <_svfprintf_r+0x1aa>
  40221e:	f8d8 5000 	ldr.w	r5, [r8]
  402222:	950e      	str	r5, [sp, #56]	; 0x38
  402224:	2d00      	cmp	r5, #0
  402226:	f108 0204 	add.w	r2, r8, #4
  40222a:	db11      	blt.n	402250 <_svfprintf_r+0x1cc>
  40222c:	4690      	mov	r8, r2
  40222e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402230:	e78e      	b.n	402150 <_svfprintf_r+0xcc>
  402232:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402236:	e06f      	b.n	402318 <_svfprintf_r+0x294>
  402238:	4cab      	ldr	r4, [pc, #684]	; (4024e8 <_svfprintf_r+0x464>)
  40223a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40223e:	941b      	str	r4, [sp, #108]	; 0x6c
  402240:	e26d      	b.n	40271e <_svfprintf_r+0x69a>
  402242:	2b00      	cmp	r3, #0
  402244:	bf08      	it	eq
  402246:	2320      	moveq	r3, #32
  402248:	e7f1      	b.n	40222e <_svfprintf_r+0x1aa>
  40224a:	f047 0701 	orr.w	r7, r7, #1
  40224e:	e7ee      	b.n	40222e <_svfprintf_r+0x1aa>
  402250:	426d      	negs	r5, r5
  402252:	950e      	str	r5, [sp, #56]	; 0x38
  402254:	4690      	mov	r8, r2
  402256:	f047 0704 	orr.w	r7, r7, #4
  40225a:	e7e8      	b.n	40222e <_svfprintf_r+0x1aa>
  40225c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40225e:	7825      	ldrb	r5, [r4, #0]
  402260:	9508      	str	r5, [sp, #32]
  402262:	2d2a      	cmp	r5, #42	; 0x2a
  402264:	f104 0201 	add.w	r2, r4, #1
  402268:	d002      	beq.n	402270 <_svfprintf_r+0x1ec>
  40226a:	f04f 0900 	mov.w	r9, #0
  40226e:	e00b      	b.n	402288 <_svfprintf_r+0x204>
  402270:	f8d8 9000 	ldr.w	r9, [r8]
  402274:	920b      	str	r2, [sp, #44]	; 0x2c
  402276:	f108 0104 	add.w	r1, r8, #4
  40227a:	f1b9 0f00 	cmp.w	r9, #0
  40227e:	4688      	mov	r8, r1
  402280:	dad5      	bge.n	40222e <_svfprintf_r+0x1aa>
  402282:	f04f 39ff 	mov.w	r9, #4294967295
  402286:	e7d2      	b.n	40222e <_svfprintf_r+0x1aa>
  402288:	9d08      	ldr	r5, [sp, #32]
  40228a:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  40228e:	2909      	cmp	r1, #9
  402290:	d806      	bhi.n	4022a0 <_svfprintf_r+0x21c>
  402292:	200a      	movs	r0, #10
  402294:	f812 4b01 	ldrb.w	r4, [r2], #1
  402298:	9408      	str	r4, [sp, #32]
  40229a:	fb00 1909 	mla	r9, r0, r9, r1
  40229e:	e7f3      	b.n	402288 <_svfprintf_r+0x204>
  4022a0:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
  4022a4:	920b      	str	r2, [sp, #44]	; 0x2c
  4022a6:	e757      	b.n	402158 <_svfprintf_r+0xd4>
  4022a8:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  4022ac:	e7bf      	b.n	40222e <_svfprintf_r+0x1aa>
  4022ae:	2400      	movs	r4, #0
  4022b0:	940e      	str	r4, [sp, #56]	; 0x38
  4022b2:	9d08      	ldr	r5, [sp, #32]
  4022b4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4022b6:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
  4022ba:	210a      	movs	r1, #10
  4022bc:	fb01 2404 	mla	r4, r1, r4, r2
  4022c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4022c2:	940e      	str	r4, [sp, #56]	; 0x38
  4022c4:	f812 5b01 	ldrb.w	r5, [r2], #1
  4022c8:	9508      	str	r5, [sp, #32]
  4022ca:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  4022ce:	2909      	cmp	r1, #9
  4022d0:	d8e8      	bhi.n	4022a4 <_svfprintf_r+0x220>
  4022d2:	920b      	str	r2, [sp, #44]	; 0x2c
  4022d4:	e7ed      	b.n	4022b2 <_svfprintf_r+0x22e>
  4022d6:	f047 0708 	orr.w	r7, r7, #8
  4022da:	e7a8      	b.n	40222e <_svfprintf_r+0x1aa>
  4022dc:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  4022e0:	e7a5      	b.n	40222e <_svfprintf_r+0x1aa>
  4022e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4022e4:	7822      	ldrb	r2, [r4, #0]
  4022e6:	2a6c      	cmp	r2, #108	; 0x6c
  4022e8:	d102      	bne.n	4022f0 <_svfprintf_r+0x26c>
  4022ea:	3401      	adds	r4, #1
  4022ec:	940b      	str	r4, [sp, #44]	; 0x2c
  4022ee:	e002      	b.n	4022f6 <_svfprintf_r+0x272>
  4022f0:	f047 0710 	orr.w	r7, r7, #16
  4022f4:	e79b      	b.n	40222e <_svfprintf_r+0x1aa>
  4022f6:	f047 0720 	orr.w	r7, r7, #32
  4022fa:	e798      	b.n	40222e <_svfprintf_r+0x1aa>
  4022fc:	f8d8 3000 	ldr.w	r3, [r8]
  402300:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
  402304:	2500      	movs	r5, #0
  402306:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  40230a:	f108 0804 	add.w	r8, r8, #4
  40230e:	e2b8      	b.n	402882 <_svfprintf_r+0x7fe>
  402310:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402314:	f047 0710 	orr.w	r7, r7, #16
  402318:	06ba      	lsls	r2, r7, #26
  40231a:	d508      	bpl.n	40232e <_svfprintf_r+0x2aa>
  40231c:	f108 0807 	add.w	r8, r8, #7
  402320:	f028 0307 	bic.w	r3, r8, #7
  402324:	f103 0808 	add.w	r8, r3, #8
  402328:	e9d3 4500 	ldrd	r4, r5, [r3]
  40232c:	e00f      	b.n	40234e <_svfprintf_r+0x2ca>
  40232e:	f017 0f10 	tst.w	r7, #16
  402332:	f108 0304 	add.w	r3, r8, #4
  402336:	d002      	beq.n	40233e <_svfprintf_r+0x2ba>
  402338:	f8d8 4000 	ldr.w	r4, [r8]
  40233c:	e005      	b.n	40234a <_svfprintf_r+0x2c6>
  40233e:	f8d8 4000 	ldr.w	r4, [r8]
  402342:	f017 0f40 	tst.w	r7, #64	; 0x40
  402346:	bf18      	it	ne
  402348:	b224      	sxthne	r4, r4
  40234a:	17e5      	asrs	r5, r4, #31
  40234c:	4698      	mov	r8, r3
  40234e:	2c00      	cmp	r4, #0
  402350:	f175 0100 	sbcs.w	r1, r5, #0
  402354:	f280 820e 	bge.w	402774 <_svfprintf_r+0x6f0>
  402358:	232d      	movs	r3, #45	; 0x2d
  40235a:	4264      	negs	r4, r4
  40235c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402360:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402364:	e206      	b.n	402774 <_svfprintf_r+0x6f0>
  402366:	9c08      	ldr	r4, [sp, #32]
  402368:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40236c:	f108 0807 	add.w	r8, r8, #7
  402370:	f028 0307 	bic.w	r3, r8, #7
  402374:	970a      	str	r7, [sp, #40]	; 0x28
  402376:	9411      	str	r4, [sp, #68]	; 0x44
  402378:	e9d3 4500 	ldrd	r4, r5, [r3]
  40237c:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  402380:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402384:	f103 0808 	add.w	r8, r3, #8
  402388:	f002 fd8e 	bl	404ea8 <__fpclassifyd>
  40238c:	2801      	cmp	r0, #1
  40238e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402392:	d114      	bne.n	4023be <_svfprintf_r+0x33a>
  402394:	2200      	movs	r2, #0
  402396:	2300      	movs	r3, #0
  402398:	f003 fb0a 	bl	4059b0 <__aeabi_dcmplt>
  40239c:	b110      	cbz	r0, 4023a4 <_svfprintf_r+0x320>
  40239e:	232d      	movs	r3, #45	; 0x2d
  4023a0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4023a4:	9d08      	ldr	r5, [sp, #32]
  4023a6:	4b51      	ldr	r3, [pc, #324]	; (4024ec <_svfprintf_r+0x468>)
  4023a8:	4a51      	ldr	r2, [pc, #324]	; (4024f0 <_svfprintf_r+0x46c>)
  4023aa:	2d47      	cmp	r5, #71	; 0x47
  4023ac:	bfd8      	it	le
  4023ae:	461a      	movle	r2, r3
  4023b0:	9207      	str	r2, [sp, #28]
  4023b2:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  4023b6:	f04f 0903 	mov.w	r9, #3
  4023ba:	2500      	movs	r5, #0
  4023bc:	e268      	b.n	402890 <_svfprintf_r+0x80c>
  4023be:	f002 fd73 	bl	404ea8 <__fpclassifyd>
  4023c2:	b958      	cbnz	r0, 4023dc <_svfprintf_r+0x358>
  4023c4:	4b4b      	ldr	r3, [pc, #300]	; (4024f4 <_svfprintf_r+0x470>)
  4023c6:	4a4c      	ldr	r2, [pc, #304]	; (4024f8 <_svfprintf_r+0x474>)
  4023c8:	9c08      	ldr	r4, [sp, #32]
  4023ca:	2c47      	cmp	r4, #71	; 0x47
  4023cc:	bfd8      	it	le
  4023ce:	461a      	movle	r2, r3
  4023d0:	9207      	str	r2, [sp, #28]
  4023d2:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  4023d6:	f04f 0903 	mov.w	r9, #3
  4023da:	e258      	b.n	40288e <_svfprintf_r+0x80a>
  4023dc:	f1b9 3fff 	cmp.w	r9, #4294967295
  4023e0:	d00a      	beq.n	4023f8 <_svfprintf_r+0x374>
  4023e2:	9d08      	ldr	r5, [sp, #32]
  4023e4:	f025 0320 	bic.w	r3, r5, #32
  4023e8:	2b47      	cmp	r3, #71	; 0x47
  4023ea:	d107      	bne.n	4023fc <_svfprintf_r+0x378>
  4023ec:	f1b9 0f00 	cmp.w	r9, #0
  4023f0:	bf08      	it	eq
  4023f2:	f04f 0901 	moveq.w	r9, #1
  4023f6:	e001      	b.n	4023fc <_svfprintf_r+0x378>
  4023f8:	f04f 0906 	mov.w	r9, #6
  4023fc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  402400:	2b00      	cmp	r3, #0
  402402:	f447 7780 	orr.w	r7, r7, #256	; 0x100
  402406:	da08      	bge.n	40241a <_svfprintf_r+0x396>
  402408:	990d      	ldr	r1, [sp, #52]	; 0x34
  40240a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40240c:	9012      	str	r0, [sp, #72]	; 0x48
  40240e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402412:	242d      	movs	r4, #45	; 0x2d
  402414:	9113      	str	r1, [sp, #76]	; 0x4c
  402416:	9419      	str	r4, [sp, #100]	; 0x64
  402418:	e005      	b.n	402426 <_svfprintf_r+0x3a2>
  40241a:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
  40241e:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  402422:	2500      	movs	r5, #0
  402424:	9519      	str	r5, [sp, #100]	; 0x64
  402426:	9d08      	ldr	r5, [sp, #32]
  402428:	f025 0420 	bic.w	r4, r5, #32
  40242c:	2c46      	cmp	r4, #70	; 0x46
  40242e:	d004      	beq.n	40243a <_svfprintf_r+0x3b6>
  402430:	2c45      	cmp	r4, #69	; 0x45
  402432:	d105      	bne.n	402440 <_svfprintf_r+0x3bc>
  402434:	f109 0501 	add.w	r5, r9, #1
  402438:	e003      	b.n	402442 <_svfprintf_r+0x3be>
  40243a:	464d      	mov	r5, r9
  40243c:	2303      	movs	r3, #3
  40243e:	e001      	b.n	402444 <_svfprintf_r+0x3c0>
  402440:	464d      	mov	r5, r9
  402442:	2302      	movs	r3, #2
  402444:	e88d 0028 	stmia.w	sp, {r3, r5}
  402448:	ab1f      	add	r3, sp, #124	; 0x7c
  40244a:	9302      	str	r3, [sp, #8]
  40244c:	ab20      	add	r3, sp, #128	; 0x80
  40244e:	9303      	str	r3, [sp, #12]
  402450:	ab23      	add	r3, sp, #140	; 0x8c
  402452:	9304      	str	r3, [sp, #16]
  402454:	4650      	mov	r0, sl
  402456:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40245a:	f000 fe46 	bl	4030ea <_dtoa_r>
  40245e:	2c47      	cmp	r4, #71	; 0x47
  402460:	9007      	str	r0, [sp, #28]
  402462:	d10a      	bne.n	40247a <_svfprintf_r+0x3f6>
  402464:	980a      	ldr	r0, [sp, #40]	; 0x28
  402466:	07c3      	lsls	r3, r0, #31
  402468:	d407      	bmi.n	40247a <_svfprintf_r+0x3f6>
  40246a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40246c:	9d07      	ldr	r5, [sp, #28]
  40246e:	2c47      	cmp	r4, #71	; 0x47
  402470:	ebc5 0303 	rsb	r3, r5, r3
  402474:	9309      	str	r3, [sp, #36]	; 0x24
  402476:	d141      	bne.n	4024fc <_svfprintf_r+0x478>
  402478:	e02d      	b.n	4024d6 <_svfprintf_r+0x452>
  40247a:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40247e:	2c46      	cmp	r4, #70	; 0x46
  402480:	44ac      	add	ip, r5
  402482:	d113      	bne.n	4024ac <_svfprintf_r+0x428>
  402484:	9807      	ldr	r0, [sp, #28]
  402486:	7803      	ldrb	r3, [r0, #0]
  402488:	2b30      	cmp	r3, #48	; 0x30
  40248a:	d10d      	bne.n	4024a8 <_svfprintf_r+0x424>
  40248c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  402490:	2200      	movs	r2, #0
  402492:	2300      	movs	r3, #0
  402494:	f8cd c018 	str.w	ip, [sp, #24]
  402498:	f003 fa80 	bl	40599c <__aeabi_dcmpeq>
  40249c:	f8dd c018 	ldr.w	ip, [sp, #24]
  4024a0:	b910      	cbnz	r0, 4024a8 <_svfprintf_r+0x424>
  4024a2:	f1c5 0501 	rsb	r5, r5, #1
  4024a6:	951f      	str	r5, [sp, #124]	; 0x7c
  4024a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4024aa:	449c      	add	ip, r3
  4024ac:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4024b0:	2200      	movs	r2, #0
  4024b2:	2300      	movs	r3, #0
  4024b4:	f8cd c018 	str.w	ip, [sp, #24]
  4024b8:	f003 fa70 	bl	40599c <__aeabi_dcmpeq>
  4024bc:	f8dd c018 	ldr.w	ip, [sp, #24]
  4024c0:	b108      	cbz	r0, 4024c6 <_svfprintf_r+0x442>
  4024c2:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
  4024c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4024c8:	4563      	cmp	r3, ip
  4024ca:	d2ce      	bcs.n	40246a <_svfprintf_r+0x3e6>
  4024cc:	1c5a      	adds	r2, r3, #1
  4024ce:	9223      	str	r2, [sp, #140]	; 0x8c
  4024d0:	2230      	movs	r2, #48	; 0x30
  4024d2:	701a      	strb	r2, [r3, #0]
  4024d4:	e7f7      	b.n	4024c6 <_svfprintf_r+0x442>
  4024d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4024d8:	1cdc      	adds	r4, r3, #3
  4024da:	db01      	blt.n	4024e0 <_svfprintf_r+0x45c>
  4024dc:	454b      	cmp	r3, r9
  4024de:	dd6c      	ble.n	4025ba <_svfprintf_r+0x536>
  4024e0:	9c08      	ldr	r4, [sp, #32]
  4024e2:	3c02      	subs	r4, #2
  4024e4:	9408      	str	r4, [sp, #32]
  4024e6:	e00c      	b.n	402502 <_svfprintf_r+0x47e>
  4024e8:	004061ce 	.word	0x004061ce
  4024ec:	004061be 	.word	0x004061be
  4024f0:	004061c2 	.word	0x004061c2
  4024f4:	004061c6 	.word	0x004061c6
  4024f8:	004061ca 	.word	0x004061ca
  4024fc:	9d08      	ldr	r5, [sp, #32]
  4024fe:	2d65      	cmp	r5, #101	; 0x65
  402500:	dc42      	bgt.n	402588 <_svfprintf_r+0x504>
  402502:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402504:	9c08      	ldr	r4, [sp, #32]
  402506:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  40250a:	3b01      	subs	r3, #1
  40250c:	2b00      	cmp	r3, #0
  40250e:	931f      	str	r3, [sp, #124]	; 0x7c
  402510:	bfba      	itte	lt
  402512:	425b      	neglt	r3, r3
  402514:	222d      	movlt	r2, #45	; 0x2d
  402516:	222b      	movge	r2, #43	; 0x2b
  402518:	2b09      	cmp	r3, #9
  40251a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40251e:	dd1c      	ble.n	40255a <_svfprintf_r+0x4d6>
  402520:	f10d 0292 	add.w	r2, sp, #146	; 0x92
  402524:	200a      	movs	r0, #10
  402526:	fb93 f1f0 	sdiv	r1, r3, r0
  40252a:	fb00 3311 	mls	r3, r0, r1, r3
  40252e:	3330      	adds	r3, #48	; 0x30
  402530:	2909      	cmp	r1, #9
  402532:	4614      	mov	r4, r2
  402534:	f802 3901 	strb.w	r3, [r2], #-1
  402538:	460b      	mov	r3, r1
  40253a:	dcf3      	bgt.n	402524 <_svfprintf_r+0x4a0>
  40253c:	f101 0330 	add.w	r3, r1, #48	; 0x30
  402540:	f804 3d01 	strb.w	r3, [r4, #-1]!
  402544:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402548:	f10d 0293 	add.w	r2, sp, #147	; 0x93
  40254c:	4294      	cmp	r4, r2
  40254e:	d20b      	bcs.n	402568 <_svfprintf_r+0x4e4>
  402550:	f814 2b01 	ldrb.w	r2, [r4], #1
  402554:	f803 2b01 	strb.w	r2, [r3], #1
  402558:	e7f6      	b.n	402548 <_svfprintf_r+0x4c4>
  40255a:	2230      	movs	r2, #48	; 0x30
  40255c:	4413      	add	r3, r2
  40255e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402562:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402566:	ab22      	add	r3, sp, #136	; 0x88
  402568:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40256a:	aa21      	add	r2, sp, #132	; 0x84
  40256c:	1a9a      	subs	r2, r3, r2
  40256e:	4691      	mov	r9, r2
  402570:	2d01      	cmp	r5, #1
  402572:	921a      	str	r2, [sp, #104]	; 0x68
  402574:	44a9      	add	r9, r5
  402576:	dc03      	bgt.n	402580 <_svfprintf_r+0x4fc>
  402578:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40257a:	f015 0401 	ands.w	r4, r5, #1
  40257e:	d037      	beq.n	4025f0 <_svfprintf_r+0x56c>
  402580:	f109 0901 	add.w	r9, r9, #1
  402584:	2400      	movs	r4, #0
  402586:	e033      	b.n	4025f0 <_svfprintf_r+0x56c>
  402588:	9c08      	ldr	r4, [sp, #32]
  40258a:	2c66      	cmp	r4, #102	; 0x66
  40258c:	d115      	bne.n	4025ba <_svfprintf_r+0x536>
  40258e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402590:	2b00      	cmp	r3, #0
  402592:	dd09      	ble.n	4025a8 <_svfprintf_r+0x524>
  402594:	f1b9 0f00 	cmp.w	r9, #0
  402598:	d102      	bne.n	4025a0 <_svfprintf_r+0x51c>
  40259a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40259c:	07e8      	lsls	r0, r5, #31
  40259e:	d523      	bpl.n	4025e8 <_svfprintf_r+0x564>
  4025a0:	f109 0901 	add.w	r9, r9, #1
  4025a4:	444b      	add	r3, r9
  4025a6:	e01f      	b.n	4025e8 <_svfprintf_r+0x564>
  4025a8:	f1b9 0f00 	cmp.w	r9, #0
  4025ac:	d102      	bne.n	4025b4 <_svfprintf_r+0x530>
  4025ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4025b0:	07e1      	lsls	r1, r4, #31
  4025b2:	d515      	bpl.n	4025e0 <_svfprintf_r+0x55c>
  4025b4:	f109 0302 	add.w	r3, r9, #2
  4025b8:	e016      	b.n	4025e8 <_svfprintf_r+0x564>
  4025ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4025bc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4025be:	42ab      	cmp	r3, r5
  4025c0:	db04      	blt.n	4025cc <_svfprintf_r+0x548>
  4025c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4025c4:	07e2      	lsls	r2, r4, #31
  4025c6:	d50d      	bpl.n	4025e4 <_svfprintf_r+0x560>
  4025c8:	3301      	adds	r3, #1
  4025ca:	e006      	b.n	4025da <_svfprintf_r+0x556>
  4025cc:	2b00      	cmp	r3, #0
  4025ce:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4025d0:	bfd4      	ite	le
  4025d2:	f1c3 0302 	rsble	r3, r3, #2
  4025d6:	2301      	movgt	r3, #1
  4025d8:	4423      	add	r3, r4
  4025da:	2567      	movs	r5, #103	; 0x67
  4025dc:	9511      	str	r5, [sp, #68]	; 0x44
  4025de:	e003      	b.n	4025e8 <_svfprintf_r+0x564>
  4025e0:	2301      	movs	r3, #1
  4025e2:	e001      	b.n	4025e8 <_svfprintf_r+0x564>
  4025e4:	2467      	movs	r4, #103	; 0x67
  4025e6:	9411      	str	r4, [sp, #68]	; 0x44
  4025e8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4025ea:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  4025ec:	9508      	str	r5, [sp, #32]
  4025ee:	4699      	mov	r9, r3
  4025f0:	9d19      	ldr	r5, [sp, #100]	; 0x64
  4025f2:	b115      	cbz	r5, 4025fa <_svfprintf_r+0x576>
  4025f4:	232d      	movs	r3, #45	; 0x2d
  4025f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4025fa:	2500      	movs	r5, #0
  4025fc:	e149      	b.n	402892 <_svfprintf_r+0x80e>
  4025fe:	f017 0f20 	tst.w	r7, #32
  402602:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402606:	f108 0104 	add.w	r1, r8, #4
  40260a:	d008      	beq.n	40261e <_svfprintf_r+0x59a>
  40260c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40260e:	f8d8 0000 	ldr.w	r0, [r8]
  402612:	17e5      	asrs	r5, r4, #31
  402614:	4622      	mov	r2, r4
  402616:	462b      	mov	r3, r5
  402618:	e9c0 2300 	strd	r2, r3, [r0]
  40261c:	e00c      	b.n	402638 <_svfprintf_r+0x5b4>
  40261e:	06fb      	lsls	r3, r7, #27
  402620:	d406      	bmi.n	402630 <_svfprintf_r+0x5ac>
  402622:	067d      	lsls	r5, r7, #25
  402624:	d504      	bpl.n	402630 <_svfprintf_r+0x5ac>
  402626:	f8d8 3000 	ldr.w	r3, [r8]
  40262a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40262c:	801c      	strh	r4, [r3, #0]
  40262e:	e003      	b.n	402638 <_svfprintf_r+0x5b4>
  402630:	f8d8 3000 	ldr.w	r3, [r8]
  402634:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402636:	601d      	str	r5, [r3, #0]
  402638:	4688      	mov	r8, r1
  40263a:	e558      	b.n	4020ee <_svfprintf_r+0x6a>
  40263c:	f047 0710 	orr.w	r7, r7, #16
  402640:	f017 0320 	ands.w	r3, r7, #32
  402644:	d009      	beq.n	40265a <_svfprintf_r+0x5d6>
  402646:	f108 0807 	add.w	r8, r8, #7
  40264a:	f028 0307 	bic.w	r3, r8, #7
  40264e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402652:	f103 0808 	add.w	r8, r3, #8
  402656:	2300      	movs	r3, #0
  402658:	e088      	b.n	40276c <_svfprintf_r+0x6e8>
  40265a:	f017 0110 	ands.w	r1, r7, #16
  40265e:	f108 0204 	add.w	r2, r8, #4
  402662:	d107      	bne.n	402674 <_svfprintf_r+0x5f0>
  402664:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  402668:	d004      	beq.n	402674 <_svfprintf_r+0x5f0>
  40266a:	f8b8 4000 	ldrh.w	r4, [r8]
  40266e:	2500      	movs	r5, #0
  402670:	4690      	mov	r8, r2
  402672:	e7f0      	b.n	402656 <_svfprintf_r+0x5d2>
  402674:	f8d8 4000 	ldr.w	r4, [r8]
  402678:	2500      	movs	r5, #0
  40267a:	4690      	mov	r8, r2
  40267c:	e076      	b.n	40276c <_svfprintf_r+0x6e8>
  40267e:	2330      	movs	r3, #48	; 0x30
  402680:	2278      	movs	r2, #120	; 0x78
  402682:	48a8      	ldr	r0, [pc, #672]	; (402924 <_svfprintf_r+0x8a0>)
  402684:	f8d8 4000 	ldr.w	r4, [r8]
  402688:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40268c:	2500      	movs	r5, #0
  40268e:	f047 0702 	orr.w	r7, r7, #2
  402692:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402696:	f108 0804 	add.w	r8, r8, #4
  40269a:	901b      	str	r0, [sp, #108]	; 0x6c
  40269c:	2302      	movs	r3, #2
  40269e:	9208      	str	r2, [sp, #32]
  4026a0:	e064      	b.n	40276c <_svfprintf_r+0x6e8>
  4026a2:	4643      	mov	r3, r8
  4026a4:	2500      	movs	r5, #0
  4026a6:	681b      	ldr	r3, [r3, #0]
  4026a8:	9307      	str	r3, [sp, #28]
  4026aa:	45a9      	cmp	r9, r5
  4026ac:	f108 0804 	add.w	r8, r8, #4
  4026b0:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  4026b4:	db0d      	blt.n	4026d2 <_svfprintf_r+0x64e>
  4026b6:	4618      	mov	r0, r3
  4026b8:	4629      	mov	r1, r5
  4026ba:	464a      	mov	r2, r9
  4026bc:	f001 fe2c 	bl	404318 <memchr>
  4026c0:	2800      	cmp	r0, #0
  4026c2:	f000 80e4 	beq.w	40288e <_svfprintf_r+0x80a>
  4026c6:	9c07      	ldr	r4, [sp, #28]
  4026c8:	1b00      	subs	r0, r0, r4
  4026ca:	4548      	cmp	r0, r9
  4026cc:	bfb8      	it	lt
  4026ce:	4681      	movlt	r9, r0
  4026d0:	e0de      	b.n	402890 <_svfprintf_r+0x80c>
  4026d2:	9807      	ldr	r0, [sp, #28]
  4026d4:	f7ff fcc0 	bl	402058 <strlen>
  4026d8:	4681      	mov	r9, r0
  4026da:	e0d9      	b.n	402890 <_svfprintf_r+0x80c>
  4026dc:	f047 0710 	orr.w	r7, r7, #16
  4026e0:	06bc      	lsls	r4, r7, #26
  4026e2:	d508      	bpl.n	4026f6 <_svfprintf_r+0x672>
  4026e4:	f108 0807 	add.w	r8, r8, #7
  4026e8:	f028 0307 	bic.w	r3, r8, #7
  4026ec:	f103 0808 	add.w	r8, r3, #8
  4026f0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4026f4:	e00d      	b.n	402712 <_svfprintf_r+0x68e>
  4026f6:	f017 0f10 	tst.w	r7, #16
  4026fa:	f108 0304 	add.w	r3, r8, #4
  4026fe:	d104      	bne.n	40270a <_svfprintf_r+0x686>
  402700:	0678      	lsls	r0, r7, #25
  402702:	d502      	bpl.n	40270a <_svfprintf_r+0x686>
  402704:	f8b8 4000 	ldrh.w	r4, [r8]
  402708:	e001      	b.n	40270e <_svfprintf_r+0x68a>
  40270a:	f8d8 4000 	ldr.w	r4, [r8]
  40270e:	2500      	movs	r5, #0
  402710:	4698      	mov	r8, r3
  402712:	2301      	movs	r3, #1
  402714:	e02a      	b.n	40276c <_svfprintf_r+0x6e8>
  402716:	4d83      	ldr	r5, [pc, #524]	; (402924 <_svfprintf_r+0x8a0>)
  402718:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40271c:	951b      	str	r5, [sp, #108]	; 0x6c
  40271e:	06b9      	lsls	r1, r7, #26
  402720:	d508      	bpl.n	402734 <_svfprintf_r+0x6b0>
  402722:	f108 0807 	add.w	r8, r8, #7
  402726:	f028 0307 	bic.w	r3, r8, #7
  40272a:	f103 0808 	add.w	r8, r3, #8
  40272e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402732:	e00d      	b.n	402750 <_svfprintf_r+0x6cc>
  402734:	f017 0f10 	tst.w	r7, #16
  402738:	f108 0304 	add.w	r3, r8, #4
  40273c:	d104      	bne.n	402748 <_svfprintf_r+0x6c4>
  40273e:	067a      	lsls	r2, r7, #25
  402740:	d502      	bpl.n	402748 <_svfprintf_r+0x6c4>
  402742:	f8b8 4000 	ldrh.w	r4, [r8]
  402746:	e001      	b.n	40274c <_svfprintf_r+0x6c8>
  402748:	f8d8 4000 	ldr.w	r4, [r8]
  40274c:	2500      	movs	r5, #0
  40274e:	4698      	mov	r8, r3
  402750:	07fb      	lsls	r3, r7, #31
  402752:	d50a      	bpl.n	40276a <_svfprintf_r+0x6e6>
  402754:	ea54 0005 	orrs.w	r0, r4, r5
  402758:	d007      	beq.n	40276a <_svfprintf_r+0x6e6>
  40275a:	2330      	movs	r3, #48	; 0x30
  40275c:	9908      	ldr	r1, [sp, #32]
  40275e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402762:	f88d 1079 	strb.w	r1, [sp, #121]	; 0x79
  402766:	f047 0702 	orr.w	r7, r7, #2
  40276a:	2302      	movs	r3, #2
  40276c:	2200      	movs	r2, #0
  40276e:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  402772:	e000      	b.n	402776 <_svfprintf_r+0x6f2>
  402774:	2301      	movs	r3, #1
  402776:	f1b9 0f00 	cmp.w	r9, #0
  40277a:	bfa8      	it	ge
  40277c:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  402780:	ea54 0205 	orrs.w	r2, r4, r5
  402784:	d102      	bne.n	40278c <_svfprintf_r+0x708>
  402786:	f1b9 0f00 	cmp.w	r9, #0
  40278a:	d05a      	beq.n	402842 <_svfprintf_r+0x7be>
  40278c:	2b01      	cmp	r3, #1
  40278e:	d01f      	beq.n	4027d0 <_svfprintf_r+0x74c>
  402790:	2b02      	cmp	r3, #2
  402792:	f10d 03c7 	add.w	r3, sp, #199	; 0xc7
  402796:	d041      	beq.n	40281c <_svfprintf_r+0x798>
  402798:	08e1      	lsrs	r1, r4, #3
  40279a:	ea41 7045 	orr.w	r0, r1, r5, lsl #29
  40279e:	08e9      	lsrs	r1, r5, #3
  4027a0:	9014      	str	r0, [sp, #80]	; 0x50
  4027a2:	9115      	str	r1, [sp, #84]	; 0x54
  4027a4:	f004 0207 	and.w	r2, r4, #7
  4027a8:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  4027ac:	3230      	adds	r2, #48	; 0x30
  4027ae:	ea54 0005 	orrs.w	r0, r4, r5
  4027b2:	9307      	str	r3, [sp, #28]
  4027b4:	701a      	strb	r2, [r3, #0]
  4027b6:	f103 33ff 	add.w	r3, r3, #4294967295
  4027ba:	d1ed      	bne.n	402798 <_svfprintf_r+0x714>
  4027bc:	07f8      	lsls	r0, r7, #31
  4027be:	9907      	ldr	r1, [sp, #28]
  4027c0:	d54c      	bpl.n	40285c <_svfprintf_r+0x7d8>
  4027c2:	2a30      	cmp	r2, #48	; 0x30
  4027c4:	d04a      	beq.n	40285c <_svfprintf_r+0x7d8>
  4027c6:	9307      	str	r3, [sp, #28]
  4027c8:	2330      	movs	r3, #48	; 0x30
  4027ca:	f801 3c01 	strb.w	r3, [r1, #-1]
  4027ce:	e045      	b.n	40285c <_svfprintf_r+0x7d8>
  4027d0:	2d00      	cmp	r5, #0
  4027d2:	bf08      	it	eq
  4027d4:	2c0a      	cmpeq	r4, #10
  4027d6:	d205      	bcs.n	4027e4 <_svfprintf_r+0x760>
  4027d8:	3430      	adds	r4, #48	; 0x30
  4027da:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
  4027de:	f10d 04c7 	add.w	r4, sp, #199	; 0xc7
  4027e2:	e03a      	b.n	40285a <_svfprintf_r+0x7d6>
  4027e4:	f10d 00c7 	add.w	r0, sp, #199	; 0xc7
  4027e8:	900a      	str	r0, [sp, #40]	; 0x28
  4027ea:	990a      	ldr	r1, [sp, #40]	; 0x28
  4027ec:	9107      	str	r1, [sp, #28]
  4027ee:	4620      	mov	r0, r4
  4027f0:	4629      	mov	r1, r5
  4027f2:	220a      	movs	r2, #10
  4027f4:	2300      	movs	r3, #0
  4027f6:	f003 f92b 	bl	405a50 <__aeabi_uldivmod>
  4027fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4027fc:	3230      	adds	r2, #48	; 0x30
  4027fe:	f803 2901 	strb.w	r2, [r3], #-1
  402802:	4620      	mov	r0, r4
  402804:	930a      	str	r3, [sp, #40]	; 0x28
  402806:	4629      	mov	r1, r5
  402808:	220a      	movs	r2, #10
  40280a:	2300      	movs	r3, #0
  40280c:	f003 f920 	bl	405a50 <__aeabi_uldivmod>
  402810:	4604      	mov	r4, r0
  402812:	460d      	mov	r5, r1
  402814:	ea54 0005 	orrs.w	r0, r4, r5
  402818:	d1e7      	bne.n	4027ea <_svfprintf_r+0x766>
  40281a:	e01f      	b.n	40285c <_svfprintf_r+0x7d8>
  40281c:	f004 020f 	and.w	r2, r4, #15
  402820:	991b      	ldr	r1, [sp, #108]	; 0x6c
  402822:	9307      	str	r3, [sp, #28]
  402824:	5c8a      	ldrb	r2, [r1, r2]
  402826:	f803 2901 	strb.w	r2, [r3], #-1
  40282a:	0922      	lsrs	r2, r4, #4
  40282c:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  402830:	0929      	lsrs	r1, r5, #4
  402832:	9016      	str	r0, [sp, #88]	; 0x58
  402834:	9117      	str	r1, [sp, #92]	; 0x5c
  402836:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40283a:	ea54 0205 	orrs.w	r2, r4, r5
  40283e:	d1ed      	bne.n	40281c <_svfprintf_r+0x798>
  402840:	e00c      	b.n	40285c <_svfprintf_r+0x7d8>
  402842:	b933      	cbnz	r3, 402852 <_svfprintf_r+0x7ce>
  402844:	07fb      	lsls	r3, r7, #31
  402846:	d507      	bpl.n	402858 <_svfprintf_r+0x7d4>
  402848:	ac42      	add	r4, sp, #264	; 0x108
  40284a:	2330      	movs	r3, #48	; 0x30
  40284c:	f804 3d41 	strb.w	r3, [r4, #-65]!
  402850:	e003      	b.n	40285a <_svfprintf_r+0x7d6>
  402852:	ad32      	add	r5, sp, #200	; 0xc8
  402854:	9507      	str	r5, [sp, #28]
  402856:	e001      	b.n	40285c <_svfprintf_r+0x7d8>
  402858:	ac32      	add	r4, sp, #200	; 0xc8
  40285a:	9407      	str	r4, [sp, #28]
  40285c:	9c07      	ldr	r4, [sp, #28]
  40285e:	464d      	mov	r5, r9
  402860:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402864:	ebc4 0909 	rsb	r9, r4, r9
  402868:	2400      	movs	r4, #0
  40286a:	e012      	b.n	402892 <_svfprintf_r+0x80e>
  40286c:	9d08      	ldr	r5, [sp, #32]
  40286e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402872:	2d00      	cmp	r5, #0
  402874:	f000 8388 	beq.w	402f88 <_svfprintf_r+0xf04>
  402878:	f88d 50a0 	strb.w	r5, [sp, #160]	; 0xa0
  40287c:	2500      	movs	r5, #0
  40287e:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  402882:	a828      	add	r0, sp, #160	; 0xa0
  402884:	f04f 0901 	mov.w	r9, #1
  402888:	462c      	mov	r4, r5
  40288a:	9007      	str	r0, [sp, #28]
  40288c:	e001      	b.n	402892 <_svfprintf_r+0x80e>
  40288e:	4605      	mov	r5, r0
  402890:	462c      	mov	r4, r5
  402892:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  402896:	45a9      	cmp	r9, r5
  402898:	bfac      	ite	ge
  40289a:	4649      	movge	r1, r9
  40289c:	4629      	movlt	r1, r5
  40289e:	910a      	str	r1, [sp, #40]	; 0x28
  4028a0:	b10b      	cbz	r3, 4028a6 <_svfprintf_r+0x822>
  4028a2:	3101      	adds	r1, #1
  4028a4:	910a      	str	r1, [sp, #40]	; 0x28
  4028a6:	f017 0302 	ands.w	r3, r7, #2
  4028aa:	9311      	str	r3, [sp, #68]	; 0x44
  4028ac:	d002      	beq.n	4028b4 <_svfprintf_r+0x830>
  4028ae:	980a      	ldr	r0, [sp, #40]	; 0x28
  4028b0:	3002      	adds	r0, #2
  4028b2:	900a      	str	r0, [sp, #40]	; 0x28
  4028b4:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  4028b8:	9319      	str	r3, [sp, #100]	; 0x64
  4028ba:	d140      	bne.n	40293e <_svfprintf_r+0x8ba>
  4028bc:	980e      	ldr	r0, [sp, #56]	; 0x38
  4028be:	990a      	ldr	r1, [sp, #40]	; 0x28
  4028c0:	ebc1 0c00 	rsb	ip, r1, r0
  4028c4:	f1bc 0f00 	cmp.w	ip, #0
  4028c8:	dd39      	ble.n	40293e <_svfprintf_r+0x8ba>
  4028ca:	4b17      	ldr	r3, [pc, #92]	; (402928 <_svfprintf_r+0x8a4>)
  4028cc:	6033      	str	r3, [r6, #0]
  4028ce:	f1bc 0f10 	cmp.w	ip, #16
  4028d2:	dd1b      	ble.n	40290c <_svfprintf_r+0x888>
  4028d4:	2310      	movs	r3, #16
  4028d6:	6073      	str	r3, [r6, #4]
  4028d8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4028da:	3310      	adds	r3, #16
  4028dc:	9327      	str	r3, [sp, #156]	; 0x9c
  4028de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028e0:	3301      	adds	r3, #1
  4028e2:	2b07      	cmp	r3, #7
  4028e4:	9326      	str	r3, [sp, #152]	; 0x98
  4028e6:	dc01      	bgt.n	4028ec <_svfprintf_r+0x868>
  4028e8:	3608      	adds	r6, #8
  4028ea:	e00c      	b.n	402906 <_svfprintf_r+0x882>
  4028ec:	4650      	mov	r0, sl
  4028ee:	4659      	mov	r1, fp
  4028f0:	aa25      	add	r2, sp, #148	; 0x94
  4028f2:	f8cd c018 	str.w	ip, [sp, #24]
  4028f6:	f002 fb13 	bl	404f20 <__ssprint_r>
  4028fa:	f8dd c018 	ldr.w	ip, [sp, #24]
  4028fe:	2800      	cmp	r0, #0
  402900:	f040 8349 	bne.w	402f96 <_svfprintf_r+0xf12>
  402904:	ae32      	add	r6, sp, #200	; 0xc8
  402906:	f1ac 0c10 	sub.w	ip, ip, #16
  40290a:	e7de      	b.n	4028ca <_svfprintf_r+0x846>
  40290c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40290e:	f8c6 c004 	str.w	ip, [r6, #4]
  402912:	4463      	add	r3, ip
  402914:	9327      	str	r3, [sp, #156]	; 0x9c
  402916:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402918:	3301      	adds	r3, #1
  40291a:	2b07      	cmp	r3, #7
  40291c:	9326      	str	r3, [sp, #152]	; 0x98
  40291e:	dc05      	bgt.n	40292c <_svfprintf_r+0x8a8>
  402920:	3608      	adds	r6, #8
  402922:	e00c      	b.n	40293e <_svfprintf_r+0x8ba>
  402924:	004061df 	.word	0x004061df
  402928:	0040619e 	.word	0x0040619e
  40292c:	4650      	mov	r0, sl
  40292e:	4659      	mov	r1, fp
  402930:	aa25      	add	r2, sp, #148	; 0x94
  402932:	f002 faf5 	bl	404f20 <__ssprint_r>
  402936:	2800      	cmp	r0, #0
  402938:	f040 832d 	bne.w	402f96 <_svfprintf_r+0xf12>
  40293c:	ae32      	add	r6, sp, #200	; 0xc8
  40293e:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  402942:	b1bb      	cbz	r3, 402974 <_svfprintf_r+0x8f0>
  402944:	f10d 0377 	add.w	r3, sp, #119	; 0x77
  402948:	6033      	str	r3, [r6, #0]
  40294a:	2301      	movs	r3, #1
  40294c:	6073      	str	r3, [r6, #4]
  40294e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402950:	3301      	adds	r3, #1
  402952:	9327      	str	r3, [sp, #156]	; 0x9c
  402954:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402956:	3301      	adds	r3, #1
  402958:	2b07      	cmp	r3, #7
  40295a:	9326      	str	r3, [sp, #152]	; 0x98
  40295c:	dc01      	bgt.n	402962 <_svfprintf_r+0x8de>
  40295e:	3608      	adds	r6, #8
  402960:	e008      	b.n	402974 <_svfprintf_r+0x8f0>
  402962:	4650      	mov	r0, sl
  402964:	4659      	mov	r1, fp
  402966:	aa25      	add	r2, sp, #148	; 0x94
  402968:	f002 fada 	bl	404f20 <__ssprint_r>
  40296c:	2800      	cmp	r0, #0
  40296e:	f040 8312 	bne.w	402f96 <_svfprintf_r+0xf12>
  402972:	ae32      	add	r6, sp, #200	; 0xc8
  402974:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402976:	b1b3      	cbz	r3, 4029a6 <_svfprintf_r+0x922>
  402978:	ab1e      	add	r3, sp, #120	; 0x78
  40297a:	6033      	str	r3, [r6, #0]
  40297c:	2302      	movs	r3, #2
  40297e:	6073      	str	r3, [r6, #4]
  402980:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402982:	3302      	adds	r3, #2
  402984:	9327      	str	r3, [sp, #156]	; 0x9c
  402986:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402988:	3301      	adds	r3, #1
  40298a:	2b07      	cmp	r3, #7
  40298c:	9326      	str	r3, [sp, #152]	; 0x98
  40298e:	dc01      	bgt.n	402994 <_svfprintf_r+0x910>
  402990:	3608      	adds	r6, #8
  402992:	e008      	b.n	4029a6 <_svfprintf_r+0x922>
  402994:	4650      	mov	r0, sl
  402996:	4659      	mov	r1, fp
  402998:	aa25      	add	r2, sp, #148	; 0x94
  40299a:	f002 fac1 	bl	404f20 <__ssprint_r>
  40299e:	2800      	cmp	r0, #0
  4029a0:	f040 82f9 	bne.w	402f96 <_svfprintf_r+0xf12>
  4029a4:	ae32      	add	r6, sp, #200	; 0xc8
  4029a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4029a8:	2b80      	cmp	r3, #128	; 0x80
  4029aa:	d13c      	bne.n	402a26 <_svfprintf_r+0x9a2>
  4029ac:	980e      	ldr	r0, [sp, #56]	; 0x38
  4029ae:	990a      	ldr	r1, [sp, #40]	; 0x28
  4029b0:	ebc1 0c00 	rsb	ip, r1, r0
  4029b4:	f1bc 0f00 	cmp.w	ip, #0
  4029b8:	dd35      	ble.n	402a26 <_svfprintf_r+0x9a2>
  4029ba:	4b9c      	ldr	r3, [pc, #624]	; (402c2c <_svfprintf_r+0xba8>)
  4029bc:	6033      	str	r3, [r6, #0]
  4029be:	f1bc 0f10 	cmp.w	ip, #16
  4029c2:	dd1b      	ble.n	4029fc <_svfprintf_r+0x978>
  4029c4:	2310      	movs	r3, #16
  4029c6:	6073      	str	r3, [r6, #4]
  4029c8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4029ca:	3310      	adds	r3, #16
  4029cc:	9327      	str	r3, [sp, #156]	; 0x9c
  4029ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029d0:	3301      	adds	r3, #1
  4029d2:	2b07      	cmp	r3, #7
  4029d4:	9326      	str	r3, [sp, #152]	; 0x98
  4029d6:	dc01      	bgt.n	4029dc <_svfprintf_r+0x958>
  4029d8:	3608      	adds	r6, #8
  4029da:	e00c      	b.n	4029f6 <_svfprintf_r+0x972>
  4029dc:	4650      	mov	r0, sl
  4029de:	4659      	mov	r1, fp
  4029e0:	aa25      	add	r2, sp, #148	; 0x94
  4029e2:	f8cd c018 	str.w	ip, [sp, #24]
  4029e6:	f002 fa9b 	bl	404f20 <__ssprint_r>
  4029ea:	f8dd c018 	ldr.w	ip, [sp, #24]
  4029ee:	2800      	cmp	r0, #0
  4029f0:	f040 82d1 	bne.w	402f96 <_svfprintf_r+0xf12>
  4029f4:	ae32      	add	r6, sp, #200	; 0xc8
  4029f6:	f1ac 0c10 	sub.w	ip, ip, #16
  4029fa:	e7de      	b.n	4029ba <_svfprintf_r+0x936>
  4029fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4029fe:	f8c6 c004 	str.w	ip, [r6, #4]
  402a02:	4463      	add	r3, ip
  402a04:	9327      	str	r3, [sp, #156]	; 0x9c
  402a06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a08:	3301      	adds	r3, #1
  402a0a:	2b07      	cmp	r3, #7
  402a0c:	9326      	str	r3, [sp, #152]	; 0x98
  402a0e:	dc01      	bgt.n	402a14 <_svfprintf_r+0x990>
  402a10:	3608      	adds	r6, #8
  402a12:	e008      	b.n	402a26 <_svfprintf_r+0x9a2>
  402a14:	4650      	mov	r0, sl
  402a16:	4659      	mov	r1, fp
  402a18:	aa25      	add	r2, sp, #148	; 0x94
  402a1a:	f002 fa81 	bl	404f20 <__ssprint_r>
  402a1e:	2800      	cmp	r0, #0
  402a20:	f040 82b9 	bne.w	402f96 <_svfprintf_r+0xf12>
  402a24:	ae32      	add	r6, sp, #200	; 0xc8
  402a26:	ebc9 0505 	rsb	r5, r9, r5
  402a2a:	2d00      	cmp	r5, #0
  402a2c:	dd2e      	ble.n	402a8c <_svfprintf_r+0xa08>
  402a2e:	4b7f      	ldr	r3, [pc, #508]	; (402c2c <_svfprintf_r+0xba8>)
  402a30:	6033      	str	r3, [r6, #0]
  402a32:	2d10      	cmp	r5, #16
  402a34:	dd16      	ble.n	402a64 <_svfprintf_r+0x9e0>
  402a36:	2310      	movs	r3, #16
  402a38:	6073      	str	r3, [r6, #4]
  402a3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402a3c:	3310      	adds	r3, #16
  402a3e:	9327      	str	r3, [sp, #156]	; 0x9c
  402a40:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a42:	3301      	adds	r3, #1
  402a44:	2b07      	cmp	r3, #7
  402a46:	9326      	str	r3, [sp, #152]	; 0x98
  402a48:	dc01      	bgt.n	402a4e <_svfprintf_r+0x9ca>
  402a4a:	3608      	adds	r6, #8
  402a4c:	e008      	b.n	402a60 <_svfprintf_r+0x9dc>
  402a4e:	4650      	mov	r0, sl
  402a50:	4659      	mov	r1, fp
  402a52:	aa25      	add	r2, sp, #148	; 0x94
  402a54:	f002 fa64 	bl	404f20 <__ssprint_r>
  402a58:	2800      	cmp	r0, #0
  402a5a:	f040 829c 	bne.w	402f96 <_svfprintf_r+0xf12>
  402a5e:	ae32      	add	r6, sp, #200	; 0xc8
  402a60:	3d10      	subs	r5, #16
  402a62:	e7e4      	b.n	402a2e <_svfprintf_r+0x9aa>
  402a64:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402a66:	6075      	str	r5, [r6, #4]
  402a68:	441d      	add	r5, r3
  402a6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a6c:	9527      	str	r5, [sp, #156]	; 0x9c
  402a6e:	3301      	adds	r3, #1
  402a70:	2b07      	cmp	r3, #7
  402a72:	9326      	str	r3, [sp, #152]	; 0x98
  402a74:	dc01      	bgt.n	402a7a <_svfprintf_r+0x9f6>
  402a76:	3608      	adds	r6, #8
  402a78:	e008      	b.n	402a8c <_svfprintf_r+0xa08>
  402a7a:	4650      	mov	r0, sl
  402a7c:	4659      	mov	r1, fp
  402a7e:	aa25      	add	r2, sp, #148	; 0x94
  402a80:	f002 fa4e 	bl	404f20 <__ssprint_r>
  402a84:	2800      	cmp	r0, #0
  402a86:	f040 8286 	bne.w	402f96 <_svfprintf_r+0xf12>
  402a8a:	ae32      	add	r6, sp, #200	; 0xc8
  402a8c:	05fd      	lsls	r5, r7, #23
  402a8e:	d405      	bmi.n	402a9c <_svfprintf_r+0xa18>
  402a90:	9c07      	ldr	r4, [sp, #28]
  402a92:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402a94:	e886 0210 	stmia.w	r6, {r4, r9}
  402a98:	444b      	add	r3, r9
  402a9a:	e0da      	b.n	402c52 <_svfprintf_r+0xbce>
  402a9c:	9d08      	ldr	r5, [sp, #32]
  402a9e:	2d65      	cmp	r5, #101	; 0x65
  402aa0:	f340 81a7 	ble.w	402df2 <_svfprintf_r+0xd6e>
  402aa4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402aa8:	2200      	movs	r2, #0
  402aaa:	2300      	movs	r3, #0
  402aac:	f002 ff76 	bl	40599c <__aeabi_dcmpeq>
  402ab0:	2800      	cmp	r0, #0
  402ab2:	d059      	beq.n	402b68 <_svfprintf_r+0xae4>
  402ab4:	4b5e      	ldr	r3, [pc, #376]	; (402c30 <_svfprintf_r+0xbac>)
  402ab6:	6033      	str	r3, [r6, #0]
  402ab8:	2301      	movs	r3, #1
  402aba:	6073      	str	r3, [r6, #4]
  402abc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402abe:	3301      	adds	r3, #1
  402ac0:	9327      	str	r3, [sp, #156]	; 0x9c
  402ac2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ac4:	3301      	adds	r3, #1
  402ac6:	2b07      	cmp	r3, #7
  402ac8:	9326      	str	r3, [sp, #152]	; 0x98
  402aca:	dc01      	bgt.n	402ad0 <_svfprintf_r+0xa4c>
  402acc:	3608      	adds	r6, #8
  402ace:	e008      	b.n	402ae2 <_svfprintf_r+0xa5e>
  402ad0:	4650      	mov	r0, sl
  402ad2:	4659      	mov	r1, fp
  402ad4:	aa25      	add	r2, sp, #148	; 0x94
  402ad6:	f002 fa23 	bl	404f20 <__ssprint_r>
  402ada:	2800      	cmp	r0, #0
  402adc:	f040 825b 	bne.w	402f96 <_svfprintf_r+0xf12>
  402ae0:	ae32      	add	r6, sp, #200	; 0xc8
  402ae2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402ae4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402ae6:	42a3      	cmp	r3, r4
  402ae8:	db02      	blt.n	402af0 <_svfprintf_r+0xa6c>
  402aea:	07fc      	lsls	r4, r7, #31
  402aec:	f140 8202 	bpl.w	402ef4 <_svfprintf_r+0xe70>
  402af0:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402af2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402af4:	9d18      	ldr	r5, [sp, #96]	; 0x60
  402af6:	6035      	str	r5, [r6, #0]
  402af8:	4423      	add	r3, r4
  402afa:	9327      	str	r3, [sp, #156]	; 0x9c
  402afc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402afe:	6074      	str	r4, [r6, #4]
  402b00:	3301      	adds	r3, #1
  402b02:	2b07      	cmp	r3, #7
  402b04:	9326      	str	r3, [sp, #152]	; 0x98
  402b06:	dc01      	bgt.n	402b0c <_svfprintf_r+0xa88>
  402b08:	3608      	adds	r6, #8
  402b0a:	e008      	b.n	402b1e <_svfprintf_r+0xa9a>
  402b0c:	4650      	mov	r0, sl
  402b0e:	4659      	mov	r1, fp
  402b10:	aa25      	add	r2, sp, #148	; 0x94
  402b12:	f002 fa05 	bl	404f20 <__ssprint_r>
  402b16:	2800      	cmp	r0, #0
  402b18:	f040 823d 	bne.w	402f96 <_svfprintf_r+0xf12>
  402b1c:	ae32      	add	r6, sp, #200	; 0xc8
  402b1e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402b20:	1e6c      	subs	r4, r5, #1
  402b22:	2c00      	cmp	r4, #0
  402b24:	f340 81e6 	ble.w	402ef4 <_svfprintf_r+0xe70>
  402b28:	4b40      	ldr	r3, [pc, #256]	; (402c2c <_svfprintf_r+0xba8>)
  402b2a:	6033      	str	r3, [r6, #0]
  402b2c:	2c10      	cmp	r4, #16
  402b2e:	dd16      	ble.n	402b5e <_svfprintf_r+0xada>
  402b30:	2310      	movs	r3, #16
  402b32:	6073      	str	r3, [r6, #4]
  402b34:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402b36:	3310      	adds	r3, #16
  402b38:	9327      	str	r3, [sp, #156]	; 0x9c
  402b3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b3c:	3301      	adds	r3, #1
  402b3e:	2b07      	cmp	r3, #7
  402b40:	9326      	str	r3, [sp, #152]	; 0x98
  402b42:	dc01      	bgt.n	402b48 <_svfprintf_r+0xac4>
  402b44:	3608      	adds	r6, #8
  402b46:	e008      	b.n	402b5a <_svfprintf_r+0xad6>
  402b48:	4650      	mov	r0, sl
  402b4a:	4659      	mov	r1, fp
  402b4c:	aa25      	add	r2, sp, #148	; 0x94
  402b4e:	f002 f9e7 	bl	404f20 <__ssprint_r>
  402b52:	2800      	cmp	r0, #0
  402b54:	f040 821f 	bne.w	402f96 <_svfprintf_r+0xf12>
  402b58:	ae32      	add	r6, sp, #200	; 0xc8
  402b5a:	3c10      	subs	r4, #16
  402b5c:	e7e4      	b.n	402b28 <_svfprintf_r+0xaa4>
  402b5e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402b60:	6074      	str	r4, [r6, #4]
  402b62:	441c      	add	r4, r3
  402b64:	9427      	str	r4, [sp, #156]	; 0x9c
  402b66:	e134      	b.n	402dd2 <_svfprintf_r+0xd4e>
  402b68:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b6a:	2b00      	cmp	r3, #0
  402b6c:	dc73      	bgt.n	402c56 <_svfprintf_r+0xbd2>
  402b6e:	4b30      	ldr	r3, [pc, #192]	; (402c30 <_svfprintf_r+0xbac>)
  402b70:	6033      	str	r3, [r6, #0]
  402b72:	2301      	movs	r3, #1
  402b74:	6073      	str	r3, [r6, #4]
  402b76:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402b78:	3301      	adds	r3, #1
  402b7a:	9327      	str	r3, [sp, #156]	; 0x9c
  402b7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b7e:	3301      	adds	r3, #1
  402b80:	2b07      	cmp	r3, #7
  402b82:	9326      	str	r3, [sp, #152]	; 0x98
  402b84:	dc01      	bgt.n	402b8a <_svfprintf_r+0xb06>
  402b86:	3608      	adds	r6, #8
  402b88:	e008      	b.n	402b9c <_svfprintf_r+0xb18>
  402b8a:	4650      	mov	r0, sl
  402b8c:	4659      	mov	r1, fp
  402b8e:	aa25      	add	r2, sp, #148	; 0x94
  402b90:	f002 f9c6 	bl	404f20 <__ssprint_r>
  402b94:	2800      	cmp	r0, #0
  402b96:	f040 81fe 	bne.w	402f96 <_svfprintf_r+0xf12>
  402b9a:	ae32      	add	r6, sp, #200	; 0xc8
  402b9c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b9e:	b923      	cbnz	r3, 402baa <_svfprintf_r+0xb26>
  402ba0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402ba2:	b914      	cbnz	r4, 402baa <_svfprintf_r+0xb26>
  402ba4:	07f8      	lsls	r0, r7, #31
  402ba6:	f140 81a5 	bpl.w	402ef4 <_svfprintf_r+0xe70>
  402baa:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402bac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402bae:	9d18      	ldr	r5, [sp, #96]	; 0x60
  402bb0:	6035      	str	r5, [r6, #0]
  402bb2:	4423      	add	r3, r4
  402bb4:	9327      	str	r3, [sp, #156]	; 0x9c
  402bb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bb8:	6074      	str	r4, [r6, #4]
  402bba:	3301      	adds	r3, #1
  402bbc:	2b07      	cmp	r3, #7
  402bbe:	9326      	str	r3, [sp, #152]	; 0x98
  402bc0:	dc01      	bgt.n	402bc6 <_svfprintf_r+0xb42>
  402bc2:	3608      	adds	r6, #8
  402bc4:	e008      	b.n	402bd8 <_svfprintf_r+0xb54>
  402bc6:	4650      	mov	r0, sl
  402bc8:	4659      	mov	r1, fp
  402bca:	aa25      	add	r2, sp, #148	; 0x94
  402bcc:	f002 f9a8 	bl	404f20 <__ssprint_r>
  402bd0:	2800      	cmp	r0, #0
  402bd2:	f040 81e0 	bne.w	402f96 <_svfprintf_r+0xf12>
  402bd6:	ae32      	add	r6, sp, #200	; 0xc8
  402bd8:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  402bda:	4264      	negs	r4, r4
  402bdc:	2c00      	cmp	r4, #0
  402bde:	dd32      	ble.n	402c46 <_svfprintf_r+0xbc2>
  402be0:	4b12      	ldr	r3, [pc, #72]	; (402c2c <_svfprintf_r+0xba8>)
  402be2:	6033      	str	r3, [r6, #0]
  402be4:	2c10      	cmp	r4, #16
  402be6:	dd16      	ble.n	402c16 <_svfprintf_r+0xb92>
  402be8:	2310      	movs	r3, #16
  402bea:	6073      	str	r3, [r6, #4]
  402bec:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402bee:	3310      	adds	r3, #16
  402bf0:	9327      	str	r3, [sp, #156]	; 0x9c
  402bf2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bf4:	3301      	adds	r3, #1
  402bf6:	2b07      	cmp	r3, #7
  402bf8:	9326      	str	r3, [sp, #152]	; 0x98
  402bfa:	dc01      	bgt.n	402c00 <_svfprintf_r+0xb7c>
  402bfc:	3608      	adds	r6, #8
  402bfe:	e008      	b.n	402c12 <_svfprintf_r+0xb8e>
  402c00:	4650      	mov	r0, sl
  402c02:	4659      	mov	r1, fp
  402c04:	aa25      	add	r2, sp, #148	; 0x94
  402c06:	f002 f98b 	bl	404f20 <__ssprint_r>
  402c0a:	2800      	cmp	r0, #0
  402c0c:	f040 81c3 	bne.w	402f96 <_svfprintf_r+0xf12>
  402c10:	ae32      	add	r6, sp, #200	; 0xc8
  402c12:	3c10      	subs	r4, #16
  402c14:	e7e4      	b.n	402be0 <_svfprintf_r+0xb5c>
  402c16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402c18:	6074      	str	r4, [r6, #4]
  402c1a:	441c      	add	r4, r3
  402c1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c1e:	9427      	str	r4, [sp, #156]	; 0x9c
  402c20:	3301      	adds	r3, #1
  402c22:	2b07      	cmp	r3, #7
  402c24:	9326      	str	r3, [sp, #152]	; 0x98
  402c26:	dc05      	bgt.n	402c34 <_svfprintf_r+0xbb0>
  402c28:	3608      	adds	r6, #8
  402c2a:	e00c      	b.n	402c46 <_svfprintf_r+0xbc2>
  402c2c:	004061ae 	.word	0x004061ae
  402c30:	004061f0 	.word	0x004061f0
  402c34:	4650      	mov	r0, sl
  402c36:	4659      	mov	r1, fp
  402c38:	aa25      	add	r2, sp, #148	; 0x94
  402c3a:	f002 f971 	bl	404f20 <__ssprint_r>
  402c3e:	2800      	cmp	r0, #0
  402c40:	f040 81a9 	bne.w	402f96 <_svfprintf_r+0xf12>
  402c44:	ae32      	add	r6, sp, #200	; 0xc8
  402c46:	9d07      	ldr	r5, [sp, #28]
  402c48:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402c4a:	6035      	str	r5, [r6, #0]
  402c4c:	6074      	str	r4, [r6, #4]
  402c4e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402c50:	4423      	add	r3, r4
  402c52:	9327      	str	r3, [sp, #156]	; 0x9c
  402c54:	e0bd      	b.n	402dd2 <_svfprintf_r+0xd4e>
  402c56:	9809      	ldr	r0, [sp, #36]	; 0x24
  402c58:	9d07      	ldr	r5, [sp, #28]
  402c5a:	4681      	mov	r9, r0
  402c5c:	45a1      	cmp	r9, r4
  402c5e:	bfa8      	it	ge
  402c60:	46a1      	movge	r9, r4
  402c62:	f1b9 0f00 	cmp.w	r9, #0
  402c66:	4405      	add	r5, r0
  402c68:	dd15      	ble.n	402c96 <_svfprintf_r+0xc12>
  402c6a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402c6c:	9907      	ldr	r1, [sp, #28]
  402c6e:	444b      	add	r3, r9
  402c70:	9327      	str	r3, [sp, #156]	; 0x9c
  402c72:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c74:	3301      	adds	r3, #1
  402c76:	2b07      	cmp	r3, #7
  402c78:	e886 0202 	stmia.w	r6, {r1, r9}
  402c7c:	9326      	str	r3, [sp, #152]	; 0x98
  402c7e:	dc01      	bgt.n	402c84 <_svfprintf_r+0xc00>
  402c80:	3608      	adds	r6, #8
  402c82:	e008      	b.n	402c96 <_svfprintf_r+0xc12>
  402c84:	4650      	mov	r0, sl
  402c86:	4659      	mov	r1, fp
  402c88:	aa25      	add	r2, sp, #148	; 0x94
  402c8a:	f002 f949 	bl	404f20 <__ssprint_r>
  402c8e:	2800      	cmp	r0, #0
  402c90:	f040 8181 	bne.w	402f96 <_svfprintf_r+0xf12>
  402c94:	ae32      	add	r6, sp, #200	; 0xc8
  402c96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  402c9a:	ebc9 0904 	rsb	r9, r9, r4
  402c9e:	f1b9 0f00 	cmp.w	r9, #0
  402ca2:	dd31      	ble.n	402d08 <_svfprintf_r+0xc84>
  402ca4:	4b9a      	ldr	r3, [pc, #616]	; (402f10 <_svfprintf_r+0xe8c>)
  402ca6:	6033      	str	r3, [r6, #0]
  402ca8:	f1b9 0f10 	cmp.w	r9, #16
  402cac:	dd17      	ble.n	402cde <_svfprintf_r+0xc5a>
  402cae:	2310      	movs	r3, #16
  402cb0:	6073      	str	r3, [r6, #4]
  402cb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402cb4:	3310      	adds	r3, #16
  402cb6:	9327      	str	r3, [sp, #156]	; 0x9c
  402cb8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cba:	3301      	adds	r3, #1
  402cbc:	2b07      	cmp	r3, #7
  402cbe:	9326      	str	r3, [sp, #152]	; 0x98
  402cc0:	dc01      	bgt.n	402cc6 <_svfprintf_r+0xc42>
  402cc2:	3608      	adds	r6, #8
  402cc4:	e008      	b.n	402cd8 <_svfprintf_r+0xc54>
  402cc6:	4650      	mov	r0, sl
  402cc8:	4659      	mov	r1, fp
  402cca:	aa25      	add	r2, sp, #148	; 0x94
  402ccc:	f002 f928 	bl	404f20 <__ssprint_r>
  402cd0:	2800      	cmp	r0, #0
  402cd2:	f040 8160 	bne.w	402f96 <_svfprintf_r+0xf12>
  402cd6:	ae32      	add	r6, sp, #200	; 0xc8
  402cd8:	f1a9 0910 	sub.w	r9, r9, #16
  402cdc:	e7e2      	b.n	402ca4 <_svfprintf_r+0xc20>
  402cde:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ce0:	f8c6 9004 	str.w	r9, [r6, #4]
  402ce4:	444b      	add	r3, r9
  402ce6:	9327      	str	r3, [sp, #156]	; 0x9c
  402ce8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cea:	3301      	adds	r3, #1
  402cec:	2b07      	cmp	r3, #7
  402cee:	9326      	str	r3, [sp, #152]	; 0x98
  402cf0:	dc01      	bgt.n	402cf6 <_svfprintf_r+0xc72>
  402cf2:	3608      	adds	r6, #8
  402cf4:	e008      	b.n	402d08 <_svfprintf_r+0xc84>
  402cf6:	4650      	mov	r0, sl
  402cf8:	4659      	mov	r1, fp
  402cfa:	aa25      	add	r2, sp, #148	; 0x94
  402cfc:	f002 f910 	bl	404f20 <__ssprint_r>
  402d00:	2800      	cmp	r0, #0
  402d02:	f040 8148 	bne.w	402f96 <_svfprintf_r+0xf12>
  402d06:	ae32      	add	r6, sp, #200	; 0xc8
  402d08:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d0a:	9809      	ldr	r0, [sp, #36]	; 0x24
  402d0c:	9a07      	ldr	r2, [sp, #28]
  402d0e:	4283      	cmp	r3, r0
  402d10:	4414      	add	r4, r2
  402d12:	db01      	blt.n	402d18 <_svfprintf_r+0xc94>
  402d14:	07f9      	lsls	r1, r7, #31
  402d16:	d516      	bpl.n	402d46 <_svfprintf_r+0xcc2>
  402d18:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402d1a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402d1c:	9918      	ldr	r1, [sp, #96]	; 0x60
  402d1e:	6031      	str	r1, [r6, #0]
  402d20:	4413      	add	r3, r2
  402d22:	9327      	str	r3, [sp, #156]	; 0x9c
  402d24:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d26:	6072      	str	r2, [r6, #4]
  402d28:	3301      	adds	r3, #1
  402d2a:	2b07      	cmp	r3, #7
  402d2c:	9326      	str	r3, [sp, #152]	; 0x98
  402d2e:	dc01      	bgt.n	402d34 <_svfprintf_r+0xcb0>
  402d30:	3608      	adds	r6, #8
  402d32:	e008      	b.n	402d46 <_svfprintf_r+0xcc2>
  402d34:	4650      	mov	r0, sl
  402d36:	4659      	mov	r1, fp
  402d38:	aa25      	add	r2, sp, #148	; 0x94
  402d3a:	f002 f8f1 	bl	404f20 <__ssprint_r>
  402d3e:	2800      	cmp	r0, #0
  402d40:	f040 8129 	bne.w	402f96 <_svfprintf_r+0xf12>
  402d44:	ae32      	add	r6, sp, #200	; 0xc8
  402d46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d48:	9809      	ldr	r0, [sp, #36]	; 0x24
  402d4a:	1b2d      	subs	r5, r5, r4
  402d4c:	1ac3      	subs	r3, r0, r3
  402d4e:	429d      	cmp	r5, r3
  402d50:	bfa8      	it	ge
  402d52:	461d      	movge	r5, r3
  402d54:	2d00      	cmp	r5, #0
  402d56:	dd14      	ble.n	402d82 <_svfprintf_r+0xcfe>
  402d58:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402d5a:	442b      	add	r3, r5
  402d5c:	9327      	str	r3, [sp, #156]	; 0x9c
  402d5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d60:	3301      	adds	r3, #1
  402d62:	2b07      	cmp	r3, #7
  402d64:	e886 0030 	stmia.w	r6, {r4, r5}
  402d68:	9326      	str	r3, [sp, #152]	; 0x98
  402d6a:	dc01      	bgt.n	402d70 <_svfprintf_r+0xcec>
  402d6c:	3608      	adds	r6, #8
  402d6e:	e008      	b.n	402d82 <_svfprintf_r+0xcfe>
  402d70:	4650      	mov	r0, sl
  402d72:	4659      	mov	r1, fp
  402d74:	aa25      	add	r2, sp, #148	; 0x94
  402d76:	f002 f8d3 	bl	404f20 <__ssprint_r>
  402d7a:	2800      	cmp	r0, #0
  402d7c:	f040 810b 	bne.w	402f96 <_svfprintf_r+0xf12>
  402d80:	ae32      	add	r6, sp, #200	; 0xc8
  402d82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d84:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402d86:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  402d8a:	1ae3      	subs	r3, r4, r3
  402d8c:	1b5d      	subs	r5, r3, r5
  402d8e:	2d00      	cmp	r5, #0
  402d90:	f340 80b0 	ble.w	402ef4 <_svfprintf_r+0xe70>
  402d94:	4b5e      	ldr	r3, [pc, #376]	; (402f10 <_svfprintf_r+0xe8c>)
  402d96:	6033      	str	r3, [r6, #0]
  402d98:	2d10      	cmp	r5, #16
  402d9a:	dd16      	ble.n	402dca <_svfprintf_r+0xd46>
  402d9c:	2310      	movs	r3, #16
  402d9e:	6073      	str	r3, [r6, #4]
  402da0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402da2:	3310      	adds	r3, #16
  402da4:	9327      	str	r3, [sp, #156]	; 0x9c
  402da6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402da8:	3301      	adds	r3, #1
  402daa:	2b07      	cmp	r3, #7
  402dac:	9326      	str	r3, [sp, #152]	; 0x98
  402dae:	dc01      	bgt.n	402db4 <_svfprintf_r+0xd30>
  402db0:	3608      	adds	r6, #8
  402db2:	e008      	b.n	402dc6 <_svfprintf_r+0xd42>
  402db4:	4650      	mov	r0, sl
  402db6:	4659      	mov	r1, fp
  402db8:	aa25      	add	r2, sp, #148	; 0x94
  402dba:	f002 f8b1 	bl	404f20 <__ssprint_r>
  402dbe:	2800      	cmp	r0, #0
  402dc0:	f040 80e9 	bne.w	402f96 <_svfprintf_r+0xf12>
  402dc4:	ae32      	add	r6, sp, #200	; 0xc8
  402dc6:	3d10      	subs	r5, #16
  402dc8:	e7e4      	b.n	402d94 <_svfprintf_r+0xd10>
  402dca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402dcc:	6075      	str	r5, [r6, #4]
  402dce:	441d      	add	r5, r3
  402dd0:	9527      	str	r5, [sp, #156]	; 0x9c
  402dd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dd4:	3301      	adds	r3, #1
  402dd6:	2b07      	cmp	r3, #7
  402dd8:	9326      	str	r3, [sp, #152]	; 0x98
  402dda:	f340 808a 	ble.w	402ef2 <_svfprintf_r+0xe6e>
  402dde:	4650      	mov	r0, sl
  402de0:	4659      	mov	r1, fp
  402de2:	aa25      	add	r2, sp, #148	; 0x94
  402de4:	f002 f89c 	bl	404f20 <__ssprint_r>
  402de8:	2800      	cmp	r0, #0
  402dea:	f040 80d4 	bne.w	402f96 <_svfprintf_r+0xf12>
  402dee:	ae32      	add	r6, sp, #200	; 0xc8
  402df0:	e080      	b.n	402ef4 <_svfprintf_r+0xe70>
  402df2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402df4:	2d01      	cmp	r5, #1
  402df6:	dc01      	bgt.n	402dfc <_svfprintf_r+0xd78>
  402df8:	07fa      	lsls	r2, r7, #31
  402dfa:	d56d      	bpl.n	402ed8 <_svfprintf_r+0xe54>
  402dfc:	2301      	movs	r3, #1
  402dfe:	6073      	str	r3, [r6, #4]
  402e00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402e02:	9c07      	ldr	r4, [sp, #28]
  402e04:	6034      	str	r4, [r6, #0]
  402e06:	3301      	adds	r3, #1
  402e08:	9327      	str	r3, [sp, #156]	; 0x9c
  402e0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e0c:	3301      	adds	r3, #1
  402e0e:	2b07      	cmp	r3, #7
  402e10:	9326      	str	r3, [sp, #152]	; 0x98
  402e12:	dc01      	bgt.n	402e18 <_svfprintf_r+0xd94>
  402e14:	3608      	adds	r6, #8
  402e16:	e008      	b.n	402e2a <_svfprintf_r+0xda6>
  402e18:	4650      	mov	r0, sl
  402e1a:	4659      	mov	r1, fp
  402e1c:	aa25      	add	r2, sp, #148	; 0x94
  402e1e:	f002 f87f 	bl	404f20 <__ssprint_r>
  402e22:	2800      	cmp	r0, #0
  402e24:	f040 80b7 	bne.w	402f96 <_svfprintf_r+0xf12>
  402e28:	ae32      	add	r6, sp, #200	; 0xc8
  402e2a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402e2c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402e2e:	9d18      	ldr	r5, [sp, #96]	; 0x60
  402e30:	6035      	str	r5, [r6, #0]
  402e32:	4423      	add	r3, r4
  402e34:	9327      	str	r3, [sp, #156]	; 0x9c
  402e36:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e38:	6074      	str	r4, [r6, #4]
  402e3a:	3301      	adds	r3, #1
  402e3c:	2b07      	cmp	r3, #7
  402e3e:	9326      	str	r3, [sp, #152]	; 0x98
  402e40:	dc01      	bgt.n	402e46 <_svfprintf_r+0xdc2>
  402e42:	3608      	adds	r6, #8
  402e44:	e008      	b.n	402e58 <_svfprintf_r+0xdd4>
  402e46:	4650      	mov	r0, sl
  402e48:	4659      	mov	r1, fp
  402e4a:	aa25      	add	r2, sp, #148	; 0x94
  402e4c:	f002 f868 	bl	404f20 <__ssprint_r>
  402e50:	2800      	cmp	r0, #0
  402e52:	f040 80a0 	bne.w	402f96 <_svfprintf_r+0xf12>
  402e56:	ae32      	add	r6, sp, #200	; 0xc8
  402e58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  402e5c:	2200      	movs	r2, #0
  402e5e:	2300      	movs	r3, #0
  402e60:	f002 fd9c 	bl	40599c <__aeabi_dcmpeq>
  402e64:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402e66:	1e6c      	subs	r4, r5, #1
  402e68:	b940      	cbnz	r0, 402e7c <_svfprintf_r+0xdf8>
  402e6a:	9d07      	ldr	r5, [sp, #28]
  402e6c:	1c6b      	adds	r3, r5, #1
  402e6e:	e886 0018 	stmia.w	r6, {r3, r4}
  402e72:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402e74:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402e76:	3b01      	subs	r3, #1
  402e78:	4423      	add	r3, r4
  402e7a:	e033      	b.n	402ee4 <_svfprintf_r+0xe60>
  402e7c:	2c00      	cmp	r4, #0
  402e7e:	dd34      	ble.n	402eea <_svfprintf_r+0xe66>
  402e80:	4b23      	ldr	r3, [pc, #140]	; (402f10 <_svfprintf_r+0xe8c>)
  402e82:	6033      	str	r3, [r6, #0]
  402e84:	2c10      	cmp	r4, #16
  402e86:	dd15      	ble.n	402eb4 <_svfprintf_r+0xe30>
  402e88:	2310      	movs	r3, #16
  402e8a:	6073      	str	r3, [r6, #4]
  402e8c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402e8e:	3310      	adds	r3, #16
  402e90:	9327      	str	r3, [sp, #156]	; 0x9c
  402e92:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e94:	3301      	adds	r3, #1
  402e96:	2b07      	cmp	r3, #7
  402e98:	9326      	str	r3, [sp, #152]	; 0x98
  402e9a:	dc01      	bgt.n	402ea0 <_svfprintf_r+0xe1c>
  402e9c:	3608      	adds	r6, #8
  402e9e:	e007      	b.n	402eb0 <_svfprintf_r+0xe2c>
  402ea0:	4650      	mov	r0, sl
  402ea2:	4659      	mov	r1, fp
  402ea4:	aa25      	add	r2, sp, #148	; 0x94
  402ea6:	f002 f83b 	bl	404f20 <__ssprint_r>
  402eaa:	2800      	cmp	r0, #0
  402eac:	d173      	bne.n	402f96 <_svfprintf_r+0xf12>
  402eae:	ae32      	add	r6, sp, #200	; 0xc8
  402eb0:	3c10      	subs	r4, #16
  402eb2:	e7e5      	b.n	402e80 <_svfprintf_r+0xdfc>
  402eb4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402eb6:	6074      	str	r4, [r6, #4]
  402eb8:	441c      	add	r4, r3
  402eba:	9427      	str	r4, [sp, #156]	; 0x9c
  402ebc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ebe:	3301      	adds	r3, #1
  402ec0:	2b07      	cmp	r3, #7
  402ec2:	9326      	str	r3, [sp, #152]	; 0x98
  402ec4:	dd10      	ble.n	402ee8 <_svfprintf_r+0xe64>
  402ec6:	4650      	mov	r0, sl
  402ec8:	4659      	mov	r1, fp
  402eca:	aa25      	add	r2, sp, #148	; 0x94
  402ecc:	f002 f828 	bl	404f20 <__ssprint_r>
  402ed0:	2800      	cmp	r0, #0
  402ed2:	d160      	bne.n	402f96 <_svfprintf_r+0xf12>
  402ed4:	ae32      	add	r6, sp, #200	; 0xc8
  402ed6:	e008      	b.n	402eea <_svfprintf_r+0xe66>
  402ed8:	2301      	movs	r3, #1
  402eda:	6073      	str	r3, [r6, #4]
  402edc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ede:	9d07      	ldr	r5, [sp, #28]
  402ee0:	6035      	str	r5, [r6, #0]
  402ee2:	3301      	adds	r3, #1
  402ee4:	9327      	str	r3, [sp, #156]	; 0x9c
  402ee6:	e7e9      	b.n	402ebc <_svfprintf_r+0xe38>
  402ee8:	3608      	adds	r6, #8
  402eea:	ab21      	add	r3, sp, #132	; 0x84
  402eec:	6033      	str	r3, [r6, #0]
  402eee:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  402ef0:	e6ac      	b.n	402c4c <_svfprintf_r+0xbc8>
  402ef2:	3608      	adds	r6, #8
  402ef4:	077b      	lsls	r3, r7, #29
  402ef6:	d40d      	bmi.n	402f14 <_svfprintf_r+0xe90>
  402ef8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402efa:	980a      	ldr	r0, [sp, #40]	; 0x28
  402efc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402efe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f00:	42a0      	cmp	r0, r4
  402f02:	bfac      	ite	ge
  402f04:	182d      	addge	r5, r5, r0
  402f06:	192d      	addlt	r5, r5, r4
  402f08:	950f      	str	r5, [sp, #60]	; 0x3c
  402f0a:	2b00      	cmp	r3, #0
  402f0c:	d037      	beq.n	402f7e <_svfprintf_r+0xefa>
  402f0e:	e030      	b.n	402f72 <_svfprintf_r+0xeee>
  402f10:	004061ae 	.word	0x004061ae
  402f14:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  402f16:	980a      	ldr	r0, [sp, #40]	; 0x28
  402f18:	1a2c      	subs	r4, r5, r0
  402f1a:	2c00      	cmp	r4, #0
  402f1c:	ddec      	ble.n	402ef8 <_svfprintf_r+0xe74>
  402f1e:	4b23      	ldr	r3, [pc, #140]	; (402fac <_svfprintf_r+0xf28>)
  402f20:	6033      	str	r3, [r6, #0]
  402f22:	2c10      	cmp	r4, #16
  402f24:	dd14      	ble.n	402f50 <_svfprintf_r+0xecc>
  402f26:	2310      	movs	r3, #16
  402f28:	6073      	str	r3, [r6, #4]
  402f2a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f2c:	3310      	adds	r3, #16
  402f2e:	9327      	str	r3, [sp, #156]	; 0x9c
  402f30:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f32:	3301      	adds	r3, #1
  402f34:	2b07      	cmp	r3, #7
  402f36:	9326      	str	r3, [sp, #152]	; 0x98
  402f38:	dc01      	bgt.n	402f3e <_svfprintf_r+0xeba>
  402f3a:	3608      	adds	r6, #8
  402f3c:	e006      	b.n	402f4c <_svfprintf_r+0xec8>
  402f3e:	4650      	mov	r0, sl
  402f40:	4659      	mov	r1, fp
  402f42:	aa25      	add	r2, sp, #148	; 0x94
  402f44:	f001 ffec 	bl	404f20 <__ssprint_r>
  402f48:	bb28      	cbnz	r0, 402f96 <_svfprintf_r+0xf12>
  402f4a:	ae32      	add	r6, sp, #200	; 0xc8
  402f4c:	3c10      	subs	r4, #16
  402f4e:	e7e6      	b.n	402f1e <_svfprintf_r+0xe9a>
  402f50:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f52:	6074      	str	r4, [r6, #4]
  402f54:	441c      	add	r4, r3
  402f56:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f58:	9427      	str	r4, [sp, #156]	; 0x9c
  402f5a:	3301      	adds	r3, #1
  402f5c:	2b07      	cmp	r3, #7
  402f5e:	9326      	str	r3, [sp, #152]	; 0x98
  402f60:	ddca      	ble.n	402ef8 <_svfprintf_r+0xe74>
  402f62:	4650      	mov	r0, sl
  402f64:	4659      	mov	r1, fp
  402f66:	aa25      	add	r2, sp, #148	; 0x94
  402f68:	f001 ffda 	bl	404f20 <__ssprint_r>
  402f6c:	2800      	cmp	r0, #0
  402f6e:	d0c3      	beq.n	402ef8 <_svfprintf_r+0xe74>
  402f70:	e011      	b.n	402f96 <_svfprintf_r+0xf12>
  402f72:	4650      	mov	r0, sl
  402f74:	4659      	mov	r1, fp
  402f76:	aa25      	add	r2, sp, #148	; 0x94
  402f78:	f001 ffd2 	bl	404f20 <__ssprint_r>
  402f7c:	b958      	cbnz	r0, 402f96 <_svfprintf_r+0xf12>
  402f7e:	2300      	movs	r3, #0
  402f80:	9326      	str	r3, [sp, #152]	; 0x98
  402f82:	ae32      	add	r6, sp, #200	; 0xc8
  402f84:	f7ff b8b3 	b.w	4020ee <_svfprintf_r+0x6a>
  402f88:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402f8a:	b123      	cbz	r3, 402f96 <_svfprintf_r+0xf12>
  402f8c:	4650      	mov	r0, sl
  402f8e:	4659      	mov	r1, fp
  402f90:	aa25      	add	r2, sp, #148	; 0x94
  402f92:	f001 ffc5 	bl	404f20 <__ssprint_r>
  402f96:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402f9a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  402f9c:	f013 0f40 	tst.w	r3, #64	; 0x40
  402fa0:	bf18      	it	ne
  402fa2:	f04f 30ff 	movne.w	r0, #4294967295
  402fa6:	b043      	add	sp, #268	; 0x10c
  402fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fac:	0040619e 	.word	0x0040619e

00402fb0 <register_fini>:
  402fb0:	4b02      	ldr	r3, [pc, #8]	; (402fbc <register_fini+0xc>)
  402fb2:	b113      	cbz	r3, 402fba <register_fini+0xa>
  402fb4:	4802      	ldr	r0, [pc, #8]	; (402fc0 <register_fini+0x10>)
  402fb6:	f000 b805 	b.w	402fc4 <atexit>
  402fba:	4770      	bx	lr
  402fbc:	00000000 	.word	0x00000000
  402fc0:	00403c49 	.word	0x00403c49

00402fc4 <atexit>:
  402fc4:	4601      	mov	r1, r0
  402fc6:	2000      	movs	r0, #0
  402fc8:	4602      	mov	r2, r0
  402fca:	4603      	mov	r3, r0
  402fcc:	f002 bc16 	b.w	4057fc <__register_exitproc>

00402fd0 <quorem>:
  402fd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402fd4:	6903      	ldr	r3, [r0, #16]
  402fd6:	690c      	ldr	r4, [r1, #16]
  402fd8:	42a3      	cmp	r3, r4
  402fda:	4680      	mov	r8, r0
  402fdc:	f2c0 8081 	blt.w	4030e2 <quorem+0x112>
  402fe0:	3c01      	subs	r4, #1
  402fe2:	f101 0714 	add.w	r7, r1, #20
  402fe6:	00a2      	lsls	r2, r4, #2
  402fe8:	f100 0514 	add.w	r5, r0, #20
  402fec:	4691      	mov	r9, r2
  402fee:	9200      	str	r2, [sp, #0]
  402ff0:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
  402ff4:	442a      	add	r2, r5
  402ff6:	9201      	str	r2, [sp, #4]
  402ff8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  402ffc:	3601      	adds	r6, #1
  402ffe:	fbb2 f6f6 	udiv	r6, r2, r6
  403002:	44b9      	add	r9, r7
  403004:	2e00      	cmp	r6, #0
  403006:	d03a      	beq.n	40307e <quorem+0xae>
  403008:	f04f 0e00 	mov.w	lr, #0
  40300c:	463a      	mov	r2, r7
  40300e:	4628      	mov	r0, r5
  403010:	46f3      	mov	fp, lr
  403012:	f852 cb04 	ldr.w	ip, [r2], #4
  403016:	6803      	ldr	r3, [r0, #0]
  403018:	fa1f fa8c 	uxth.w	sl, ip
  40301c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  403020:	fb0a ea06 	mla	sl, sl, r6, lr
  403024:	fb0c fc06 	mul.w	ip, ip, r6
  403028:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
  40302c:	fa1f fa8a 	uxth.w	sl, sl
  403030:	ebca 0a0b 	rsb	sl, sl, fp
  403034:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
  403038:	fa1f fc8c 	uxth.w	ip, ip
  40303c:	fa1a fa83 	uxtah	sl, sl, r3
  403040:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
  403044:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
  403048:	fa1f fa8a 	uxth.w	sl, sl
  40304c:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
  403050:	454a      	cmp	r2, r9
  403052:	ea4f 4b2c 	mov.w	fp, ip, asr #16
  403056:	f840 ab04 	str.w	sl, [r0], #4
  40305a:	d9da      	bls.n	403012 <quorem+0x42>
  40305c:	9a00      	ldr	r2, [sp, #0]
  40305e:	58ab      	ldr	r3, [r5, r2]
  403060:	b96b      	cbnz	r3, 40307e <quorem+0xae>
  403062:	9a01      	ldr	r2, [sp, #4]
  403064:	1f13      	subs	r3, r2, #4
  403066:	42ab      	cmp	r3, r5
  403068:	461a      	mov	r2, r3
  40306a:	d802      	bhi.n	403072 <quorem+0xa2>
  40306c:	f8c8 4010 	str.w	r4, [r8, #16]
  403070:	e005      	b.n	40307e <quorem+0xae>
  403072:	6812      	ldr	r2, [r2, #0]
  403074:	3b04      	subs	r3, #4
  403076:	2a00      	cmp	r2, #0
  403078:	d1f8      	bne.n	40306c <quorem+0x9c>
  40307a:	3c01      	subs	r4, #1
  40307c:	e7f3      	b.n	403066 <quorem+0x96>
  40307e:	4640      	mov	r0, r8
  403080:	f001 fbab 	bl	4047da <__mcmp>
  403084:	2800      	cmp	r0, #0
  403086:	db2a      	blt.n	4030de <quorem+0x10e>
  403088:	3601      	adds	r6, #1
  40308a:	462b      	mov	r3, r5
  40308c:	2000      	movs	r0, #0
  40308e:	f857 cb04 	ldr.w	ip, [r7], #4
  403092:	681a      	ldr	r2, [r3, #0]
  403094:	fa1f f18c 	uxth.w	r1, ip
  403098:	1a41      	subs	r1, r0, r1
  40309a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  40309e:	fa11 f182 	uxtah	r1, r1, r2
  4030a2:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
  4030a6:	eb02 4221 	add.w	r2, r2, r1, asr #16
  4030aa:	b289      	uxth	r1, r1
  4030ac:	1410      	asrs	r0, r2, #16
  4030ae:	454f      	cmp	r7, r9
  4030b0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  4030b4:	f843 2b04 	str.w	r2, [r3], #4
  4030b8:	d9e9      	bls.n	40308e <quorem+0xbe>
  4030ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  4030be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  4030c2:	b962      	cbnz	r2, 4030de <quorem+0x10e>
  4030c4:	3b04      	subs	r3, #4
  4030c6:	42ab      	cmp	r3, r5
  4030c8:	461a      	mov	r2, r3
  4030ca:	d802      	bhi.n	4030d2 <quorem+0x102>
  4030cc:	f8c8 4010 	str.w	r4, [r8, #16]
  4030d0:	e005      	b.n	4030de <quorem+0x10e>
  4030d2:	6812      	ldr	r2, [r2, #0]
  4030d4:	3b04      	subs	r3, #4
  4030d6:	2a00      	cmp	r2, #0
  4030d8:	d1f8      	bne.n	4030cc <quorem+0xfc>
  4030da:	3c01      	subs	r4, #1
  4030dc:	e7f3      	b.n	4030c6 <quorem+0xf6>
  4030de:	4630      	mov	r0, r6
  4030e0:	e000      	b.n	4030e4 <quorem+0x114>
  4030e2:	2000      	movs	r0, #0
  4030e4:	b003      	add	sp, #12
  4030e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004030ea <_dtoa_r>:
  4030ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030ee:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4030f0:	b09b      	sub	sp, #108	; 0x6c
  4030f2:	4682      	mov	sl, r0
  4030f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
  4030fa:	b151      	cbz	r1, 403112 <_dtoa_r+0x28>
  4030fc:	6c43      	ldr	r3, [r0, #68]	; 0x44
  4030fe:	604b      	str	r3, [r1, #4]
  403100:	2201      	movs	r2, #1
  403102:	fa02 f303 	lsl.w	r3, r2, r3
  403106:	608b      	str	r3, [r1, #8]
  403108:	f001 f962 	bl	4043d0 <_Bfree>
  40310c:	2300      	movs	r3, #0
  40310e:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
  403112:	9805      	ldr	r0, [sp, #20]
  403114:	2800      	cmp	r0, #0
  403116:	da05      	bge.n	403124 <_dtoa_r+0x3a>
  403118:	2301      	movs	r3, #1
  40311a:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
  40311e:	6023      	str	r3, [r4, #0]
  403120:	9105      	str	r1, [sp, #20]
  403122:	e001      	b.n	403128 <_dtoa_r+0x3e>
  403124:	2300      	movs	r3, #0
  403126:	6023      	str	r3, [r4, #0]
  403128:	9f05      	ldr	r7, [sp, #20]
  40312a:	4a9b      	ldr	r2, [pc, #620]	; (403398 <_dtoa_r+0x2ae>)
  40312c:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
  403130:	0d1b      	lsrs	r3, r3, #20
  403132:	051b      	lsls	r3, r3, #20
  403134:	4293      	cmp	r3, r2
  403136:	d11d      	bne.n	403174 <_dtoa_r+0x8a>
  403138:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40313a:	f242 730f 	movw	r3, #9999	; 0x270f
  40313e:	6013      	str	r3, [r2, #0]
  403140:	9b04      	ldr	r3, [sp, #16]
  403142:	b943      	cbnz	r3, 403156 <_dtoa_r+0x6c>
  403144:	4b95      	ldr	r3, [pc, #596]	; (40339c <_dtoa_r+0x2b2>)
  403146:	4a96      	ldr	r2, [pc, #600]	; (4033a0 <_dtoa_r+0x2b6>)
  403148:	f3c7 0013 	ubfx	r0, r7, #0, #20
  40314c:	2800      	cmp	r0, #0
  40314e:	bf0c      	ite	eq
  403150:	4610      	moveq	r0, r2
  403152:	4618      	movne	r0, r3
  403154:	e000      	b.n	403158 <_dtoa_r+0x6e>
  403156:	4891      	ldr	r0, [pc, #580]	; (40339c <_dtoa_r+0x2b2>)
  403158:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  40315a:	2f00      	cmp	r7, #0
  40315c:	f000 856d 	beq.w	403c3a <_dtoa_r+0xb50>
  403160:	78c3      	ldrb	r3, [r0, #3]
  403162:	b113      	cbz	r3, 40316a <_dtoa_r+0x80>
  403164:	f100 0308 	add.w	r3, r0, #8
  403168:	e000      	b.n	40316c <_dtoa_r+0x82>
  40316a:	1cc3      	adds	r3, r0, #3
  40316c:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  40316e:	603b      	str	r3, [r7, #0]
  403170:	f000 bd63 	b.w	403c3a <_dtoa_r+0xb50>
  403174:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  403178:	2200      	movs	r2, #0
  40317a:	4620      	mov	r0, r4
  40317c:	4629      	mov	r1, r5
  40317e:	2300      	movs	r3, #0
  403180:	f002 fc0c 	bl	40599c <__aeabi_dcmpeq>
  403184:	4680      	mov	r8, r0
  403186:	b158      	cbz	r0, 4031a0 <_dtoa_r+0xb6>
  403188:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40318a:	2301      	movs	r3, #1
  40318c:	603b      	str	r3, [r7, #0]
  40318e:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  403190:	2f00      	cmp	r7, #0
  403192:	f000 854f 	beq.w	403c34 <_dtoa_r+0xb4a>
  403196:	4883      	ldr	r0, [pc, #524]	; (4033a4 <_dtoa_r+0x2ba>)
  403198:	6038      	str	r0, [r7, #0]
  40319a:	3801      	subs	r0, #1
  40319c:	f000 bd4d 	b.w	403c3a <_dtoa_r+0xb50>
  4031a0:	ab19      	add	r3, sp, #100	; 0x64
  4031a2:	9300      	str	r3, [sp, #0]
  4031a4:	ab18      	add	r3, sp, #96	; 0x60
  4031a6:	9301      	str	r3, [sp, #4]
  4031a8:	4650      	mov	r0, sl
  4031aa:	4622      	mov	r2, r4
  4031ac:	462b      	mov	r3, r5
  4031ae:	f001 fc04 	bl	4049ba <__d2b>
  4031b2:	f3c7 560a 	ubfx	r6, r7, #20, #11
  4031b6:	4683      	mov	fp, r0
  4031b8:	b15e      	cbz	r6, 4031d2 <_dtoa_r+0xe8>
  4031ba:	f3c5 0313 	ubfx	r3, r5, #0, #20
  4031be:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4031c2:	4620      	mov	r0, r4
  4031c4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4031c8:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  4031cc:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  4031d0:	e01c      	b.n	40320c <_dtoa_r+0x122>
  4031d2:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4031d4:	9e18      	ldr	r6, [sp, #96]	; 0x60
  4031d6:	441e      	add	r6, r3
  4031d8:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4031dc:	429e      	cmp	r6, r3
  4031de:	db09      	blt.n	4031f4 <_dtoa_r+0x10a>
  4031e0:	9904      	ldr	r1, [sp, #16]
  4031e2:	331f      	adds	r3, #31
  4031e4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4031e8:	1b9b      	subs	r3, r3, r6
  4031ea:	fa21 f000 	lsr.w	r0, r1, r0
  4031ee:	409f      	lsls	r7, r3
  4031f0:	4338      	orrs	r0, r7
  4031f2:	e004      	b.n	4031fe <_dtoa_r+0x114>
  4031f4:	486c      	ldr	r0, [pc, #432]	; (4033a8 <_dtoa_r+0x2be>)
  4031f6:	9a04      	ldr	r2, [sp, #16]
  4031f8:	1b80      	subs	r0, r0, r6
  4031fa:	fa02 f000 	lsl.w	r0, r2, r0
  4031fe:	f7fe fc0b 	bl	401a18 <__aeabi_ui2d>
  403202:	2701      	movs	r7, #1
  403204:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403208:	3e01      	subs	r6, #1
  40320a:	9715      	str	r7, [sp, #84]	; 0x54
  40320c:	2200      	movs	r2, #0
  40320e:	4b67      	ldr	r3, [pc, #412]	; (4033ac <_dtoa_r+0x2c2>)
  403210:	f7fe fac4 	bl	40179c <__aeabi_dsub>
  403214:	a35a      	add	r3, pc, #360	; (adr r3, 403380 <_dtoa_r+0x296>)
  403216:	e9d3 2300 	ldrd	r2, r3, [r3]
  40321a:	f7fe fc73 	bl	401b04 <__aeabi_dmul>
  40321e:	a35a      	add	r3, pc, #360	; (adr r3, 403388 <_dtoa_r+0x29e>)
  403220:	e9d3 2300 	ldrd	r2, r3, [r3]
  403224:	f7fe fabc 	bl	4017a0 <__adddf3>
  403228:	4604      	mov	r4, r0
  40322a:	4630      	mov	r0, r6
  40322c:	460d      	mov	r5, r1
  40322e:	f7fe fc03 	bl	401a38 <__aeabi_i2d>
  403232:	a357      	add	r3, pc, #348	; (adr r3, 403390 <_dtoa_r+0x2a6>)
  403234:	e9d3 2300 	ldrd	r2, r3, [r3]
  403238:	f7fe fc64 	bl	401b04 <__aeabi_dmul>
  40323c:	4602      	mov	r2, r0
  40323e:	460b      	mov	r3, r1
  403240:	4620      	mov	r0, r4
  403242:	4629      	mov	r1, r5
  403244:	f7fe faac 	bl	4017a0 <__adddf3>
  403248:	4604      	mov	r4, r0
  40324a:	460d      	mov	r5, r1
  40324c:	f002 fbd8 	bl	405a00 <__aeabi_d2iz>
  403250:	4629      	mov	r1, r5
  403252:	4681      	mov	r9, r0
  403254:	2200      	movs	r2, #0
  403256:	4620      	mov	r0, r4
  403258:	2300      	movs	r3, #0
  40325a:	f002 fba9 	bl	4059b0 <__aeabi_dcmplt>
  40325e:	b158      	cbz	r0, 403278 <_dtoa_r+0x18e>
  403260:	4648      	mov	r0, r9
  403262:	f7fe fbe9 	bl	401a38 <__aeabi_i2d>
  403266:	4602      	mov	r2, r0
  403268:	460b      	mov	r3, r1
  40326a:	4620      	mov	r0, r4
  40326c:	4629      	mov	r1, r5
  40326e:	f002 fb95 	bl	40599c <__aeabi_dcmpeq>
  403272:	b908      	cbnz	r0, 403278 <_dtoa_r+0x18e>
  403274:	f109 39ff 	add.w	r9, r9, #4294967295
  403278:	f1b9 0f16 	cmp.w	r9, #22
  40327c:	d80d      	bhi.n	40329a <_dtoa_r+0x1b0>
  40327e:	4b4c      	ldr	r3, [pc, #304]	; (4033b0 <_dtoa_r+0x2c6>)
  403280:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  403284:	e9d3 0100 	ldrd	r0, r1, [r3]
  403288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40328c:	f002 fbae 	bl	4059ec <__aeabi_dcmpgt>
  403290:	b130      	cbz	r0, 4032a0 <_dtoa_r+0x1b6>
  403292:	f109 39ff 	add.w	r9, r9, #4294967295
  403296:	2700      	movs	r7, #0
  403298:	e000      	b.n	40329c <_dtoa_r+0x1b2>
  40329a:	2701      	movs	r7, #1
  40329c:	9714      	str	r7, [sp, #80]	; 0x50
  40329e:	e000      	b.n	4032a2 <_dtoa_r+0x1b8>
  4032a0:	9014      	str	r0, [sp, #80]	; 0x50
  4032a2:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4032a4:	1b9e      	subs	r6, r3, r6
  4032a6:	3e01      	subs	r6, #1
  4032a8:	960a      	str	r6, [sp, #40]	; 0x28
  4032aa:	d504      	bpl.n	4032b6 <_dtoa_r+0x1cc>
  4032ac:	4277      	negs	r7, r6
  4032ae:	9708      	str	r7, [sp, #32]
  4032b0:	2700      	movs	r7, #0
  4032b2:	970a      	str	r7, [sp, #40]	; 0x28
  4032b4:	e001      	b.n	4032ba <_dtoa_r+0x1d0>
  4032b6:	2700      	movs	r7, #0
  4032b8:	9708      	str	r7, [sp, #32]
  4032ba:	f1b9 0f00 	cmp.w	r9, #0
  4032be:	db07      	blt.n	4032d0 <_dtoa_r+0x1e6>
  4032c0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4032c2:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  4032c6:	444f      	add	r7, r9
  4032c8:	970a      	str	r7, [sp, #40]	; 0x28
  4032ca:	2700      	movs	r7, #0
  4032cc:	970e      	str	r7, [sp, #56]	; 0x38
  4032ce:	e008      	b.n	4032e2 <_dtoa_r+0x1f8>
  4032d0:	9f08      	ldr	r7, [sp, #32]
  4032d2:	ebc9 0707 	rsb	r7, r9, r7
  4032d6:	9708      	str	r7, [sp, #32]
  4032d8:	f1c9 0700 	rsb	r7, r9, #0
  4032dc:	970e      	str	r7, [sp, #56]	; 0x38
  4032de:	2700      	movs	r7, #0
  4032e0:	9711      	str	r7, [sp, #68]	; 0x44
  4032e2:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4032e4:	2f09      	cmp	r7, #9
  4032e6:	d828      	bhi.n	40333a <_dtoa_r+0x250>
  4032e8:	2f05      	cmp	r7, #5
  4032ea:	bfc4      	itt	gt
  4032ec:	3f04      	subgt	r7, #4
  4032ee:	9724      	strgt	r7, [sp, #144]	; 0x90
  4032f0:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4032f2:	f1a7 0302 	sub.w	r3, r7, #2
  4032f6:	bfcc      	ite	gt
  4032f8:	2400      	movgt	r4, #0
  4032fa:	2401      	movle	r4, #1
  4032fc:	2b03      	cmp	r3, #3
  4032fe:	d821      	bhi.n	403344 <_dtoa_r+0x25a>
  403300:	e8df f003 	tbb	[pc, r3]
  403304:	04020f06 	.word	0x04020f06
  403308:	2701      	movs	r7, #1
  40330a:	e002      	b.n	403312 <_dtoa_r+0x228>
  40330c:	2701      	movs	r7, #1
  40330e:	e009      	b.n	403324 <_dtoa_r+0x23a>
  403310:	2700      	movs	r7, #0
  403312:	970f      	str	r7, [sp, #60]	; 0x3c
  403314:	9f25      	ldr	r7, [sp, #148]	; 0x94
  403316:	2f00      	cmp	r7, #0
  403318:	dd1e      	ble.n	403358 <_dtoa_r+0x26e>
  40331a:	970b      	str	r7, [sp, #44]	; 0x2c
  40331c:	9707      	str	r7, [sp, #28]
  40331e:	463b      	mov	r3, r7
  403320:	e01f      	b.n	403362 <_dtoa_r+0x278>
  403322:	2700      	movs	r7, #0
  403324:	970f      	str	r7, [sp, #60]	; 0x3c
  403326:	9f25      	ldr	r7, [sp, #148]	; 0x94
  403328:	444f      	add	r7, r9
  40332a:	970b      	str	r7, [sp, #44]	; 0x2c
  40332c:	3701      	adds	r7, #1
  40332e:	463b      	mov	r3, r7
  403330:	9707      	str	r7, [sp, #28]
  403332:	2b01      	cmp	r3, #1
  403334:	bfb8      	it	lt
  403336:	2301      	movlt	r3, #1
  403338:	e013      	b.n	403362 <_dtoa_r+0x278>
  40333a:	2401      	movs	r4, #1
  40333c:	2700      	movs	r7, #0
  40333e:	9724      	str	r7, [sp, #144]	; 0x90
  403340:	940f      	str	r4, [sp, #60]	; 0x3c
  403342:	e001      	b.n	403348 <_dtoa_r+0x25e>
  403344:	2701      	movs	r7, #1
  403346:	970f      	str	r7, [sp, #60]	; 0x3c
  403348:	f04f 37ff 	mov.w	r7, #4294967295
  40334c:	970b      	str	r7, [sp, #44]	; 0x2c
  40334e:	9707      	str	r7, [sp, #28]
  403350:	2700      	movs	r7, #0
  403352:	2312      	movs	r3, #18
  403354:	9725      	str	r7, [sp, #148]	; 0x94
  403356:	e004      	b.n	403362 <_dtoa_r+0x278>
  403358:	2701      	movs	r7, #1
  40335a:	970b      	str	r7, [sp, #44]	; 0x2c
  40335c:	9707      	str	r7, [sp, #28]
  40335e:	463b      	mov	r3, r7
  403360:	9725      	str	r7, [sp, #148]	; 0x94
  403362:	2200      	movs	r2, #0
  403364:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
  403368:	2204      	movs	r2, #4
  40336a:	f102 0114 	add.w	r1, r2, #20
  40336e:	4299      	cmp	r1, r3
  403370:	d820      	bhi.n	4033b4 <_dtoa_r+0x2ca>
  403372:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  403376:	3101      	adds	r1, #1
  403378:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
  40337c:	0052      	lsls	r2, r2, #1
  40337e:	e7f4      	b.n	40336a <_dtoa_r+0x280>
  403380:	636f4361 	.word	0x636f4361
  403384:	3fd287a7 	.word	0x3fd287a7
  403388:	8b60c8b3 	.word	0x8b60c8b3
  40338c:	3fc68a28 	.word	0x3fc68a28
  403390:	509f79fb 	.word	0x509f79fb
  403394:	3fd34413 	.word	0x3fd34413
  403398:	7ff00000 	.word	0x7ff00000
  40339c:	004061fb 	.word	0x004061fb
  4033a0:	004061f2 	.word	0x004061f2
  4033a4:	004061f1 	.word	0x004061f1
  4033a8:	fffffbee 	.word	0xfffffbee
  4033ac:	3ff80000 	.word	0x3ff80000
  4033b0:	00406218 	.word	0x00406218
  4033b4:	4650      	mov	r0, sl
  4033b6:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  4033ba:	f000 ffe3 	bl	404384 <_Balloc>
  4033be:	9f07      	ldr	r7, [sp, #28]
  4033c0:	9009      	str	r0, [sp, #36]	; 0x24
  4033c2:	2f0e      	cmp	r7, #14
  4033c4:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
  4033c8:	f200 816a 	bhi.w	4036a0 <_dtoa_r+0x5b6>
  4033cc:	2c00      	cmp	r4, #0
  4033ce:	f000 8167 	beq.w	4036a0 <_dtoa_r+0x5b6>
  4033d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4033d6:	f1b9 0f00 	cmp.w	r9, #0
  4033da:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4033de:	dd31      	ble.n	403444 <_dtoa_r+0x35a>
  4033e0:	4a80      	ldr	r2, [pc, #512]	; (4035e4 <_dtoa_r+0x4fa>)
  4033e2:	f009 030f 	and.w	r3, r9, #15
  4033e6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4033ea:	e9d3 0100 	ldrd	r0, r1, [r3]
  4033ee:	ea4f 1429 	mov.w	r4, r9, asr #4
  4033f2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  4033f6:	06e0      	lsls	r0, r4, #27
  4033f8:	d50c      	bpl.n	403414 <_dtoa_r+0x32a>
  4033fa:	4b7b      	ldr	r3, [pc, #492]	; (4035e8 <_dtoa_r+0x4fe>)
  4033fc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403400:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403404:	f7fe fca8 	bl	401d58 <__aeabi_ddiv>
  403408:	f004 040f 	and.w	r4, r4, #15
  40340c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403410:	2703      	movs	r7, #3
  403412:	e000      	b.n	403416 <_dtoa_r+0x32c>
  403414:	2702      	movs	r7, #2
  403416:	4d74      	ldr	r5, [pc, #464]	; (4035e8 <_dtoa_r+0x4fe>)
  403418:	b16c      	cbz	r4, 403436 <_dtoa_r+0x34c>
  40341a:	07e1      	lsls	r1, r4, #31
  40341c:	d508      	bpl.n	403430 <_dtoa_r+0x346>
  40341e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403422:	e9d5 2300 	ldrd	r2, r3, [r5]
  403426:	f7fe fb6d 	bl	401b04 <__aeabi_dmul>
  40342a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40342e:	3701      	adds	r7, #1
  403430:	1064      	asrs	r4, r4, #1
  403432:	3508      	adds	r5, #8
  403434:	e7f0      	b.n	403418 <_dtoa_r+0x32e>
  403436:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40343a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40343e:	f7fe fc8b 	bl	401d58 <__aeabi_ddiv>
  403442:	e01b      	b.n	40347c <_dtoa_r+0x392>
  403444:	f1c9 0400 	rsb	r4, r9, #0
  403448:	b1dc      	cbz	r4, 403482 <_dtoa_r+0x398>
  40344a:	4b66      	ldr	r3, [pc, #408]	; (4035e4 <_dtoa_r+0x4fa>)
  40344c:	4d66      	ldr	r5, [pc, #408]	; (4035e8 <_dtoa_r+0x4fe>)
  40344e:	f004 020f 	and.w	r2, r4, #15
  403452:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403456:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40345a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40345e:	f7fe fb51 	bl	401b04 <__aeabi_dmul>
  403462:	1124      	asrs	r4, r4, #4
  403464:	2702      	movs	r7, #2
  403466:	b14c      	cbz	r4, 40347c <_dtoa_r+0x392>
  403468:	07e2      	lsls	r2, r4, #31
  40346a:	d504      	bpl.n	403476 <_dtoa_r+0x38c>
  40346c:	e9d5 2300 	ldrd	r2, r3, [r5]
  403470:	3701      	adds	r7, #1
  403472:	f7fe fb47 	bl	401b04 <__aeabi_dmul>
  403476:	1064      	asrs	r4, r4, #1
  403478:	3508      	adds	r5, #8
  40347a:	e7f4      	b.n	403466 <_dtoa_r+0x37c>
  40347c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403480:	e000      	b.n	403484 <_dtoa_r+0x39a>
  403482:	2702      	movs	r7, #2
  403484:	9914      	ldr	r1, [sp, #80]	; 0x50
  403486:	b1e9      	cbz	r1, 4034c4 <_dtoa_r+0x3da>
  403488:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  40348c:	2200      	movs	r2, #0
  40348e:	4620      	mov	r0, r4
  403490:	4629      	mov	r1, r5
  403492:	4b56      	ldr	r3, [pc, #344]	; (4035ec <_dtoa_r+0x502>)
  403494:	f002 fa8c 	bl	4059b0 <__aeabi_dcmplt>
  403498:	b1c8      	cbz	r0, 4034ce <_dtoa_r+0x3e4>
  40349a:	9a07      	ldr	r2, [sp, #28]
  40349c:	b1e2      	cbz	r2, 4034d8 <_dtoa_r+0x3ee>
  40349e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4034a0:	2b00      	cmp	r3, #0
  4034a2:	f340 80f9 	ble.w	403698 <_dtoa_r+0x5ae>
  4034a6:	f109 30ff 	add.w	r0, r9, #4294967295
  4034aa:	9010      	str	r0, [sp, #64]	; 0x40
  4034ac:	4629      	mov	r1, r5
  4034ae:	4620      	mov	r0, r4
  4034b0:	2200      	movs	r2, #0
  4034b2:	4b4f      	ldr	r3, [pc, #316]	; (4035f0 <_dtoa_r+0x506>)
  4034b4:	f7fe fb26 	bl	401b04 <__aeabi_dmul>
  4034b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4034bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034be:	910c      	str	r1, [sp, #48]	; 0x30
  4034c0:	3701      	adds	r7, #1
  4034c2:	e00d      	b.n	4034e0 <_dtoa_r+0x3f6>
  4034c4:	9a07      	ldr	r2, [sp, #28]
  4034c6:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  4034ca:	920c      	str	r2, [sp, #48]	; 0x30
  4034cc:	e008      	b.n	4034e0 <_dtoa_r+0x3f6>
  4034ce:	9b07      	ldr	r3, [sp, #28]
  4034d0:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  4034d4:	930c      	str	r3, [sp, #48]	; 0x30
  4034d6:	e003      	b.n	4034e0 <_dtoa_r+0x3f6>
  4034d8:	9807      	ldr	r0, [sp, #28]
  4034da:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  4034de:	900c      	str	r0, [sp, #48]	; 0x30
  4034e0:	4638      	mov	r0, r7
  4034e2:	f7fe faa9 	bl	401a38 <__aeabi_i2d>
  4034e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4034ea:	f7fe fb0b 	bl	401b04 <__aeabi_dmul>
  4034ee:	2200      	movs	r2, #0
  4034f0:	4b40      	ldr	r3, [pc, #256]	; (4035f4 <_dtoa_r+0x50a>)
  4034f2:	f7fe f955 	bl	4017a0 <__adddf3>
  4034f6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4034f8:	4604      	mov	r4, r0
  4034fa:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4034fe:	b9cf      	cbnz	r7, 403534 <_dtoa_r+0x44a>
  403500:	2200      	movs	r2, #0
  403502:	4b3d      	ldr	r3, [pc, #244]	; (4035f8 <_dtoa_r+0x50e>)
  403504:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403508:	f7fe f948 	bl	40179c <__aeabi_dsub>
  40350c:	4622      	mov	r2, r4
  40350e:	462b      	mov	r3, r5
  403510:	4606      	mov	r6, r0
  403512:	460f      	mov	r7, r1
  403514:	f002 fa6a 	bl	4059ec <__aeabi_dcmpgt>
  403518:	2800      	cmp	r0, #0
  40351a:	f040 8252 	bne.w	4039c2 <_dtoa_r+0x8d8>
  40351e:	4622      	mov	r2, r4
  403520:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  403524:	4630      	mov	r0, r6
  403526:	4639      	mov	r1, r7
  403528:	f002 fa42 	bl	4059b0 <__aeabi_dcmplt>
  40352c:	2800      	cmp	r0, #0
  40352e:	f040 823e 	bne.w	4039ae <_dtoa_r+0x8c4>
  403532:	e0b1      	b.n	403698 <_dtoa_r+0x5ae>
  403534:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403536:	4b2b      	ldr	r3, [pc, #172]	; (4035e4 <_dtoa_r+0x4fa>)
  403538:	1e7a      	subs	r2, r7, #1
  40353a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  40353c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403540:	2f00      	cmp	r7, #0
  403542:	d05d      	beq.n	403600 <_dtoa_r+0x516>
  403544:	e9d3 2300 	ldrd	r2, r3, [r3]
  403548:	2000      	movs	r0, #0
  40354a:	492c      	ldr	r1, [pc, #176]	; (4035fc <_dtoa_r+0x512>)
  40354c:	f7fe fc04 	bl	401d58 <__aeabi_ddiv>
  403550:	4622      	mov	r2, r4
  403552:	462b      	mov	r3, r5
  403554:	f7fe f922 	bl	40179c <__aeabi_dsub>
  403558:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40355c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  403560:	4604      	mov	r4, r0
  403562:	460d      	mov	r5, r1
  403564:	4639      	mov	r1, r7
  403566:	4630      	mov	r0, r6
  403568:	f002 fa4a 	bl	405a00 <__aeabi_d2iz>
  40356c:	9002      	str	r0, [sp, #8]
  40356e:	f7fe fa63 	bl	401a38 <__aeabi_i2d>
  403572:	4602      	mov	r2, r0
  403574:	460b      	mov	r3, r1
  403576:	4630      	mov	r0, r6
  403578:	4639      	mov	r1, r7
  40357a:	f7fe f90f 	bl	40179c <__aeabi_dsub>
  40357e:	f8dd c008 	ldr.w	ip, [sp, #8]
  403582:	f10c 0330 	add.w	r3, ip, #48	; 0x30
  403586:	f808 3b01 	strb.w	r3, [r8], #1
  40358a:	4622      	mov	r2, r4
  40358c:	462b      	mov	r3, r5
  40358e:	4606      	mov	r6, r0
  403590:	460f      	mov	r7, r1
  403592:	f002 fa0d 	bl	4059b0 <__aeabi_dcmplt>
  403596:	2800      	cmp	r0, #0
  403598:	f040 833a 	bne.w	403c10 <_dtoa_r+0xb26>
  40359c:	4632      	mov	r2, r6
  40359e:	463b      	mov	r3, r7
  4035a0:	2000      	movs	r0, #0
  4035a2:	4912      	ldr	r1, [pc, #72]	; (4035ec <_dtoa_r+0x502>)
  4035a4:	f7fe f8fa 	bl	40179c <__aeabi_dsub>
  4035a8:	4622      	mov	r2, r4
  4035aa:	462b      	mov	r3, r5
  4035ac:	f002 fa00 	bl	4059b0 <__aeabi_dcmplt>
  4035b0:	2800      	cmp	r0, #0
  4035b2:	f040 80d4 	bne.w	40375e <_dtoa_r+0x674>
  4035b6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4035b8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4035ba:	ebc0 0308 	rsb	r3, r0, r8
  4035be:	428b      	cmp	r3, r1
  4035c0:	da6a      	bge.n	403698 <_dtoa_r+0x5ae>
  4035c2:	4620      	mov	r0, r4
  4035c4:	4629      	mov	r1, r5
  4035c6:	2200      	movs	r2, #0
  4035c8:	4b09      	ldr	r3, [pc, #36]	; (4035f0 <_dtoa_r+0x506>)
  4035ca:	f7fe fa9b 	bl	401b04 <__aeabi_dmul>
  4035ce:	2200      	movs	r2, #0
  4035d0:	4604      	mov	r4, r0
  4035d2:	460d      	mov	r5, r1
  4035d4:	4630      	mov	r0, r6
  4035d6:	4639      	mov	r1, r7
  4035d8:	4b05      	ldr	r3, [pc, #20]	; (4035f0 <_dtoa_r+0x506>)
  4035da:	f7fe fa93 	bl	401b04 <__aeabi_dmul>
  4035de:	4606      	mov	r6, r0
  4035e0:	460f      	mov	r7, r1
  4035e2:	e7bf      	b.n	403564 <_dtoa_r+0x47a>
  4035e4:	00406218 	.word	0x00406218
  4035e8:	00406308 	.word	0x00406308
  4035ec:	3ff00000 	.word	0x3ff00000
  4035f0:	40240000 	.word	0x40240000
  4035f4:	401c0000 	.word	0x401c0000
  4035f8:	40140000 	.word	0x40140000
  4035fc:	3fe00000 	.word	0x3fe00000
  403600:	4622      	mov	r2, r4
  403602:	e9d3 0100 	ldrd	r0, r1, [r3]
  403606:	462b      	mov	r3, r5
  403608:	f7fe fa7c 	bl	401b04 <__aeabi_dmul>
  40360c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  403610:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403612:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403614:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403618:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40361c:	4490      	add	r8, r2
  40361e:	4639      	mov	r1, r7
  403620:	4630      	mov	r0, r6
  403622:	f002 f9ed 	bl	405a00 <__aeabi_d2iz>
  403626:	4605      	mov	r5, r0
  403628:	f7fe fa06 	bl	401a38 <__aeabi_i2d>
  40362c:	3530      	adds	r5, #48	; 0x30
  40362e:	4602      	mov	r2, r0
  403630:	460b      	mov	r3, r1
  403632:	4630      	mov	r0, r6
  403634:	4639      	mov	r1, r7
  403636:	f7fe f8b1 	bl	40179c <__aeabi_dsub>
  40363a:	f804 5b01 	strb.w	r5, [r4], #1
  40363e:	4544      	cmp	r4, r8
  403640:	4606      	mov	r6, r0
  403642:	460f      	mov	r7, r1
  403644:	d121      	bne.n	40368a <_dtoa_r+0x5a0>
  403646:	2200      	movs	r2, #0
  403648:	4b87      	ldr	r3, [pc, #540]	; (403868 <_dtoa_r+0x77e>)
  40364a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40364e:	f7fe f8a7 	bl	4017a0 <__adddf3>
  403652:	4602      	mov	r2, r0
  403654:	460b      	mov	r3, r1
  403656:	4630      	mov	r0, r6
  403658:	4639      	mov	r1, r7
  40365a:	f002 f9c7 	bl	4059ec <__aeabi_dcmpgt>
  40365e:	2800      	cmp	r0, #0
  403660:	d17d      	bne.n	40375e <_dtoa_r+0x674>
  403662:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403666:	2000      	movs	r0, #0
  403668:	497f      	ldr	r1, [pc, #508]	; (403868 <_dtoa_r+0x77e>)
  40366a:	f7fe f897 	bl	40179c <__aeabi_dsub>
  40366e:	4602      	mov	r2, r0
  403670:	460b      	mov	r3, r1
  403672:	4630      	mov	r0, r6
  403674:	4639      	mov	r1, r7
  403676:	f002 f99b 	bl	4059b0 <__aeabi_dcmplt>
  40367a:	b168      	cbz	r0, 403698 <_dtoa_r+0x5ae>
  40367c:	46a0      	mov	r8, r4
  40367e:	3c01      	subs	r4, #1
  403680:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  403684:	2b30      	cmp	r3, #48	; 0x30
  403686:	d0f9      	beq.n	40367c <_dtoa_r+0x592>
  403688:	e2c2      	b.n	403c10 <_dtoa_r+0xb26>
  40368a:	2200      	movs	r2, #0
  40368c:	4b77      	ldr	r3, [pc, #476]	; (40386c <_dtoa_r+0x782>)
  40368e:	f7fe fa39 	bl	401b04 <__aeabi_dmul>
  403692:	4606      	mov	r6, r0
  403694:	460f      	mov	r7, r1
  403696:	e7c2      	b.n	40361e <_dtoa_r+0x534>
  403698:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40369c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4036a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4036a2:	2b00      	cmp	r3, #0
  4036a4:	db7c      	blt.n	4037a0 <_dtoa_r+0x6b6>
  4036a6:	f1b9 0f0e 	cmp.w	r9, #14
  4036aa:	dc79      	bgt.n	4037a0 <_dtoa_r+0x6b6>
  4036ac:	4b70      	ldr	r3, [pc, #448]	; (403870 <_dtoa_r+0x786>)
  4036ae:	9f25      	ldr	r7, [sp, #148]	; 0x94
  4036b0:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4036b4:	2f00      	cmp	r7, #0
  4036b6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4036ba:	da14      	bge.n	4036e6 <_dtoa_r+0x5fc>
  4036bc:	9f07      	ldr	r7, [sp, #28]
  4036be:	2f00      	cmp	r7, #0
  4036c0:	dc11      	bgt.n	4036e6 <_dtoa_r+0x5fc>
  4036c2:	f040 8176 	bne.w	4039b2 <_dtoa_r+0x8c8>
  4036c6:	4620      	mov	r0, r4
  4036c8:	4629      	mov	r1, r5
  4036ca:	2200      	movs	r2, #0
  4036cc:	4b69      	ldr	r3, [pc, #420]	; (403874 <_dtoa_r+0x78a>)
  4036ce:	f7fe fa19 	bl	401b04 <__aeabi_dmul>
  4036d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4036d6:	f002 f97f 	bl	4059d8 <__aeabi_dcmpge>
  4036da:	9d07      	ldr	r5, [sp, #28]
  4036dc:	462c      	mov	r4, r5
  4036de:	2800      	cmp	r0, #0
  4036e0:	f040 8169 	bne.w	4039b6 <_dtoa_r+0x8cc>
  4036e4:	e171      	b.n	4039ca <_dtoa_r+0x8e0>
  4036e6:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  4036ea:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4036ee:	4622      	mov	r2, r4
  4036f0:	462b      	mov	r3, r5
  4036f2:	4630      	mov	r0, r6
  4036f4:	4639      	mov	r1, r7
  4036f6:	f7fe fb2f 	bl	401d58 <__aeabi_ddiv>
  4036fa:	f002 f981 	bl	405a00 <__aeabi_d2iz>
  4036fe:	9004      	str	r0, [sp, #16]
  403700:	f7fe f99a 	bl	401a38 <__aeabi_i2d>
  403704:	4622      	mov	r2, r4
  403706:	462b      	mov	r3, r5
  403708:	f7fe f9fc 	bl	401b04 <__aeabi_dmul>
  40370c:	4602      	mov	r2, r0
  40370e:	460b      	mov	r3, r1
  403710:	4630      	mov	r0, r6
  403712:	4639      	mov	r1, r7
  403714:	f7fe f842 	bl	40179c <__aeabi_dsub>
  403718:	9f04      	ldr	r7, [sp, #16]
  40371a:	f107 0630 	add.w	r6, r7, #48	; 0x30
  40371e:	f808 6b01 	strb.w	r6, [r8], #1
  403722:	9f09      	ldr	r7, [sp, #36]	; 0x24
  403724:	ebc7 0608 	rsb	r6, r7, r8
  403728:	9f07      	ldr	r7, [sp, #28]
  40372a:	42be      	cmp	r6, r7
  40372c:	4602      	mov	r2, r0
  40372e:	460b      	mov	r3, r1
  403730:	d129      	bne.n	403786 <_dtoa_r+0x69c>
  403732:	f7fe f835 	bl	4017a0 <__adddf3>
  403736:	4622      	mov	r2, r4
  403738:	462b      	mov	r3, r5
  40373a:	4606      	mov	r6, r0
  40373c:	460f      	mov	r7, r1
  40373e:	f002 f955 	bl	4059ec <__aeabi_dcmpgt>
  403742:	b970      	cbnz	r0, 403762 <_dtoa_r+0x678>
  403744:	4630      	mov	r0, r6
  403746:	4639      	mov	r1, r7
  403748:	4622      	mov	r2, r4
  40374a:	462b      	mov	r3, r5
  40374c:	f002 f926 	bl	40599c <__aeabi_dcmpeq>
  403750:	2800      	cmp	r0, #0
  403752:	f000 825f 	beq.w	403c14 <_dtoa_r+0xb2a>
  403756:	9f04      	ldr	r7, [sp, #16]
  403758:	07fb      	lsls	r3, r7, #31
  40375a:	d402      	bmi.n	403762 <_dtoa_r+0x678>
  40375c:	e25a      	b.n	403c14 <_dtoa_r+0xb2a>
  40375e:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  403762:	4643      	mov	r3, r8
  403764:	4698      	mov	r8, r3
  403766:	3b01      	subs	r3, #1
  403768:	f818 2c01 	ldrb.w	r2, [r8, #-1]
  40376c:	2a39      	cmp	r2, #57	; 0x39
  40376e:	d106      	bne.n	40377e <_dtoa_r+0x694>
  403770:	9f09      	ldr	r7, [sp, #36]	; 0x24
  403772:	429f      	cmp	r7, r3
  403774:	d1f6      	bne.n	403764 <_dtoa_r+0x67a>
  403776:	2230      	movs	r2, #48	; 0x30
  403778:	f109 0901 	add.w	r9, r9, #1
  40377c:	703a      	strb	r2, [r7, #0]
  40377e:	781a      	ldrb	r2, [r3, #0]
  403780:	3201      	adds	r2, #1
  403782:	701a      	strb	r2, [r3, #0]
  403784:	e246      	b.n	403c14 <_dtoa_r+0xb2a>
  403786:	2200      	movs	r2, #0
  403788:	4b38      	ldr	r3, [pc, #224]	; (40386c <_dtoa_r+0x782>)
  40378a:	f7fe f9bb 	bl	401b04 <__aeabi_dmul>
  40378e:	2200      	movs	r2, #0
  403790:	2300      	movs	r3, #0
  403792:	4606      	mov	r6, r0
  403794:	460f      	mov	r7, r1
  403796:	f002 f901 	bl	40599c <__aeabi_dcmpeq>
  40379a:	2800      	cmp	r0, #0
  40379c:	d0a7      	beq.n	4036ee <_dtoa_r+0x604>
  40379e:	e239      	b.n	403c14 <_dtoa_r+0xb2a>
  4037a0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  4037a2:	2f00      	cmp	r7, #0
  4037a4:	d030      	beq.n	403808 <_dtoa_r+0x71e>
  4037a6:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4037a8:	2f01      	cmp	r7, #1
  4037aa:	dc0a      	bgt.n	4037c2 <_dtoa_r+0x6d8>
  4037ac:	9f15      	ldr	r7, [sp, #84]	; 0x54
  4037ae:	b117      	cbz	r7, 4037b6 <_dtoa_r+0x6cc>
  4037b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4037b4:	e002      	b.n	4037bc <_dtoa_r+0x6d2>
  4037b6:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4037b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4037bc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4037be:	9e08      	ldr	r6, [sp, #32]
  4037c0:	e016      	b.n	4037f0 <_dtoa_r+0x706>
  4037c2:	9f07      	ldr	r7, [sp, #28]
  4037c4:	1e7d      	subs	r5, r7, #1
  4037c6:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4037c8:	42af      	cmp	r7, r5
  4037ca:	db01      	blt.n	4037d0 <_dtoa_r+0x6e6>
  4037cc:	1b7d      	subs	r5, r7, r5
  4037ce:	e006      	b.n	4037de <_dtoa_r+0x6f4>
  4037d0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4037d2:	950e      	str	r5, [sp, #56]	; 0x38
  4037d4:	1beb      	subs	r3, r5, r7
  4037d6:	9f11      	ldr	r7, [sp, #68]	; 0x44
  4037d8:	441f      	add	r7, r3
  4037da:	9711      	str	r7, [sp, #68]	; 0x44
  4037dc:	2500      	movs	r5, #0
  4037de:	9f07      	ldr	r7, [sp, #28]
  4037e0:	2f00      	cmp	r7, #0
  4037e2:	da03      	bge.n	4037ec <_dtoa_r+0x702>
  4037e4:	9808      	ldr	r0, [sp, #32]
  4037e6:	2300      	movs	r3, #0
  4037e8:	1bc6      	subs	r6, r0, r7
  4037ea:	e001      	b.n	4037f0 <_dtoa_r+0x706>
  4037ec:	9e08      	ldr	r6, [sp, #32]
  4037ee:	9b07      	ldr	r3, [sp, #28]
  4037f0:	9f08      	ldr	r7, [sp, #32]
  4037f2:	441f      	add	r7, r3
  4037f4:	9708      	str	r7, [sp, #32]
  4037f6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4037f8:	4650      	mov	r0, sl
  4037fa:	441f      	add	r7, r3
  4037fc:	2101      	movs	r1, #1
  4037fe:	970a      	str	r7, [sp, #40]	; 0x28
  403800:	f000 feb8 	bl	404574 <__i2b>
  403804:	4604      	mov	r4, r0
  403806:	e002      	b.n	40380e <_dtoa_r+0x724>
  403808:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40380a:	9e08      	ldr	r6, [sp, #32]
  40380c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40380e:	b16e      	cbz	r6, 40382c <_dtoa_r+0x742>
  403810:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403812:	2f00      	cmp	r7, #0
  403814:	dd0a      	ble.n	40382c <_dtoa_r+0x742>
  403816:	463b      	mov	r3, r7
  403818:	9f08      	ldr	r7, [sp, #32]
  40381a:	42b3      	cmp	r3, r6
  40381c:	bfa8      	it	ge
  40381e:	4633      	movge	r3, r6
  403820:	1aff      	subs	r7, r7, r3
  403822:	9708      	str	r7, [sp, #32]
  403824:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403826:	1aff      	subs	r7, r7, r3
  403828:	1af6      	subs	r6, r6, r3
  40382a:	970a      	str	r7, [sp, #40]	; 0x28
  40382c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40382e:	2f00      	cmp	r7, #0
  403830:	dd28      	ble.n	403884 <_dtoa_r+0x79a>
  403832:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  403834:	b307      	cbz	r7, 403878 <_dtoa_r+0x78e>
  403836:	2d00      	cmp	r5, #0
  403838:	dd10      	ble.n	40385c <_dtoa_r+0x772>
  40383a:	4621      	mov	r1, r4
  40383c:	462a      	mov	r2, r5
  40383e:	4650      	mov	r0, sl
  403840:	f000 ff39 	bl	4046b6 <__pow5mult>
  403844:	4604      	mov	r4, r0
  403846:	465a      	mov	r2, fp
  403848:	4621      	mov	r1, r4
  40384a:	4650      	mov	r0, sl
  40384c:	f000 fe9b 	bl	404586 <__multiply>
  403850:	4659      	mov	r1, fp
  403852:	4607      	mov	r7, r0
  403854:	4650      	mov	r0, sl
  403856:	f000 fdbb 	bl	4043d0 <_Bfree>
  40385a:	46bb      	mov	fp, r7
  40385c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40385e:	1b7a      	subs	r2, r7, r5
  403860:	d010      	beq.n	403884 <_dtoa_r+0x79a>
  403862:	4650      	mov	r0, sl
  403864:	4659      	mov	r1, fp
  403866:	e00a      	b.n	40387e <_dtoa_r+0x794>
  403868:	3fe00000 	.word	0x3fe00000
  40386c:	40240000 	.word	0x40240000
  403870:	00406218 	.word	0x00406218
  403874:	40140000 	.word	0x40140000
  403878:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40387a:	4650      	mov	r0, sl
  40387c:	4659      	mov	r1, fp
  40387e:	f000 ff1a 	bl	4046b6 <__pow5mult>
  403882:	4683      	mov	fp, r0
  403884:	4650      	mov	r0, sl
  403886:	2101      	movs	r1, #1
  403888:	f000 fe74 	bl	404574 <__i2b>
  40388c:	9f11      	ldr	r7, [sp, #68]	; 0x44
  40388e:	2f00      	cmp	r7, #0
  403890:	4605      	mov	r5, r0
  403892:	dd05      	ble.n	4038a0 <_dtoa_r+0x7b6>
  403894:	4629      	mov	r1, r5
  403896:	4650      	mov	r0, sl
  403898:	463a      	mov	r2, r7
  40389a:	f000 ff0c 	bl	4046b6 <__pow5mult>
  40389e:	4605      	mov	r5, r0
  4038a0:	9f24      	ldr	r7, [sp, #144]	; 0x90
  4038a2:	2f01      	cmp	r7, #1
  4038a4:	dc12      	bgt.n	4038cc <_dtoa_r+0x7e2>
  4038a6:	9804      	ldr	r0, [sp, #16]
  4038a8:	b980      	cbnz	r0, 4038cc <_dtoa_r+0x7e2>
  4038aa:	9905      	ldr	r1, [sp, #20]
  4038ac:	f3c1 0313 	ubfx	r3, r1, #0, #20
  4038b0:	b973      	cbnz	r3, 4038d0 <_dtoa_r+0x7e6>
  4038b2:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  4038b6:	0d3f      	lsrs	r7, r7, #20
  4038b8:	053f      	lsls	r7, r7, #20
  4038ba:	b157      	cbz	r7, 4038d2 <_dtoa_r+0x7e8>
  4038bc:	9f08      	ldr	r7, [sp, #32]
  4038be:	3701      	adds	r7, #1
  4038c0:	9708      	str	r7, [sp, #32]
  4038c2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4038c4:	3701      	adds	r7, #1
  4038c6:	970a      	str	r7, [sp, #40]	; 0x28
  4038c8:	2701      	movs	r7, #1
  4038ca:	e002      	b.n	4038d2 <_dtoa_r+0x7e8>
  4038cc:	2700      	movs	r7, #0
  4038ce:	e000      	b.n	4038d2 <_dtoa_r+0x7e8>
  4038d0:	9f04      	ldr	r7, [sp, #16]
  4038d2:	9811      	ldr	r0, [sp, #68]	; 0x44
  4038d4:	b140      	cbz	r0, 4038e8 <_dtoa_r+0x7fe>
  4038d6:	692b      	ldr	r3, [r5, #16]
  4038d8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4038dc:	6918      	ldr	r0, [r3, #16]
  4038de:	f000 fdfc 	bl	4044da <__hi0bits>
  4038e2:	f1c0 0020 	rsb	r0, r0, #32
  4038e6:	e000      	b.n	4038ea <_dtoa_r+0x800>
  4038e8:	2001      	movs	r0, #1
  4038ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038ec:	4403      	add	r3, r0
  4038ee:	f013 031f 	ands.w	r3, r3, #31
  4038f2:	d00f      	beq.n	403914 <_dtoa_r+0x82a>
  4038f4:	f1c3 0220 	rsb	r2, r3, #32
  4038f8:	2a04      	cmp	r2, #4
  4038fa:	dd09      	ble.n	403910 <_dtoa_r+0x826>
  4038fc:	9908      	ldr	r1, [sp, #32]
  4038fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403900:	f1c3 031c 	rsb	r3, r3, #28
  403904:	4419      	add	r1, r3
  403906:	441a      	add	r2, r3
  403908:	9108      	str	r1, [sp, #32]
  40390a:	441e      	add	r6, r3
  40390c:	920a      	str	r2, [sp, #40]	; 0x28
  40390e:	e009      	b.n	403924 <_dtoa_r+0x83a>
  403910:	d008      	beq.n	403924 <_dtoa_r+0x83a>
  403912:	4613      	mov	r3, r2
  403914:	9808      	ldr	r0, [sp, #32]
  403916:	990a      	ldr	r1, [sp, #40]	; 0x28
  403918:	331c      	adds	r3, #28
  40391a:	4418      	add	r0, r3
  40391c:	4419      	add	r1, r3
  40391e:	9008      	str	r0, [sp, #32]
  403920:	441e      	add	r6, r3
  403922:	910a      	str	r1, [sp, #40]	; 0x28
  403924:	9a08      	ldr	r2, [sp, #32]
  403926:	2a00      	cmp	r2, #0
  403928:	dd04      	ble.n	403934 <_dtoa_r+0x84a>
  40392a:	4659      	mov	r1, fp
  40392c:	4650      	mov	r0, sl
  40392e:	f000 ff01 	bl	404734 <__lshift>
  403932:	4683      	mov	fp, r0
  403934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403936:	2b00      	cmp	r3, #0
  403938:	dd05      	ble.n	403946 <_dtoa_r+0x85c>
  40393a:	4629      	mov	r1, r5
  40393c:	4650      	mov	r0, sl
  40393e:	461a      	mov	r2, r3
  403940:	f000 fef8 	bl	404734 <__lshift>
  403944:	4605      	mov	r5, r0
  403946:	9814      	ldr	r0, [sp, #80]	; 0x50
  403948:	b1e0      	cbz	r0, 403984 <_dtoa_r+0x89a>
  40394a:	4658      	mov	r0, fp
  40394c:	4629      	mov	r1, r5
  40394e:	f000 ff44 	bl	4047da <__mcmp>
  403952:	2800      	cmp	r0, #0
  403954:	da16      	bge.n	403984 <_dtoa_r+0x89a>
  403956:	4659      	mov	r1, fp
  403958:	4650      	mov	r0, sl
  40395a:	220a      	movs	r2, #10
  40395c:	2300      	movs	r3, #0
  40395e:	f000 fd40 	bl	4043e2 <__multadd>
  403962:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403964:	f109 39ff 	add.w	r9, r9, #4294967295
  403968:	4683      	mov	fp, r0
  40396a:	b149      	cbz	r1, 403980 <_dtoa_r+0x896>
  40396c:	4621      	mov	r1, r4
  40396e:	220a      	movs	r2, #10
  403970:	4650      	mov	r0, sl
  403972:	2300      	movs	r3, #0
  403974:	f000 fd35 	bl	4043e2 <__multadd>
  403978:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40397a:	9207      	str	r2, [sp, #28]
  40397c:	4604      	mov	r4, r0
  40397e:	e001      	b.n	403984 <_dtoa_r+0x89a>
  403980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403982:	9307      	str	r3, [sp, #28]
  403984:	9807      	ldr	r0, [sp, #28]
  403986:	2800      	cmp	r0, #0
  403988:	dc29      	bgt.n	4039de <_dtoa_r+0x8f4>
  40398a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40398c:	2902      	cmp	r1, #2
  40398e:	dd26      	ble.n	4039de <_dtoa_r+0x8f4>
  403990:	b988      	cbnz	r0, 4039b6 <_dtoa_r+0x8cc>
  403992:	4629      	mov	r1, r5
  403994:	2205      	movs	r2, #5
  403996:	9b07      	ldr	r3, [sp, #28]
  403998:	4650      	mov	r0, sl
  40399a:	f000 fd22 	bl	4043e2 <__multadd>
  40399e:	4605      	mov	r5, r0
  4039a0:	4629      	mov	r1, r5
  4039a2:	4658      	mov	r0, fp
  4039a4:	f000 ff19 	bl	4047da <__mcmp>
  4039a8:	2800      	cmp	r0, #0
  4039aa:	dc0e      	bgt.n	4039ca <_dtoa_r+0x8e0>
  4039ac:	e003      	b.n	4039b6 <_dtoa_r+0x8cc>
  4039ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4039b0:	e000      	b.n	4039b4 <_dtoa_r+0x8ca>
  4039b2:	2500      	movs	r5, #0
  4039b4:	462c      	mov	r4, r5
  4039b6:	9f25      	ldr	r7, [sp, #148]	; 0x94
  4039b8:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  4039bc:	ea6f 0907 	mvn.w	r9, r7
  4039c0:	e00a      	b.n	4039d8 <_dtoa_r+0x8ee>
  4039c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4039c4:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  4039c8:	462c      	mov	r4, r5
  4039ca:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4039cc:	2331      	movs	r3, #49	; 0x31
  4039ce:	f107 0801 	add.w	r8, r7, #1
  4039d2:	703b      	strb	r3, [r7, #0]
  4039d4:	f109 0901 	add.w	r9, r9, #1
  4039d8:	4627      	mov	r7, r4
  4039da:	2400      	movs	r4, #0
  4039dc:	e107      	b.n	403bee <_dtoa_r+0xb04>
  4039de:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4039e0:	2800      	cmp	r0, #0
  4039e2:	f000 80bb 	beq.w	403b5c <_dtoa_r+0xa72>
  4039e6:	2e00      	cmp	r6, #0
  4039e8:	dd05      	ble.n	4039f6 <_dtoa_r+0x90c>
  4039ea:	4621      	mov	r1, r4
  4039ec:	4650      	mov	r0, sl
  4039ee:	4632      	mov	r2, r6
  4039f0:	f000 fea0 	bl	404734 <__lshift>
  4039f4:	4604      	mov	r4, r0
  4039f6:	b19f      	cbz	r7, 403a20 <_dtoa_r+0x936>
  4039f8:	6861      	ldr	r1, [r4, #4]
  4039fa:	4650      	mov	r0, sl
  4039fc:	f000 fcc2 	bl	404384 <_Balloc>
  403a00:	6922      	ldr	r2, [r4, #16]
  403a02:	3202      	adds	r2, #2
  403a04:	4606      	mov	r6, r0
  403a06:	f104 010c 	add.w	r1, r4, #12
  403a0a:	0092      	lsls	r2, r2, #2
  403a0c:	300c      	adds	r0, #12
  403a0e:	f000 fc92 	bl	404336 <memcpy>
  403a12:	4650      	mov	r0, sl
  403a14:	4631      	mov	r1, r6
  403a16:	2201      	movs	r2, #1
  403a18:	f000 fe8c 	bl	404734 <__lshift>
  403a1c:	4607      	mov	r7, r0
  403a1e:	e000      	b.n	403a22 <_dtoa_r+0x938>
  403a20:	4627      	mov	r7, r4
  403a22:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403a24:	4629      	mov	r1, r5
  403a26:	4658      	mov	r0, fp
  403a28:	f7ff fad2 	bl	402fd0 <quorem>
  403a2c:	4621      	mov	r1, r4
  403a2e:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  403a32:	4680      	mov	r8, r0
  403a34:	4658      	mov	r0, fp
  403a36:	f8cd c008 	str.w	ip, [sp, #8]
  403a3a:	f000 fece 	bl	4047da <__mcmp>
  403a3e:	463a      	mov	r2, r7
  403a40:	9008      	str	r0, [sp, #32]
  403a42:	4629      	mov	r1, r5
  403a44:	4650      	mov	r0, sl
  403a46:	f000 fee5 	bl	404814 <__mdiff>
  403a4a:	68c3      	ldr	r3, [r0, #12]
  403a4c:	f8dd c008 	ldr.w	ip, [sp, #8]
  403a50:	4602      	mov	r2, r0
  403a52:	b94b      	cbnz	r3, 403a68 <_dtoa_r+0x97e>
  403a54:	4611      	mov	r1, r2
  403a56:	4658      	mov	r0, fp
  403a58:	9203      	str	r2, [sp, #12]
  403a5a:	f000 febe 	bl	4047da <__mcmp>
  403a5e:	9a03      	ldr	r2, [sp, #12]
  403a60:	f8dd c008 	ldr.w	ip, [sp, #8]
  403a64:	4603      	mov	r3, r0
  403a66:	e000      	b.n	403a6a <_dtoa_r+0x980>
  403a68:	2301      	movs	r3, #1
  403a6a:	4650      	mov	r0, sl
  403a6c:	4611      	mov	r1, r2
  403a6e:	9303      	str	r3, [sp, #12]
  403a70:	f8cd c008 	str.w	ip, [sp, #8]
  403a74:	f000 fcac 	bl	4043d0 <_Bfree>
  403a78:	9b03      	ldr	r3, [sp, #12]
  403a7a:	f8dd c008 	ldr.w	ip, [sp, #8]
  403a7e:	b963      	cbnz	r3, 403a9a <_dtoa_r+0x9b0>
  403a80:	9924      	ldr	r1, [sp, #144]	; 0x90
  403a82:	b951      	cbnz	r1, 403a9a <_dtoa_r+0x9b0>
  403a84:	9804      	ldr	r0, [sp, #16]
  403a86:	f000 0201 	and.w	r2, r0, #1
  403a8a:	b932      	cbnz	r2, 403a9a <_dtoa_r+0x9b0>
  403a8c:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403a90:	d035      	beq.n	403afe <_dtoa_r+0xa14>
  403a92:	9b08      	ldr	r3, [sp, #32]
  403a94:	2b00      	cmp	r3, #0
  403a96:	dc24      	bgt.n	403ae2 <_dtoa_r+0x9f8>
  403a98:	e025      	b.n	403ae6 <_dtoa_r+0x9fc>
  403a9a:	9808      	ldr	r0, [sp, #32]
  403a9c:	2800      	cmp	r0, #0
  403a9e:	da02      	bge.n	403aa6 <_dtoa_r+0x9bc>
  403aa0:	2b00      	cmp	r3, #0
  403aa2:	dc08      	bgt.n	403ab6 <_dtoa_r+0x9cc>
  403aa4:	e01f      	b.n	403ae6 <_dtoa_r+0x9fc>
  403aa6:	d123      	bne.n	403af0 <_dtoa_r+0xa06>
  403aa8:	9924      	ldr	r1, [sp, #144]	; 0x90
  403aaa:	bb09      	cbnz	r1, 403af0 <_dtoa_r+0xa06>
  403aac:	9804      	ldr	r0, [sp, #16]
  403aae:	f000 0201 	and.w	r2, r0, #1
  403ab2:	b9ea      	cbnz	r2, 403af0 <_dtoa_r+0xa06>
  403ab4:	e7f4      	b.n	403aa0 <_dtoa_r+0x9b6>
  403ab6:	4659      	mov	r1, fp
  403ab8:	2201      	movs	r2, #1
  403aba:	4650      	mov	r0, sl
  403abc:	f8cd c008 	str.w	ip, [sp, #8]
  403ac0:	f000 fe38 	bl	404734 <__lshift>
  403ac4:	4629      	mov	r1, r5
  403ac6:	4683      	mov	fp, r0
  403ac8:	f000 fe87 	bl	4047da <__mcmp>
  403acc:	2800      	cmp	r0, #0
  403ace:	f8dd c008 	ldr.w	ip, [sp, #8]
  403ad2:	dc03      	bgt.n	403adc <_dtoa_r+0x9f2>
  403ad4:	d107      	bne.n	403ae6 <_dtoa_r+0x9fc>
  403ad6:	f01c 0f01 	tst.w	ip, #1
  403ada:	d004      	beq.n	403ae6 <_dtoa_r+0x9fc>
  403adc:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403ae0:	d00d      	beq.n	403afe <_dtoa_r+0xa14>
  403ae2:	f108 0c31 	add.w	ip, r8, #49	; 0x31
  403ae6:	f106 0801 	add.w	r8, r6, #1
  403aea:	f886 c000 	strb.w	ip, [r6]
  403aee:	e07e      	b.n	403bee <_dtoa_r+0xb04>
  403af0:	2b00      	cmp	r3, #0
  403af2:	f106 0801 	add.w	r8, r6, #1
  403af6:	dd09      	ble.n	403b0c <_dtoa_r+0xa22>
  403af8:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403afc:	d103      	bne.n	403b06 <_dtoa_r+0xa1c>
  403afe:	2339      	movs	r3, #57	; 0x39
  403b00:	7033      	strb	r3, [r6, #0]
  403b02:	3601      	adds	r6, #1
  403b04:	e05b      	b.n	403bbe <_dtoa_r+0xad4>
  403b06:	f10c 0301 	add.w	r3, ip, #1
  403b0a:	e068      	b.n	403bde <_dtoa_r+0xaf4>
  403b0c:	9909      	ldr	r1, [sp, #36]	; 0x24
  403b0e:	9a07      	ldr	r2, [sp, #28]
  403b10:	4646      	mov	r6, r8
  403b12:	ebc1 0308 	rsb	r3, r1, r8
  403b16:	4293      	cmp	r3, r2
  403b18:	f806 cc01 	strb.w	ip, [r6, #-1]
  403b1c:	d03c      	beq.n	403b98 <_dtoa_r+0xaae>
  403b1e:	4659      	mov	r1, fp
  403b20:	220a      	movs	r2, #10
  403b22:	2300      	movs	r3, #0
  403b24:	4650      	mov	r0, sl
  403b26:	f000 fc5c 	bl	4043e2 <__multadd>
  403b2a:	42bc      	cmp	r4, r7
  403b2c:	4683      	mov	fp, r0
  403b2e:	4621      	mov	r1, r4
  403b30:	4650      	mov	r0, sl
  403b32:	f04f 020a 	mov.w	r2, #10
  403b36:	f04f 0300 	mov.w	r3, #0
  403b3a:	d104      	bne.n	403b46 <_dtoa_r+0xa5c>
  403b3c:	f000 fc51 	bl	4043e2 <__multadd>
  403b40:	4604      	mov	r4, r0
  403b42:	4607      	mov	r7, r0
  403b44:	e76e      	b.n	403a24 <_dtoa_r+0x93a>
  403b46:	f000 fc4c 	bl	4043e2 <__multadd>
  403b4a:	4639      	mov	r1, r7
  403b4c:	4604      	mov	r4, r0
  403b4e:	220a      	movs	r2, #10
  403b50:	4650      	mov	r0, sl
  403b52:	2300      	movs	r3, #0
  403b54:	f000 fc45 	bl	4043e2 <__multadd>
  403b58:	4607      	mov	r7, r0
  403b5a:	e763      	b.n	403a24 <_dtoa_r+0x93a>
  403b5c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  403b5e:	4658      	mov	r0, fp
  403b60:	4629      	mov	r1, r5
  403b62:	f7ff fa35 	bl	402fd0 <quorem>
  403b66:	9f09      	ldr	r7, [sp, #36]	; 0x24
  403b68:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  403b6c:	f807 c006 	strb.w	ip, [r7, r6]
  403b70:	9f07      	ldr	r7, [sp, #28]
  403b72:	3601      	adds	r6, #1
  403b74:	42be      	cmp	r6, r7
  403b76:	db07      	blt.n	403b88 <_dtoa_r+0xa9e>
  403b78:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403b7a:	2f01      	cmp	r7, #1
  403b7c:	bfac      	ite	ge
  403b7e:	19f6      	addge	r6, r6, r7
  403b80:	3601      	addlt	r6, #1
  403b82:	4627      	mov	r7, r4
  403b84:	2400      	movs	r4, #0
  403b86:	e007      	b.n	403b98 <_dtoa_r+0xaae>
  403b88:	4659      	mov	r1, fp
  403b8a:	4650      	mov	r0, sl
  403b8c:	220a      	movs	r2, #10
  403b8e:	2300      	movs	r3, #0
  403b90:	f000 fc27 	bl	4043e2 <__multadd>
  403b94:	4683      	mov	fp, r0
  403b96:	e7e2      	b.n	403b5e <_dtoa_r+0xa74>
  403b98:	4659      	mov	r1, fp
  403b9a:	2201      	movs	r2, #1
  403b9c:	4650      	mov	r0, sl
  403b9e:	f8cd c008 	str.w	ip, [sp, #8]
  403ba2:	f000 fdc7 	bl	404734 <__lshift>
  403ba6:	4629      	mov	r1, r5
  403ba8:	4683      	mov	fp, r0
  403baa:	f000 fe16 	bl	4047da <__mcmp>
  403bae:	2800      	cmp	r0, #0
  403bb0:	f8dd c008 	ldr.w	ip, [sp, #8]
  403bb4:	dc03      	bgt.n	403bbe <_dtoa_r+0xad4>
  403bb6:	d114      	bne.n	403be2 <_dtoa_r+0xaf8>
  403bb8:	f01c 0f01 	tst.w	ip, #1
  403bbc:	d011      	beq.n	403be2 <_dtoa_r+0xaf8>
  403bbe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  403bc2:	2b39      	cmp	r3, #57	; 0x39
  403bc4:	46b0      	mov	r8, r6
  403bc6:	f106 36ff 	add.w	r6, r6, #4294967295
  403bca:	d107      	bne.n	403bdc <_dtoa_r+0xaf2>
  403bcc:	9809      	ldr	r0, [sp, #36]	; 0x24
  403bce:	42b0      	cmp	r0, r6
  403bd0:	d1f5      	bne.n	403bbe <_dtoa_r+0xad4>
  403bd2:	2331      	movs	r3, #49	; 0x31
  403bd4:	f109 0901 	add.w	r9, r9, #1
  403bd8:	7003      	strb	r3, [r0, #0]
  403bda:	e008      	b.n	403bee <_dtoa_r+0xb04>
  403bdc:	3301      	adds	r3, #1
  403bde:	7033      	strb	r3, [r6, #0]
  403be0:	e005      	b.n	403bee <_dtoa_r+0xb04>
  403be2:	46b0      	mov	r8, r6
  403be4:	3e01      	subs	r6, #1
  403be6:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  403bea:	2b30      	cmp	r3, #48	; 0x30
  403bec:	d0f9      	beq.n	403be2 <_dtoa_r+0xaf8>
  403bee:	4650      	mov	r0, sl
  403bf0:	4629      	mov	r1, r5
  403bf2:	f000 fbed 	bl	4043d0 <_Bfree>
  403bf6:	b16f      	cbz	r7, 403c14 <_dtoa_r+0xb2a>
  403bf8:	b12c      	cbz	r4, 403c06 <_dtoa_r+0xb1c>
  403bfa:	42bc      	cmp	r4, r7
  403bfc:	d003      	beq.n	403c06 <_dtoa_r+0xb1c>
  403bfe:	4650      	mov	r0, sl
  403c00:	4621      	mov	r1, r4
  403c02:	f000 fbe5 	bl	4043d0 <_Bfree>
  403c06:	4650      	mov	r0, sl
  403c08:	4639      	mov	r1, r7
  403c0a:	f000 fbe1 	bl	4043d0 <_Bfree>
  403c0e:	e001      	b.n	403c14 <_dtoa_r+0xb2a>
  403c10:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  403c14:	4650      	mov	r0, sl
  403c16:	4659      	mov	r1, fp
  403c18:	f000 fbda 	bl	4043d0 <_Bfree>
  403c1c:	2300      	movs	r3, #0
  403c1e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403c20:	f888 3000 	strb.w	r3, [r8]
  403c24:	f109 0301 	add.w	r3, r9, #1
  403c28:	603b      	str	r3, [r7, #0]
  403c2a:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  403c2c:	b127      	cbz	r7, 403c38 <_dtoa_r+0xb4e>
  403c2e:	f8c7 8000 	str.w	r8, [r7]
  403c32:	e001      	b.n	403c38 <_dtoa_r+0xb4e>
  403c34:	4802      	ldr	r0, [pc, #8]	; (403c40 <_dtoa_r+0xb56>)
  403c36:	e000      	b.n	403c3a <_dtoa_r+0xb50>
  403c38:	9809      	ldr	r0, [sp, #36]	; 0x24
  403c3a:	b01b      	add	sp, #108	; 0x6c
  403c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c40:	004061f0 	.word	0x004061f0
  403c44:	f3af 8000 	nop.w

00403c48 <__libc_fini_array>:
  403c48:	b538      	push	{r3, r4, r5, lr}
  403c4a:	4d08      	ldr	r5, [pc, #32]	; (403c6c <__libc_fini_array+0x24>)
  403c4c:	4c08      	ldr	r4, [pc, #32]	; (403c70 <__libc_fini_array+0x28>)
  403c4e:	1b64      	subs	r4, r4, r5
  403c50:	10a4      	asrs	r4, r4, #2
  403c52:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  403c56:	b124      	cbz	r4, 403c62 <__libc_fini_array+0x1a>
  403c58:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403c5c:	3c01      	subs	r4, #1
  403c5e:	4798      	blx	r3
  403c60:	e7f9      	b.n	403c56 <__libc_fini_array+0xe>
  403c62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403c66:	f002 bb7d 	b.w	406364 <_fini>
  403c6a:	bf00      	nop
  403c6c:	00406370 	.word	0x00406370
  403c70:	00406374 	.word	0x00406374

00403c74 <_malloc_trim_r>:
  403c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403c76:	4d23      	ldr	r5, [pc, #140]	; (403d04 <_malloc_trim_r+0x90>)
  403c78:	460e      	mov	r6, r1
  403c7a:	4604      	mov	r4, r0
  403c7c:	f000 fb7f 	bl	40437e <__malloc_lock>
  403c80:	68ab      	ldr	r3, [r5, #8]
  403c82:	685f      	ldr	r7, [r3, #4]
  403c84:	f027 0703 	bic.w	r7, r7, #3
  403c88:	1bbe      	subs	r6, r7, r6
  403c8a:	f606 76ef 	addw	r6, r6, #4079	; 0xfef
  403c8e:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  403c92:	f026 060f 	bic.w	r6, r6, #15
  403c96:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  403c9a:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  403c9e:	da04      	bge.n	403caa <_malloc_trim_r+0x36>
  403ca0:	4620      	mov	r0, r4
  403ca2:	f000 fb6d 	bl	404380 <__malloc_unlock>
  403ca6:	2000      	movs	r0, #0
  403ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403caa:	4620      	mov	r0, r4
  403cac:	2100      	movs	r1, #0
  403cae:	f001 f91d 	bl	404eec <_sbrk_r>
  403cb2:	68ab      	ldr	r3, [r5, #8]
  403cb4:	443b      	add	r3, r7
  403cb6:	4298      	cmp	r0, r3
  403cb8:	d1f2      	bne.n	403ca0 <_malloc_trim_r+0x2c>
  403cba:	4620      	mov	r0, r4
  403cbc:	4271      	negs	r1, r6
  403cbe:	f001 f915 	bl	404eec <_sbrk_r>
  403cc2:	3001      	adds	r0, #1
  403cc4:	d110      	bne.n	403ce8 <_malloc_trim_r+0x74>
  403cc6:	4620      	mov	r0, r4
  403cc8:	2100      	movs	r1, #0
  403cca:	f001 f90f 	bl	404eec <_sbrk_r>
  403cce:	68ab      	ldr	r3, [r5, #8]
  403cd0:	1ac2      	subs	r2, r0, r3
  403cd2:	2a0f      	cmp	r2, #15
  403cd4:	dde4      	ble.n	403ca0 <_malloc_trim_r+0x2c>
  403cd6:	490c      	ldr	r1, [pc, #48]	; (403d08 <_malloc_trim_r+0x94>)
  403cd8:	6809      	ldr	r1, [r1, #0]
  403cda:	1a40      	subs	r0, r0, r1
  403cdc:	490b      	ldr	r1, [pc, #44]	; (403d0c <_malloc_trim_r+0x98>)
  403cde:	f042 0201 	orr.w	r2, r2, #1
  403ce2:	6008      	str	r0, [r1, #0]
  403ce4:	605a      	str	r2, [r3, #4]
  403ce6:	e7db      	b.n	403ca0 <_malloc_trim_r+0x2c>
  403ce8:	68ab      	ldr	r3, [r5, #8]
  403cea:	1bbf      	subs	r7, r7, r6
  403cec:	f047 0701 	orr.w	r7, r7, #1
  403cf0:	605f      	str	r7, [r3, #4]
  403cf2:	4b06      	ldr	r3, [pc, #24]	; (403d0c <_malloc_trim_r+0x98>)
  403cf4:	681a      	ldr	r2, [r3, #0]
  403cf6:	4620      	mov	r0, r4
  403cf8:	1b96      	subs	r6, r2, r6
  403cfa:	601e      	str	r6, [r3, #0]
  403cfc:	f000 fb40 	bl	404380 <__malloc_unlock>
  403d00:	2001      	movs	r0, #1
  403d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d04:	200008bc 	.word	0x200008bc
  403d08:	20000cc4 	.word	0x20000cc4
  403d0c:	20000d68 	.word	0x20000d68

00403d10 <_free_r>:
  403d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403d12:	4606      	mov	r6, r0
  403d14:	460d      	mov	r5, r1
  403d16:	2900      	cmp	r1, #0
  403d18:	f000 80a9 	beq.w	403e6e <_free_r+0x15e>
  403d1c:	f000 fb2f 	bl	40437e <__malloc_lock>
  403d20:	f855 cc04 	ldr.w	ip, [r5, #-4]
  403d24:	4c52      	ldr	r4, [pc, #328]	; (403e70 <_free_r+0x160>)
  403d26:	f1a5 0308 	sub.w	r3, r5, #8
  403d2a:	f02c 0201 	bic.w	r2, ip, #1
  403d2e:	1898      	adds	r0, r3, r2
  403d30:	68a1      	ldr	r1, [r4, #8]
  403d32:	6847      	ldr	r7, [r0, #4]
  403d34:	4288      	cmp	r0, r1
  403d36:	f027 0703 	bic.w	r7, r7, #3
  403d3a:	f00c 0101 	and.w	r1, ip, #1
  403d3e:	d11b      	bne.n	403d78 <_free_r+0x68>
  403d40:	443a      	add	r2, r7
  403d42:	b939      	cbnz	r1, 403d54 <_free_r+0x44>
  403d44:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403d48:	1a5b      	subs	r3, r3, r1
  403d4a:	440a      	add	r2, r1
  403d4c:	6898      	ldr	r0, [r3, #8]
  403d4e:	68d9      	ldr	r1, [r3, #12]
  403d50:	60c1      	str	r1, [r0, #12]
  403d52:	6088      	str	r0, [r1, #8]
  403d54:	f042 0101 	orr.w	r1, r2, #1
  403d58:	6059      	str	r1, [r3, #4]
  403d5a:	60a3      	str	r3, [r4, #8]
  403d5c:	4b45      	ldr	r3, [pc, #276]	; (403e74 <_free_r+0x164>)
  403d5e:	681b      	ldr	r3, [r3, #0]
  403d60:	429a      	cmp	r2, r3
  403d62:	d304      	bcc.n	403d6e <_free_r+0x5e>
  403d64:	4b44      	ldr	r3, [pc, #272]	; (403e78 <_free_r+0x168>)
  403d66:	4630      	mov	r0, r6
  403d68:	6819      	ldr	r1, [r3, #0]
  403d6a:	f7ff ff83 	bl	403c74 <_malloc_trim_r>
  403d6e:	4630      	mov	r0, r6
  403d70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  403d74:	f000 bb04 	b.w	404380 <__malloc_unlock>
  403d78:	6047      	str	r7, [r0, #4]
  403d7a:	b979      	cbnz	r1, 403d9c <_free_r+0x8c>
  403d7c:	f855 5c08 	ldr.w	r5, [r5, #-8]
  403d80:	1b5b      	subs	r3, r3, r5
  403d82:	442a      	add	r2, r5
  403d84:	689d      	ldr	r5, [r3, #8]
  403d86:	f104 0c08 	add.w	ip, r4, #8
  403d8a:	4565      	cmp	r5, ip
  403d8c:	d008      	beq.n	403da0 <_free_r+0x90>
  403d8e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403d92:	f8c5 c00c 	str.w	ip, [r5, #12]
  403d96:	f8cc 5008 	str.w	r5, [ip, #8]
  403d9a:	e002      	b.n	403da2 <_free_r+0x92>
  403d9c:	2100      	movs	r1, #0
  403d9e:	e000      	b.n	403da2 <_free_r+0x92>
  403da0:	2101      	movs	r1, #1
  403da2:	19c5      	adds	r5, r0, r7
  403da4:	686d      	ldr	r5, [r5, #4]
  403da6:	07ed      	lsls	r5, r5, #31
  403da8:	d40e      	bmi.n	403dc8 <_free_r+0xb8>
  403daa:	443a      	add	r2, r7
  403dac:	6885      	ldr	r5, [r0, #8]
  403dae:	b941      	cbnz	r1, 403dc2 <_free_r+0xb2>
  403db0:	4f32      	ldr	r7, [pc, #200]	; (403e7c <_free_r+0x16c>)
  403db2:	42bd      	cmp	r5, r7
  403db4:	d105      	bne.n	403dc2 <_free_r+0xb2>
  403db6:	6163      	str	r3, [r4, #20]
  403db8:	6123      	str	r3, [r4, #16]
  403dba:	2101      	movs	r1, #1
  403dbc:	60dd      	str	r5, [r3, #12]
  403dbe:	609d      	str	r5, [r3, #8]
  403dc0:	e002      	b.n	403dc8 <_free_r+0xb8>
  403dc2:	68c0      	ldr	r0, [r0, #12]
  403dc4:	60e8      	str	r0, [r5, #12]
  403dc6:	6085      	str	r5, [r0, #8]
  403dc8:	f042 0001 	orr.w	r0, r2, #1
  403dcc:	6058      	str	r0, [r3, #4]
  403dce:	509a      	str	r2, [r3, r2]
  403dd0:	2900      	cmp	r1, #0
  403dd2:	d1cc      	bne.n	403d6e <_free_r+0x5e>
  403dd4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403dd8:	d20e      	bcs.n	403df8 <_free_r+0xe8>
  403dda:	08d2      	lsrs	r2, r2, #3
  403ddc:	1091      	asrs	r1, r2, #2
  403dde:	2001      	movs	r0, #1
  403de0:	4088      	lsls	r0, r1
  403de2:	6861      	ldr	r1, [r4, #4]
  403de4:	4301      	orrs	r1, r0
  403de6:	6061      	str	r1, [r4, #4]
  403de8:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
  403dec:	68a2      	ldr	r2, [r4, #8]
  403dee:	609a      	str	r2, [r3, #8]
  403df0:	60dc      	str	r4, [r3, #12]
  403df2:	60a3      	str	r3, [r4, #8]
  403df4:	60d3      	str	r3, [r2, #12]
  403df6:	e7ba      	b.n	403d6e <_free_r+0x5e>
  403df8:	0a51      	lsrs	r1, r2, #9
  403dfa:	2904      	cmp	r1, #4
  403dfc:	d802      	bhi.n	403e04 <_free_r+0xf4>
  403dfe:	0991      	lsrs	r1, r2, #6
  403e00:	3138      	adds	r1, #56	; 0x38
  403e02:	e015      	b.n	403e30 <_free_r+0x120>
  403e04:	2914      	cmp	r1, #20
  403e06:	d801      	bhi.n	403e0c <_free_r+0xfc>
  403e08:	315b      	adds	r1, #91	; 0x5b
  403e0a:	e011      	b.n	403e30 <_free_r+0x120>
  403e0c:	2954      	cmp	r1, #84	; 0x54
  403e0e:	d802      	bhi.n	403e16 <_free_r+0x106>
  403e10:	0b11      	lsrs	r1, r2, #12
  403e12:	316e      	adds	r1, #110	; 0x6e
  403e14:	e00c      	b.n	403e30 <_free_r+0x120>
  403e16:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  403e1a:	d802      	bhi.n	403e22 <_free_r+0x112>
  403e1c:	0bd1      	lsrs	r1, r2, #15
  403e1e:	3177      	adds	r1, #119	; 0x77
  403e20:	e006      	b.n	403e30 <_free_r+0x120>
  403e22:	f240 5054 	movw	r0, #1364	; 0x554
  403e26:	4281      	cmp	r1, r0
  403e28:	bf9a      	itte	ls
  403e2a:	0c91      	lsrls	r1, r2, #18
  403e2c:	317c      	addls	r1, #124	; 0x7c
  403e2e:	217e      	movhi	r1, #126	; 0x7e
  403e30:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
  403e34:	480e      	ldr	r0, [pc, #56]	; (403e70 <_free_r+0x160>)
  403e36:	68a5      	ldr	r5, [r4, #8]
  403e38:	42a5      	cmp	r5, r4
  403e3a:	d001      	beq.n	403e40 <_free_r+0x130>
  403e3c:	4629      	mov	r1, r5
  403e3e:	e00b      	b.n	403e58 <_free_r+0x148>
  403e40:	2201      	movs	r2, #1
  403e42:	1089      	asrs	r1, r1, #2
  403e44:	fa02 f101 	lsl.w	r1, r2, r1
  403e48:	6842      	ldr	r2, [r0, #4]
  403e4a:	430a      	orrs	r2, r1
  403e4c:	6042      	str	r2, [r0, #4]
  403e4e:	4629      	mov	r1, r5
  403e50:	e008      	b.n	403e64 <_free_r+0x154>
  403e52:	6889      	ldr	r1, [r1, #8]
  403e54:	42a1      	cmp	r1, r4
  403e56:	d004      	beq.n	403e62 <_free_r+0x152>
  403e58:	6848      	ldr	r0, [r1, #4]
  403e5a:	f020 0003 	bic.w	r0, r0, #3
  403e5e:	4282      	cmp	r2, r0
  403e60:	d3f7      	bcc.n	403e52 <_free_r+0x142>
  403e62:	68cd      	ldr	r5, [r1, #12]
  403e64:	60dd      	str	r5, [r3, #12]
  403e66:	6099      	str	r1, [r3, #8]
  403e68:	60ab      	str	r3, [r5, #8]
  403e6a:	60cb      	str	r3, [r1, #12]
  403e6c:	e77f      	b.n	403d6e <_free_r+0x5e>
  403e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403e70:	200008bc 	.word	0x200008bc
  403e74:	20000cc8 	.word	0x20000cc8
  403e78:	20000d64 	.word	0x20000d64
  403e7c:	200008c4 	.word	0x200008c4

00403e80 <_setlocale_r>:
  403e80:	b510      	push	{r4, lr}
  403e82:	4614      	mov	r4, r2
  403e84:	b90a      	cbnz	r2, 403e8a <_setlocale_r+0xa>
  403e86:	480b      	ldr	r0, [pc, #44]	; (403eb4 <_setlocale_r+0x34>)
  403e88:	bd10      	pop	{r4, pc}
  403e8a:	4610      	mov	r0, r2
  403e8c:	490a      	ldr	r1, [pc, #40]	; (403eb8 <_setlocale_r+0x38>)
  403e8e:	f001 f83d 	bl	404f0c <strcmp>
  403e92:	2800      	cmp	r0, #0
  403e94:	d0f7      	beq.n	403e86 <_setlocale_r+0x6>
  403e96:	4620      	mov	r0, r4
  403e98:	4906      	ldr	r1, [pc, #24]	; (403eb4 <_setlocale_r+0x34>)
  403e9a:	f001 f837 	bl	404f0c <strcmp>
  403e9e:	2800      	cmp	r0, #0
  403ea0:	d0f1      	beq.n	403e86 <_setlocale_r+0x6>
  403ea2:	4620      	mov	r0, r4
  403ea4:	4905      	ldr	r1, [pc, #20]	; (403ebc <_setlocale_r+0x3c>)
  403ea6:	f001 f831 	bl	404f0c <strcmp>
  403eaa:	2800      	cmp	r0, #0
  403eac:	4801      	ldr	r0, [pc, #4]	; (403eb4 <_setlocale_r+0x34>)
  403eae:	bf18      	it	ne
  403eb0:	2000      	movne	r0, #0
  403eb2:	bd10      	pop	{r4, pc}
  403eb4:	0040619c 	.word	0x0040619c
  403eb8:	004061ff 	.word	0x004061ff
  403ebc:	00406206 	.word	0x00406206

00403ec0 <__locale_charset>:
  403ec0:	4800      	ldr	r0, [pc, #0]	; (403ec4 <__locale_charset+0x4>)
  403ec2:	4770      	bx	lr
  403ec4:	20000840 	.word	0x20000840

00403ec8 <__locale_mb_cur_max>:
  403ec8:	4b01      	ldr	r3, [pc, #4]	; (403ed0 <__locale_mb_cur_max+0x8>)
  403eca:	6a18      	ldr	r0, [r3, #32]
  403ecc:	4770      	bx	lr
  403ece:	bf00      	nop
  403ed0:	20000840 	.word	0x20000840

00403ed4 <__locale_msgcharset>:
  403ed4:	4800      	ldr	r0, [pc, #0]	; (403ed8 <__locale_msgcharset+0x4>)
  403ed6:	4770      	bx	lr
  403ed8:	20000864 	.word	0x20000864

00403edc <__locale_cjk_lang>:
  403edc:	2000      	movs	r0, #0
  403ede:	4770      	bx	lr

00403ee0 <_localeconv_r>:
  403ee0:	4800      	ldr	r0, [pc, #0]	; (403ee4 <_localeconv_r+0x4>)
  403ee2:	4770      	bx	lr
  403ee4:	20000884 	.word	0x20000884

00403ee8 <setlocale>:
  403ee8:	460a      	mov	r2, r1
  403eea:	4903      	ldr	r1, [pc, #12]	; (403ef8 <setlocale+0x10>)
  403eec:	4603      	mov	r3, r0
  403eee:	6808      	ldr	r0, [r1, #0]
  403ef0:	4619      	mov	r1, r3
  403ef2:	f7ff bfc5 	b.w	403e80 <_setlocale_r>
  403ef6:	bf00      	nop
  403ef8:	20000410 	.word	0x20000410

00403efc <localeconv>:
  403efc:	4800      	ldr	r0, [pc, #0]	; (403f00 <localeconv+0x4>)
  403efe:	4770      	bx	lr
  403f00:	20000884 	.word	0x20000884

00403f04 <_malloc_r>:
  403f04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f08:	f101 040b 	add.w	r4, r1, #11
  403f0c:	2c16      	cmp	r4, #22
  403f0e:	4607      	mov	r7, r0
  403f10:	d903      	bls.n	403f1a <_malloc_r+0x16>
  403f12:	f034 0407 	bics.w	r4, r4, #7
  403f16:	d501      	bpl.n	403f1c <_malloc_r+0x18>
  403f18:	e002      	b.n	403f20 <_malloc_r+0x1c>
  403f1a:	2410      	movs	r4, #16
  403f1c:	428c      	cmp	r4, r1
  403f1e:	d202      	bcs.n	403f26 <_malloc_r+0x22>
  403f20:	230c      	movs	r3, #12
  403f22:	603b      	str	r3, [r7, #0]
  403f24:	e1e0      	b.n	4042e8 <_malloc_r+0x3e4>
  403f26:	4638      	mov	r0, r7
  403f28:	f000 fa29 	bl	40437e <__malloc_lock>
  403f2c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  403f30:	4da4      	ldr	r5, [pc, #656]	; (4041c4 <_malloc_r+0x2c0>)
  403f32:	d214      	bcs.n	403f5e <_malloc_r+0x5a>
  403f34:	08e2      	lsrs	r2, r4, #3
  403f36:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  403f3a:	68de      	ldr	r6, [r3, #12]
  403f3c:	429e      	cmp	r6, r3
  403f3e:	d106      	bne.n	403f4e <_malloc_r+0x4a>
  403f40:	f106 0308 	add.w	r3, r6, #8
  403f44:	6976      	ldr	r6, [r6, #20]
  403f46:	429e      	cmp	r6, r3
  403f48:	bf08      	it	eq
  403f4a:	3202      	addeq	r2, #2
  403f4c:	d043      	beq.n	403fd6 <_malloc_r+0xd2>
  403f4e:	6873      	ldr	r3, [r6, #4]
  403f50:	68f2      	ldr	r2, [r6, #12]
  403f52:	68b1      	ldr	r1, [r6, #8]
  403f54:	f023 0303 	bic.w	r3, r3, #3
  403f58:	60ca      	str	r2, [r1, #12]
  403f5a:	6091      	str	r1, [r2, #8]
  403f5c:	e05d      	b.n	40401a <_malloc_r+0x116>
  403f5e:	0a62      	lsrs	r2, r4, #9
  403f60:	d01a      	beq.n	403f98 <_malloc_r+0x94>
  403f62:	2a04      	cmp	r2, #4
  403f64:	d802      	bhi.n	403f6c <_malloc_r+0x68>
  403f66:	09a2      	lsrs	r2, r4, #6
  403f68:	3238      	adds	r2, #56	; 0x38
  403f6a:	e018      	b.n	403f9e <_malloc_r+0x9a>
  403f6c:	2a14      	cmp	r2, #20
  403f6e:	d801      	bhi.n	403f74 <_malloc_r+0x70>
  403f70:	325b      	adds	r2, #91	; 0x5b
  403f72:	e014      	b.n	403f9e <_malloc_r+0x9a>
  403f74:	2a54      	cmp	r2, #84	; 0x54
  403f76:	d802      	bhi.n	403f7e <_malloc_r+0x7a>
  403f78:	0b22      	lsrs	r2, r4, #12
  403f7a:	326e      	adds	r2, #110	; 0x6e
  403f7c:	e00f      	b.n	403f9e <_malloc_r+0x9a>
  403f7e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403f82:	d802      	bhi.n	403f8a <_malloc_r+0x86>
  403f84:	0be2      	lsrs	r2, r4, #15
  403f86:	3277      	adds	r2, #119	; 0x77
  403f88:	e009      	b.n	403f9e <_malloc_r+0x9a>
  403f8a:	f240 5354 	movw	r3, #1364	; 0x554
  403f8e:	429a      	cmp	r2, r3
  403f90:	d804      	bhi.n	403f9c <_malloc_r+0x98>
  403f92:	0ca2      	lsrs	r2, r4, #18
  403f94:	327c      	adds	r2, #124	; 0x7c
  403f96:	e002      	b.n	403f9e <_malloc_r+0x9a>
  403f98:	223f      	movs	r2, #63	; 0x3f
  403f9a:	e000      	b.n	403f9e <_malloc_r+0x9a>
  403f9c:	227e      	movs	r2, #126	; 0x7e
  403f9e:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  403fa2:	68de      	ldr	r6, [r3, #12]
  403fa4:	429e      	cmp	r6, r3
  403fa6:	d015      	beq.n	403fd4 <_malloc_r+0xd0>
  403fa8:	6871      	ldr	r1, [r6, #4]
  403faa:	f021 0103 	bic.w	r1, r1, #3
  403fae:	1b08      	subs	r0, r1, r4
  403fb0:	280f      	cmp	r0, #15
  403fb2:	dd01      	ble.n	403fb8 <_malloc_r+0xb4>
  403fb4:	3a01      	subs	r2, #1
  403fb6:	e00d      	b.n	403fd4 <_malloc_r+0xd0>
  403fb8:	2800      	cmp	r0, #0
  403fba:	db09      	blt.n	403fd0 <_malloc_r+0xcc>
  403fbc:	68f3      	ldr	r3, [r6, #12]
  403fbe:	68b2      	ldr	r2, [r6, #8]
  403fc0:	60d3      	str	r3, [r2, #12]
  403fc2:	609a      	str	r2, [r3, #8]
  403fc4:	1873      	adds	r3, r6, r1
  403fc6:	685a      	ldr	r2, [r3, #4]
  403fc8:	f042 0201 	orr.w	r2, r2, #1
  403fcc:	605a      	str	r2, [r3, #4]
  403fce:	e196      	b.n	4042fe <_malloc_r+0x3fa>
  403fd0:	68f6      	ldr	r6, [r6, #12]
  403fd2:	e7e7      	b.n	403fa4 <_malloc_r+0xa0>
  403fd4:	3201      	adds	r2, #1
  403fd6:	497b      	ldr	r1, [pc, #492]	; (4041c4 <_malloc_r+0x2c0>)
  403fd8:	692e      	ldr	r6, [r5, #16]
  403fda:	f101 0008 	add.w	r0, r1, #8
  403fde:	4286      	cmp	r6, r0
  403fe0:	4686      	mov	lr, r0
  403fe2:	d06d      	beq.n	4040c0 <_malloc_r+0x1bc>
  403fe4:	6873      	ldr	r3, [r6, #4]
  403fe6:	f023 0303 	bic.w	r3, r3, #3
  403fea:	ebc4 0c03 	rsb	ip, r4, r3
  403fee:	f1bc 0f0f 	cmp.w	ip, #15
  403ff2:	dd0d      	ble.n	404010 <_malloc_r+0x10c>
  403ff4:	1933      	adds	r3, r6, r4
  403ff6:	f04c 0201 	orr.w	r2, ip, #1
  403ffa:	f044 0401 	orr.w	r4, r4, #1
  403ffe:	6074      	str	r4, [r6, #4]
  404000:	614b      	str	r3, [r1, #20]
  404002:	610b      	str	r3, [r1, #16]
  404004:	60d8      	str	r0, [r3, #12]
  404006:	6098      	str	r0, [r3, #8]
  404008:	605a      	str	r2, [r3, #4]
  40400a:	f843 c00c 	str.w	ip, [r3, ip]
  40400e:	e176      	b.n	4042fe <_malloc_r+0x3fa>
  404010:	f1bc 0f00 	cmp.w	ip, #0
  404014:	6148      	str	r0, [r1, #20]
  404016:	6108      	str	r0, [r1, #16]
  404018:	db01      	blt.n	40401e <_malloc_r+0x11a>
  40401a:	4433      	add	r3, r6
  40401c:	e7d3      	b.n	403fc6 <_malloc_r+0xc2>
  40401e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404022:	d211      	bcs.n	404048 <_malloc_r+0x144>
  404024:	08db      	lsrs	r3, r3, #3
  404026:	1098      	asrs	r0, r3, #2
  404028:	f04f 0c01 	mov.w	ip, #1
  40402c:	fa0c fc00 	lsl.w	ip, ip, r0
  404030:	6848      	ldr	r0, [r1, #4]
  404032:	ea4c 0000 	orr.w	r0, ip, r0
  404036:	6048      	str	r0, [r1, #4]
  404038:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40403c:	688b      	ldr	r3, [r1, #8]
  40403e:	60b3      	str	r3, [r6, #8]
  404040:	60f1      	str	r1, [r6, #12]
  404042:	608e      	str	r6, [r1, #8]
  404044:	60de      	str	r6, [r3, #12]
  404046:	e03b      	b.n	4040c0 <_malloc_r+0x1bc>
  404048:	0a58      	lsrs	r0, r3, #9
  40404a:	2804      	cmp	r0, #4
  40404c:	d802      	bhi.n	404054 <_malloc_r+0x150>
  40404e:	0998      	lsrs	r0, r3, #6
  404050:	3038      	adds	r0, #56	; 0x38
  404052:	e015      	b.n	404080 <_malloc_r+0x17c>
  404054:	2814      	cmp	r0, #20
  404056:	d801      	bhi.n	40405c <_malloc_r+0x158>
  404058:	305b      	adds	r0, #91	; 0x5b
  40405a:	e011      	b.n	404080 <_malloc_r+0x17c>
  40405c:	2854      	cmp	r0, #84	; 0x54
  40405e:	d802      	bhi.n	404066 <_malloc_r+0x162>
  404060:	0b18      	lsrs	r0, r3, #12
  404062:	306e      	adds	r0, #110	; 0x6e
  404064:	e00c      	b.n	404080 <_malloc_r+0x17c>
  404066:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40406a:	d802      	bhi.n	404072 <_malloc_r+0x16e>
  40406c:	0bd8      	lsrs	r0, r3, #15
  40406e:	3077      	adds	r0, #119	; 0x77
  404070:	e006      	b.n	404080 <_malloc_r+0x17c>
  404072:	f240 5154 	movw	r1, #1364	; 0x554
  404076:	4288      	cmp	r0, r1
  404078:	bf9a      	itte	ls
  40407a:	0c98      	lsrls	r0, r3, #18
  40407c:	307c      	addls	r0, #124	; 0x7c
  40407e:	207e      	movhi	r0, #126	; 0x7e
  404080:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
  404084:	f8df 813c 	ldr.w	r8, [pc, #316]	; 4041c4 <_malloc_r+0x2c0>
  404088:	f8dc 1008 	ldr.w	r1, [ip, #8]
  40408c:	4561      	cmp	r1, ip
  40408e:	d10d      	bne.n	4040ac <_malloc_r+0x1a8>
  404090:	2301      	movs	r3, #1
  404092:	1080      	asrs	r0, r0, #2
  404094:	fa03 f000 	lsl.w	r0, r3, r0
  404098:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40409c:	4303      	orrs	r3, r0
  40409e:	f8c8 3004 	str.w	r3, [r8, #4]
  4040a2:	460b      	mov	r3, r1
  4040a4:	e008      	b.n	4040b8 <_malloc_r+0x1b4>
  4040a6:	6889      	ldr	r1, [r1, #8]
  4040a8:	4561      	cmp	r1, ip
  4040aa:	d004      	beq.n	4040b6 <_malloc_r+0x1b2>
  4040ac:	6848      	ldr	r0, [r1, #4]
  4040ae:	f020 0003 	bic.w	r0, r0, #3
  4040b2:	4283      	cmp	r3, r0
  4040b4:	d3f7      	bcc.n	4040a6 <_malloc_r+0x1a2>
  4040b6:	68cb      	ldr	r3, [r1, #12]
  4040b8:	60f3      	str	r3, [r6, #12]
  4040ba:	60b1      	str	r1, [r6, #8]
  4040bc:	609e      	str	r6, [r3, #8]
  4040be:	60ce      	str	r6, [r1, #12]
  4040c0:	2101      	movs	r1, #1
  4040c2:	1093      	asrs	r3, r2, #2
  4040c4:	fa01 f303 	lsl.w	r3, r1, r3
  4040c8:	6869      	ldr	r1, [r5, #4]
  4040ca:	428b      	cmp	r3, r1
  4040cc:	d85e      	bhi.n	40418c <_malloc_r+0x288>
  4040ce:	420b      	tst	r3, r1
  4040d0:	d106      	bne.n	4040e0 <_malloc_r+0x1dc>
  4040d2:	f022 0203 	bic.w	r2, r2, #3
  4040d6:	005b      	lsls	r3, r3, #1
  4040d8:	420b      	tst	r3, r1
  4040da:	f102 0204 	add.w	r2, r2, #4
  4040de:	d0fa      	beq.n	4040d6 <_malloc_r+0x1d2>
  4040e0:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
  4040e4:	4680      	mov	r8, r0
  4040e6:	4694      	mov	ip, r2
  4040e8:	f8d8 600c 	ldr.w	r6, [r8, #12]
  4040ec:	4546      	cmp	r6, r8
  4040ee:	d02d      	beq.n	40414c <_malloc_r+0x248>
  4040f0:	6871      	ldr	r1, [r6, #4]
  4040f2:	f021 0903 	bic.w	r9, r1, #3
  4040f6:	ebc4 0109 	rsb	r1, r4, r9
  4040fa:	290f      	cmp	r1, #15
  4040fc:	dd13      	ble.n	404126 <_malloc_r+0x222>
  4040fe:	1933      	adds	r3, r6, r4
  404100:	f044 0401 	orr.w	r4, r4, #1
  404104:	68f2      	ldr	r2, [r6, #12]
  404106:	6074      	str	r4, [r6, #4]
  404108:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40410c:	60c2      	str	r2, [r0, #12]
  40410e:	6090      	str	r0, [r2, #8]
  404110:	f041 0201 	orr.w	r2, r1, #1
  404114:	616b      	str	r3, [r5, #20]
  404116:	612b      	str	r3, [r5, #16]
  404118:	f8c3 e00c 	str.w	lr, [r3, #12]
  40411c:	f8c3 e008 	str.w	lr, [r3, #8]
  404120:	605a      	str	r2, [r3, #4]
  404122:	5059      	str	r1, [r3, r1]
  404124:	e00c      	b.n	404140 <_malloc_r+0x23c>
  404126:	2900      	cmp	r1, #0
  404128:	db0e      	blt.n	404148 <_malloc_r+0x244>
  40412a:	eb06 0109 	add.w	r1, r6, r9
  40412e:	684b      	ldr	r3, [r1, #4]
  404130:	f043 0301 	orr.w	r3, r3, #1
  404134:	604b      	str	r3, [r1, #4]
  404136:	68f3      	ldr	r3, [r6, #12]
  404138:	f856 2f08 	ldr.w	r2, [r6, #8]!
  40413c:	60d3      	str	r3, [r2, #12]
  40413e:	609a      	str	r2, [r3, #8]
  404140:	4638      	mov	r0, r7
  404142:	f000 f91d 	bl	404380 <__malloc_unlock>
  404146:	e0de      	b.n	404306 <_malloc_r+0x402>
  404148:	68f6      	ldr	r6, [r6, #12]
  40414a:	e7cf      	b.n	4040ec <_malloc_r+0x1e8>
  40414c:	f10c 0c01 	add.w	ip, ip, #1
  404150:	f01c 0f03 	tst.w	ip, #3
  404154:	f108 0808 	add.w	r8, r8, #8
  404158:	d1c6      	bne.n	4040e8 <_malloc_r+0x1e4>
  40415a:	0791      	lsls	r1, r2, #30
  40415c:	d104      	bne.n	404168 <_malloc_r+0x264>
  40415e:	686a      	ldr	r2, [r5, #4]
  404160:	ea22 0203 	bic.w	r2, r2, r3
  404164:	606a      	str	r2, [r5, #4]
  404166:	e006      	b.n	404176 <_malloc_r+0x272>
  404168:	f1a0 0108 	sub.w	r1, r0, #8
  40416c:	6800      	ldr	r0, [r0, #0]
  40416e:	4288      	cmp	r0, r1
  404170:	f102 32ff 	add.w	r2, r2, #4294967295
  404174:	d0f1      	beq.n	40415a <_malloc_r+0x256>
  404176:	6869      	ldr	r1, [r5, #4]
  404178:	005b      	lsls	r3, r3, #1
  40417a:	428b      	cmp	r3, r1
  40417c:	d806      	bhi.n	40418c <_malloc_r+0x288>
  40417e:	b12b      	cbz	r3, 40418c <_malloc_r+0x288>
  404180:	4662      	mov	r2, ip
  404182:	420b      	tst	r3, r1
  404184:	d1ac      	bne.n	4040e0 <_malloc_r+0x1dc>
  404186:	3204      	adds	r2, #4
  404188:	005b      	lsls	r3, r3, #1
  40418a:	e7fa      	b.n	404182 <_malloc_r+0x27e>
  40418c:	f8d5 9008 	ldr.w	r9, [r5, #8]
  404190:	f8d9 3004 	ldr.w	r3, [r9, #4]
  404194:	f023 0b03 	bic.w	fp, r3, #3
  404198:	45a3      	cmp	fp, r4
  40419a:	d304      	bcc.n	4041a6 <_malloc_r+0x2a2>
  40419c:	ebc4 030b 	rsb	r3, r4, fp
  4041a0:	2b0f      	cmp	r3, #15
  4041a2:	f300 80a3 	bgt.w	4042ec <_malloc_r+0x3e8>
  4041a6:	4908      	ldr	r1, [pc, #32]	; (4041c8 <_malloc_r+0x2c4>)
  4041a8:	680a      	ldr	r2, [r1, #0]
  4041aa:	eb04 0a02 	add.w	sl, r4, r2
  4041ae:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
  4041b2:	3201      	adds	r2, #1
  4041b4:	eb09 030b 	add.w	r3, r9, fp
  4041b8:	4688      	mov	r8, r1
  4041ba:	d107      	bne.n	4041cc <_malloc_r+0x2c8>
  4041bc:	f10a 0a10 	add.w	sl, sl, #16
  4041c0:	e00c      	b.n	4041dc <_malloc_r+0x2d8>
  4041c2:	bf00      	nop
  4041c4:	200008bc 	.word	0x200008bc
  4041c8:	20000d64 	.word	0x20000d64
  4041cc:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  4041d0:	f10a 0a0f 	add.w	sl, sl, #15
  4041d4:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  4041d8:	f02a 0a0f 	bic.w	sl, sl, #15
  4041dc:	4638      	mov	r0, r7
  4041de:	4651      	mov	r1, sl
  4041e0:	9301      	str	r3, [sp, #4]
  4041e2:	f000 fe83 	bl	404eec <_sbrk_r>
  4041e6:	1c42      	adds	r2, r0, #1
  4041e8:	4606      	mov	r6, r0
  4041ea:	9b01      	ldr	r3, [sp, #4]
  4041ec:	d06f      	beq.n	4042ce <_malloc_r+0x3ca>
  4041ee:	4298      	cmp	r0, r3
  4041f0:	d201      	bcs.n	4041f6 <_malloc_r+0x2f2>
  4041f2:	45a9      	cmp	r9, r5
  4041f4:	d16b      	bne.n	4042ce <_malloc_r+0x3ca>
  4041f6:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4041fa:	429e      	cmp	r6, r3
  4041fc:	4452      	add	r2, sl
  4041fe:	f8c8 2004 	str.w	r2, [r8, #4]
  404202:	d108      	bne.n	404216 <_malloc_r+0x312>
  404204:	f3c6 010b 	ubfx	r1, r6, #0, #12
  404208:	b929      	cbnz	r1, 404216 <_malloc_r+0x312>
  40420a:	68ab      	ldr	r3, [r5, #8]
  40420c:	44da      	add	sl, fp
  40420e:	f04a 0201 	orr.w	r2, sl, #1
  404212:	605a      	str	r2, [r3, #4]
  404214:	e04d      	b.n	4042b2 <_malloc_r+0x3ae>
  404216:	f8d5 1408 	ldr.w	r1, [r5, #1032]	; 0x408
  40421a:	3101      	adds	r1, #1
  40421c:	d103      	bne.n	404226 <_malloc_r+0x322>
  40421e:	4b3c      	ldr	r3, [pc, #240]	; (404310 <_malloc_r+0x40c>)
  404220:	f8c3 6408 	str.w	r6, [r3, #1032]	; 0x408
  404224:	e003      	b.n	40422e <_malloc_r+0x32a>
  404226:	1af3      	subs	r3, r6, r3
  404228:	441a      	add	r2, r3
  40422a:	f8c8 2004 	str.w	r2, [r8, #4]
  40422e:	f016 0307 	ands.w	r3, r6, #7
  404232:	bf1c      	itt	ne
  404234:	f1c3 0308 	rsbne	r3, r3, #8
  404238:	18f6      	addne	r6, r6, r3
  40423a:	44b2      	add	sl, r6
  40423c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404240:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  404244:	ebca 0a03 	rsb	sl, sl, r3
  404248:	4651      	mov	r1, sl
  40424a:	4638      	mov	r0, r7
  40424c:	f000 fe4e 	bl	404eec <_sbrk_r>
  404250:	1c43      	adds	r3, r0, #1
  404252:	bf04      	itt	eq
  404254:	4630      	moveq	r0, r6
  404256:	f04f 0a00 	moveq.w	sl, #0
  40425a:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40425e:	60ae      	str	r6, [r5, #8]
  404260:	1b80      	subs	r0, r0, r6
  404262:	4450      	add	r0, sl
  404264:	4453      	add	r3, sl
  404266:	f040 0001 	orr.w	r0, r0, #1
  40426a:	45a9      	cmp	r9, r5
  40426c:	f8c8 3004 	str.w	r3, [r8, #4]
  404270:	6070      	str	r0, [r6, #4]
  404272:	d01e      	beq.n	4042b2 <_malloc_r+0x3ae>
  404274:	f1bb 0f0f 	cmp.w	fp, #15
  404278:	d802      	bhi.n	404280 <_malloc_r+0x37c>
  40427a:	2301      	movs	r3, #1
  40427c:	6073      	str	r3, [r6, #4]
  40427e:	e026      	b.n	4042ce <_malloc_r+0x3ca>
  404280:	f8d9 3004 	ldr.w	r3, [r9, #4]
  404284:	f1ab 0b0c 	sub.w	fp, fp, #12
  404288:	f02b 0b07 	bic.w	fp, fp, #7
  40428c:	f003 0301 	and.w	r3, r3, #1
  404290:	ea4b 0303 	orr.w	r3, fp, r3
  404294:	f8c9 3004 	str.w	r3, [r9, #4]
  404298:	eb09 030b 	add.w	r3, r9, fp
  40429c:	2205      	movs	r2, #5
  40429e:	f1bb 0f0f 	cmp.w	fp, #15
  4042a2:	605a      	str	r2, [r3, #4]
  4042a4:	609a      	str	r2, [r3, #8]
  4042a6:	d904      	bls.n	4042b2 <_malloc_r+0x3ae>
  4042a8:	4638      	mov	r0, r7
  4042aa:	f109 0108 	add.w	r1, r9, #8
  4042ae:	f7ff fd2f 	bl	403d10 <_free_r>
  4042b2:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4042b6:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
  4042ba:	4293      	cmp	r3, r2
  4042bc:	bf84      	itt	hi
  4042be:	4a15      	ldrhi	r2, [pc, #84]	; (404314 <_malloc_r+0x410>)
  4042c0:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  4042c2:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
  4042c6:	4293      	cmp	r3, r2
  4042c8:	bf84      	itt	hi
  4042ca:	4a12      	ldrhi	r2, [pc, #72]	; (404314 <_malloc_r+0x410>)
  4042cc:	6313      	strhi	r3, [r2, #48]	; 0x30
  4042ce:	68ab      	ldr	r3, [r5, #8]
  4042d0:	685a      	ldr	r2, [r3, #4]
  4042d2:	f022 0203 	bic.w	r2, r2, #3
  4042d6:	42a2      	cmp	r2, r4
  4042d8:	ebc4 0302 	rsb	r3, r4, r2
  4042dc:	d301      	bcc.n	4042e2 <_malloc_r+0x3de>
  4042de:	2b0f      	cmp	r3, #15
  4042e0:	dc04      	bgt.n	4042ec <_malloc_r+0x3e8>
  4042e2:	4638      	mov	r0, r7
  4042e4:	f000 f84c 	bl	404380 <__malloc_unlock>
  4042e8:	2600      	movs	r6, #0
  4042ea:	e00c      	b.n	404306 <_malloc_r+0x402>
  4042ec:	68ae      	ldr	r6, [r5, #8]
  4042ee:	f044 0201 	orr.w	r2, r4, #1
  4042f2:	4434      	add	r4, r6
  4042f4:	f043 0301 	orr.w	r3, r3, #1
  4042f8:	6072      	str	r2, [r6, #4]
  4042fa:	60ac      	str	r4, [r5, #8]
  4042fc:	6063      	str	r3, [r4, #4]
  4042fe:	4638      	mov	r0, r7
  404300:	f000 f83e 	bl	404380 <__malloc_unlock>
  404304:	3608      	adds	r6, #8
  404306:	4630      	mov	r0, r6
  404308:	b003      	add	sp, #12
  40430a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40430e:	bf00      	nop
  404310:	200008bc 	.word	0x200008bc
  404314:	20000d64 	.word	0x20000d64

00404318 <memchr>:
  404318:	b510      	push	{r4, lr}
  40431a:	b2c9      	uxtb	r1, r1
  40431c:	4402      	add	r2, r0
  40431e:	4290      	cmp	r0, r2
  404320:	4603      	mov	r3, r0
  404322:	d006      	beq.n	404332 <memchr+0x1a>
  404324:	781c      	ldrb	r4, [r3, #0]
  404326:	428c      	cmp	r4, r1
  404328:	f100 0001 	add.w	r0, r0, #1
  40432c:	d1f7      	bne.n	40431e <memchr+0x6>
  40432e:	4618      	mov	r0, r3
  404330:	bd10      	pop	{r4, pc}
  404332:	2000      	movs	r0, #0
  404334:	bd10      	pop	{r4, pc}

00404336 <memcpy>:
  404336:	b510      	push	{r4, lr}
  404338:	2300      	movs	r3, #0
  40433a:	4293      	cmp	r3, r2
  40433c:	d003      	beq.n	404346 <memcpy+0x10>
  40433e:	5ccc      	ldrb	r4, [r1, r3]
  404340:	54c4      	strb	r4, [r0, r3]
  404342:	3301      	adds	r3, #1
  404344:	e7f9      	b.n	40433a <memcpy+0x4>
  404346:	bd10      	pop	{r4, pc}

00404348 <memmove>:
  404348:	4281      	cmp	r1, r0
  40434a:	b570      	push	{r4, r5, r6, lr}
  40434c:	d301      	bcc.n	404352 <memmove+0xa>
  40434e:	2300      	movs	r3, #0
  404350:	e00e      	b.n	404370 <memmove+0x28>
  404352:	188c      	adds	r4, r1, r2
  404354:	42a0      	cmp	r0, r4
  404356:	d2fa      	bcs.n	40434e <memmove+0x6>
  404358:	1885      	adds	r5, r0, r2
  40435a:	4613      	mov	r3, r2
  40435c:	f113 33ff 	adds.w	r3, r3, #4294967295
  404360:	d305      	bcc.n	40436e <memmove+0x26>
  404362:	4251      	negs	r1, r2
  404364:	1866      	adds	r6, r4, r1
  404366:	4429      	add	r1, r5
  404368:	5cf6      	ldrb	r6, [r6, r3]
  40436a:	54ce      	strb	r6, [r1, r3]
  40436c:	e7f6      	b.n	40435c <memmove+0x14>
  40436e:	bd70      	pop	{r4, r5, r6, pc}
  404370:	4293      	cmp	r3, r2
  404372:	d003      	beq.n	40437c <memmove+0x34>
  404374:	5ccc      	ldrb	r4, [r1, r3]
  404376:	54c4      	strb	r4, [r0, r3]
  404378:	3301      	adds	r3, #1
  40437a:	e7f9      	b.n	404370 <memmove+0x28>
  40437c:	bd70      	pop	{r4, r5, r6, pc}

0040437e <__malloc_lock>:
  40437e:	4770      	bx	lr

00404380 <__malloc_unlock>:
  404380:	4770      	bx	lr
	...

00404384 <_Balloc>:
  404384:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404386:	b570      	push	{r4, r5, r6, lr}
  404388:	4605      	mov	r5, r0
  40438a:	460c      	mov	r4, r1
  40438c:	b13b      	cbz	r3, 40439e <_Balloc+0x1a>
  40438e:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  404390:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  404394:	b160      	cbz	r0, 4043b0 <_Balloc+0x2c>
  404396:	6801      	ldr	r1, [r0, #0]
  404398:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40439c:	e014      	b.n	4043c8 <_Balloc+0x44>
  40439e:	2104      	movs	r1, #4
  4043a0:	2221      	movs	r2, #33	; 0x21
  4043a2:	f001 fa77 	bl	405894 <_calloc_r>
  4043a6:	64e8      	str	r0, [r5, #76]	; 0x4c
  4043a8:	2800      	cmp	r0, #0
  4043aa:	d1f0      	bne.n	40438e <_Balloc+0xa>
  4043ac:	2000      	movs	r0, #0
  4043ae:	bd70      	pop	{r4, r5, r6, pc}
  4043b0:	2101      	movs	r1, #1
  4043b2:	fa01 f604 	lsl.w	r6, r1, r4
  4043b6:	1d72      	adds	r2, r6, #5
  4043b8:	4628      	mov	r0, r5
  4043ba:	0092      	lsls	r2, r2, #2
  4043bc:	f001 fa6a 	bl	405894 <_calloc_r>
  4043c0:	2800      	cmp	r0, #0
  4043c2:	d0f3      	beq.n	4043ac <_Balloc+0x28>
  4043c4:	6044      	str	r4, [r0, #4]
  4043c6:	6086      	str	r6, [r0, #8]
  4043c8:	2200      	movs	r2, #0
  4043ca:	6102      	str	r2, [r0, #16]
  4043cc:	60c2      	str	r2, [r0, #12]
  4043ce:	bd70      	pop	{r4, r5, r6, pc}

004043d0 <_Bfree>:
  4043d0:	b131      	cbz	r1, 4043e0 <_Bfree+0x10>
  4043d2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4043d4:	684a      	ldr	r2, [r1, #4]
  4043d6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4043da:	6008      	str	r0, [r1, #0]
  4043dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4043e0:	4770      	bx	lr

004043e2 <__multadd>:
  4043e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4043e6:	460c      	mov	r4, r1
  4043e8:	461e      	mov	r6, r3
  4043ea:	690d      	ldr	r5, [r1, #16]
  4043ec:	4607      	mov	r7, r0
  4043ee:	3114      	adds	r1, #20
  4043f0:	2300      	movs	r3, #0
  4043f2:	6808      	ldr	r0, [r1, #0]
  4043f4:	fa1f fc80 	uxth.w	ip, r0
  4043f8:	0c00      	lsrs	r0, r0, #16
  4043fa:	fb02 6c0c 	mla	ip, r2, ip, r6
  4043fe:	4350      	muls	r0, r2
  404400:	eb00 401c 	add.w	r0, r0, ip, lsr #16
  404404:	3301      	adds	r3, #1
  404406:	fa1f fc8c 	uxth.w	ip, ip
  40440a:	0c06      	lsrs	r6, r0, #16
  40440c:	42ab      	cmp	r3, r5
  40440e:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
  404412:	f841 0b04 	str.w	r0, [r1], #4
  404416:	dbec      	blt.n	4043f2 <__multadd+0x10>
  404418:	b1d6      	cbz	r6, 404450 <__multadd+0x6e>
  40441a:	68a3      	ldr	r3, [r4, #8]
  40441c:	429d      	cmp	r5, r3
  40441e:	db12      	blt.n	404446 <__multadd+0x64>
  404420:	6861      	ldr	r1, [r4, #4]
  404422:	4638      	mov	r0, r7
  404424:	3101      	adds	r1, #1
  404426:	f7ff ffad 	bl	404384 <_Balloc>
  40442a:	6922      	ldr	r2, [r4, #16]
  40442c:	3202      	adds	r2, #2
  40442e:	f104 010c 	add.w	r1, r4, #12
  404432:	4680      	mov	r8, r0
  404434:	0092      	lsls	r2, r2, #2
  404436:	300c      	adds	r0, #12
  404438:	f7ff ff7d 	bl	404336 <memcpy>
  40443c:	4621      	mov	r1, r4
  40443e:	4638      	mov	r0, r7
  404440:	f7ff ffc6 	bl	4043d0 <_Bfree>
  404444:	4644      	mov	r4, r8
  404446:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  40444a:	3501      	adds	r5, #1
  40444c:	615e      	str	r6, [r3, #20]
  40444e:	6125      	str	r5, [r4, #16]
  404450:	4620      	mov	r0, r4
  404452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404456 <__s2b>:
  404456:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40445a:	4614      	mov	r4, r2
  40445c:	4698      	mov	r8, r3
  40445e:	f103 0208 	add.w	r2, r3, #8
  404462:	2309      	movs	r3, #9
  404464:	460d      	mov	r5, r1
  404466:	fb92 f2f3 	sdiv	r2, r2, r3
  40446a:	4606      	mov	r6, r0
  40446c:	2301      	movs	r3, #1
  40446e:	2100      	movs	r1, #0
  404470:	429a      	cmp	r2, r3
  404472:	dd02      	ble.n	40447a <__s2b+0x24>
  404474:	005b      	lsls	r3, r3, #1
  404476:	3101      	adds	r1, #1
  404478:	e7fa      	b.n	404470 <__s2b+0x1a>
  40447a:	4630      	mov	r0, r6
  40447c:	f7ff ff82 	bl	404384 <_Balloc>
  404480:	9b08      	ldr	r3, [sp, #32]
  404482:	6143      	str	r3, [r0, #20]
  404484:	2c09      	cmp	r4, #9
  404486:	f04f 0301 	mov.w	r3, #1
  40448a:	4601      	mov	r1, r0
  40448c:	6103      	str	r3, [r0, #16]
  40448e:	dd11      	ble.n	4044b4 <__s2b+0x5e>
  404490:	f105 0909 	add.w	r9, r5, #9
  404494:	464f      	mov	r7, r9
  404496:	4425      	add	r5, r4
  404498:	f817 3b01 	ldrb.w	r3, [r7], #1
  40449c:	4630      	mov	r0, r6
  40449e:	220a      	movs	r2, #10
  4044a0:	3b30      	subs	r3, #48	; 0x30
  4044a2:	f7ff ff9e 	bl	4043e2 <__multadd>
  4044a6:	42af      	cmp	r7, r5
  4044a8:	4601      	mov	r1, r0
  4044aa:	d1f5      	bne.n	404498 <__s2b+0x42>
  4044ac:	eb09 0704 	add.w	r7, r9, r4
  4044b0:	3f08      	subs	r7, #8
  4044b2:	e002      	b.n	4044ba <__s2b+0x64>
  4044b4:	f105 070a 	add.w	r7, r5, #10
  4044b8:	2409      	movs	r4, #9
  4044ba:	4625      	mov	r5, r4
  4044bc:	4545      	cmp	r5, r8
  4044be:	da09      	bge.n	4044d4 <__s2b+0x7e>
  4044c0:	1b3b      	subs	r3, r7, r4
  4044c2:	4630      	mov	r0, r6
  4044c4:	5d5b      	ldrb	r3, [r3, r5]
  4044c6:	220a      	movs	r2, #10
  4044c8:	3b30      	subs	r3, #48	; 0x30
  4044ca:	f7ff ff8a 	bl	4043e2 <__multadd>
  4044ce:	3501      	adds	r5, #1
  4044d0:	4601      	mov	r1, r0
  4044d2:	e7f3      	b.n	4044bc <__s2b+0x66>
  4044d4:	4608      	mov	r0, r1
  4044d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

004044da <__hi0bits>:
  4044da:	0c03      	lsrs	r3, r0, #16
  4044dc:	041b      	lsls	r3, r3, #16
  4044de:	b913      	cbnz	r3, 4044e6 <__hi0bits+0xc>
  4044e0:	0400      	lsls	r0, r0, #16
  4044e2:	2310      	movs	r3, #16
  4044e4:	e000      	b.n	4044e8 <__hi0bits+0xe>
  4044e6:	2300      	movs	r3, #0
  4044e8:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4044ec:	bf04      	itt	eq
  4044ee:	0200      	lsleq	r0, r0, #8
  4044f0:	3308      	addeq	r3, #8
  4044f2:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4044f6:	bf04      	itt	eq
  4044f8:	0100      	lsleq	r0, r0, #4
  4044fa:	3304      	addeq	r3, #4
  4044fc:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  404500:	bf04      	itt	eq
  404502:	0080      	lsleq	r0, r0, #2
  404504:	3302      	addeq	r3, #2
  404506:	2800      	cmp	r0, #0
  404508:	db03      	blt.n	404512 <__hi0bits+0x38>
  40450a:	0042      	lsls	r2, r0, #1
  40450c:	d503      	bpl.n	404516 <__hi0bits+0x3c>
  40450e:	1c58      	adds	r0, r3, #1
  404510:	4770      	bx	lr
  404512:	4618      	mov	r0, r3
  404514:	4770      	bx	lr
  404516:	2020      	movs	r0, #32
  404518:	4770      	bx	lr

0040451a <__lo0bits>:
  40451a:	6803      	ldr	r3, [r0, #0]
  40451c:	f013 0207 	ands.w	r2, r3, #7
  404520:	d00b      	beq.n	40453a <__lo0bits+0x20>
  404522:	07d9      	lsls	r1, r3, #31
  404524:	d422      	bmi.n	40456c <__lo0bits+0x52>
  404526:	079a      	lsls	r2, r3, #30
  404528:	d503      	bpl.n	404532 <__lo0bits+0x18>
  40452a:	085b      	lsrs	r3, r3, #1
  40452c:	6003      	str	r3, [r0, #0]
  40452e:	2001      	movs	r0, #1
  404530:	4770      	bx	lr
  404532:	089b      	lsrs	r3, r3, #2
  404534:	6003      	str	r3, [r0, #0]
  404536:	2002      	movs	r0, #2
  404538:	4770      	bx	lr
  40453a:	b299      	uxth	r1, r3
  40453c:	b909      	cbnz	r1, 404542 <__lo0bits+0x28>
  40453e:	0c1b      	lsrs	r3, r3, #16
  404540:	2210      	movs	r2, #16
  404542:	f013 0fff 	tst.w	r3, #255	; 0xff
  404546:	bf04      	itt	eq
  404548:	0a1b      	lsreq	r3, r3, #8
  40454a:	3208      	addeq	r2, #8
  40454c:	0719      	lsls	r1, r3, #28
  40454e:	bf04      	itt	eq
  404550:	091b      	lsreq	r3, r3, #4
  404552:	3204      	addeq	r2, #4
  404554:	0799      	lsls	r1, r3, #30
  404556:	bf04      	itt	eq
  404558:	089b      	lsreq	r3, r3, #2
  40455a:	3202      	addeq	r2, #2
  40455c:	07d9      	lsls	r1, r3, #31
  40455e:	d402      	bmi.n	404566 <__lo0bits+0x4c>
  404560:	085b      	lsrs	r3, r3, #1
  404562:	d005      	beq.n	404570 <__lo0bits+0x56>
  404564:	3201      	adds	r2, #1
  404566:	6003      	str	r3, [r0, #0]
  404568:	4610      	mov	r0, r2
  40456a:	4770      	bx	lr
  40456c:	2000      	movs	r0, #0
  40456e:	4770      	bx	lr
  404570:	2020      	movs	r0, #32
  404572:	4770      	bx	lr

00404574 <__i2b>:
  404574:	b510      	push	{r4, lr}
  404576:	460c      	mov	r4, r1
  404578:	2101      	movs	r1, #1
  40457a:	f7ff ff03 	bl	404384 <_Balloc>
  40457e:	2201      	movs	r2, #1
  404580:	6144      	str	r4, [r0, #20]
  404582:	6102      	str	r2, [r0, #16]
  404584:	bd10      	pop	{r4, pc}

00404586 <__multiply>:
  404586:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40458a:	4616      	mov	r6, r2
  40458c:	690a      	ldr	r2, [r1, #16]
  40458e:	6933      	ldr	r3, [r6, #16]
  404590:	429a      	cmp	r2, r3
  404592:	b085      	sub	sp, #20
  404594:	460d      	mov	r5, r1
  404596:	da01      	bge.n	40459c <__multiply+0x16>
  404598:	4635      	mov	r5, r6
  40459a:	460e      	mov	r6, r1
  40459c:	f8d5 8010 	ldr.w	r8, [r5, #16]
  4045a0:	6937      	ldr	r7, [r6, #16]
  4045a2:	68ab      	ldr	r3, [r5, #8]
  4045a4:	6869      	ldr	r1, [r5, #4]
  4045a6:	eb08 0407 	add.w	r4, r8, r7
  4045aa:	429c      	cmp	r4, r3
  4045ac:	bfc8      	it	gt
  4045ae:	3101      	addgt	r1, #1
  4045b0:	f7ff fee8 	bl	404384 <_Balloc>
  4045b4:	f100 0314 	add.w	r3, r0, #20
  4045b8:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  4045bc:	9101      	str	r1, [sp, #4]
  4045be:	461a      	mov	r2, r3
  4045c0:	f8dd a004 	ldr.w	sl, [sp, #4]
  4045c4:	4552      	cmp	r2, sl
  4045c6:	d203      	bcs.n	4045d0 <__multiply+0x4a>
  4045c8:	2100      	movs	r1, #0
  4045ca:	f842 1b04 	str.w	r1, [r2], #4
  4045ce:	e7f7      	b.n	4045c0 <__multiply+0x3a>
  4045d0:	f105 0114 	add.w	r1, r5, #20
  4045d4:	f106 0214 	add.w	r2, r6, #20
  4045d8:	eb01 0888 	add.w	r8, r1, r8, lsl #2
  4045dc:	eb02 0787 	add.w	r7, r2, r7, lsl #2
  4045e0:	f8cd 8008 	str.w	r8, [sp, #8]
  4045e4:	9703      	str	r7, [sp, #12]
  4045e6:	9e03      	ldr	r6, [sp, #12]
  4045e8:	42b2      	cmp	r2, r6
  4045ea:	4615      	mov	r5, r2
  4045ec:	d256      	bcs.n	40469c <__multiply+0x116>
  4045ee:	f8b5 c000 	ldrh.w	ip, [r5]
  4045f2:	3204      	adds	r2, #4
  4045f4:	f1bc 0f00 	cmp.w	ip, #0
  4045f8:	d025      	beq.n	404646 <__multiply+0xc0>
  4045fa:	460f      	mov	r7, r1
  4045fc:	461d      	mov	r5, r3
  4045fe:	2600      	movs	r6, #0
  404600:	f857 9b04 	ldr.w	r9, [r7], #4
  404604:	f8d5 8000 	ldr.w	r8, [r5]
  404608:	fa1f fb89 	uxth.w	fp, r9
  40460c:	fa1f fa88 	uxth.w	sl, r8
  404610:	fb0c aa0b 	mla	sl, ip, fp, sl
  404614:	ea4f 4919 	mov.w	r9, r9, lsr #16
  404618:	ea4f 4818 	mov.w	r8, r8, lsr #16
  40461c:	44b2      	add	sl, r6
  40461e:	fb0c 8809 	mla	r8, ip, r9, r8
  404622:	eb08 481a 	add.w	r8, r8, sl, lsr #16
  404626:	fa1f fa8a 	uxth.w	sl, sl
  40462a:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
  40462e:	ea4f 4618 	mov.w	r6, r8, lsr #16
  404632:	f8dd 8008 	ldr.w	r8, [sp, #8]
  404636:	46ab      	mov	fp, r5
  404638:	45b8      	cmp	r8, r7
  40463a:	f84b ab04 	str.w	sl, [fp], #4
  40463e:	d901      	bls.n	404644 <__multiply+0xbe>
  404640:	465d      	mov	r5, fp
  404642:	e7dd      	b.n	404600 <__multiply+0x7a>
  404644:	606e      	str	r6, [r5, #4]
  404646:	f832 8c02 	ldrh.w	r8, [r2, #-2]
  40464a:	f1b8 0f00 	cmp.w	r8, #0
  40464e:	d023      	beq.n	404698 <__multiply+0x112>
  404650:	681e      	ldr	r6, [r3, #0]
  404652:	460f      	mov	r7, r1
  404654:	461d      	mov	r5, r3
  404656:	f04f 0900 	mov.w	r9, #0
  40465a:	f8b7 a000 	ldrh.w	sl, [r7]
  40465e:	f8b5 c002 	ldrh.w	ip, [r5, #2]
  404662:	fb08 cc0a 	mla	ip, r8, sl, ip
  404666:	44e1      	add	r9, ip
  404668:	b2b6      	uxth	r6, r6
  40466a:	46ac      	mov	ip, r5
  40466c:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
  404670:	f84c 6b04 	str.w	r6, [ip], #4
  404674:	f857 6b04 	ldr.w	r6, [r7], #4
  404678:	f8b5 a004 	ldrh.w	sl, [r5, #4]
  40467c:	0c36      	lsrs	r6, r6, #16
  40467e:	fb08 a606 	mla	r6, r8, r6, sl
  404682:	f8dd a008 	ldr.w	sl, [sp, #8]
  404686:	eb06 4619 	add.w	r6, r6, r9, lsr #16
  40468a:	4557      	cmp	r7, sl
  40468c:	ea4f 4916 	mov.w	r9, r6, lsr #16
  404690:	d201      	bcs.n	404696 <__multiply+0x110>
  404692:	4665      	mov	r5, ip
  404694:	e7e1      	b.n	40465a <__multiply+0xd4>
  404696:	606e      	str	r6, [r5, #4]
  404698:	3304      	adds	r3, #4
  40469a:	e7a4      	b.n	4045e6 <__multiply+0x60>
  40469c:	9b01      	ldr	r3, [sp, #4]
  40469e:	2c00      	cmp	r4, #0
  4046a0:	dc03      	bgt.n	4046aa <__multiply+0x124>
  4046a2:	6104      	str	r4, [r0, #16]
  4046a4:	b005      	add	sp, #20
  4046a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046aa:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4046ae:	2a00      	cmp	r2, #0
  4046b0:	d1f7      	bne.n	4046a2 <__multiply+0x11c>
  4046b2:	3c01      	subs	r4, #1
  4046b4:	e7f3      	b.n	40469e <__multiply+0x118>

004046b6 <__pow5mult>:
  4046b6:	f012 0303 	ands.w	r3, r2, #3
  4046ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4046be:	4605      	mov	r5, r0
  4046c0:	460e      	mov	r6, r1
  4046c2:	4617      	mov	r7, r2
  4046c4:	d007      	beq.n	4046d6 <__pow5mult+0x20>
  4046c6:	3b01      	subs	r3, #1
  4046c8:	4a19      	ldr	r2, [pc, #100]	; (404730 <__pow5mult+0x7a>)
  4046ca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4046ce:	2300      	movs	r3, #0
  4046d0:	f7ff fe87 	bl	4043e2 <__multadd>
  4046d4:	4606      	mov	r6, r0
  4046d6:	10bf      	asrs	r7, r7, #2
  4046d8:	d027      	beq.n	40472a <__pow5mult+0x74>
  4046da:	6cac      	ldr	r4, [r5, #72]	; 0x48
  4046dc:	b974      	cbnz	r4, 4046fc <__pow5mult+0x46>
  4046de:	4628      	mov	r0, r5
  4046e0:	f240 2171 	movw	r1, #625	; 0x271
  4046e4:	f7ff ff46 	bl	404574 <__i2b>
  4046e8:	2300      	movs	r3, #0
  4046ea:	64a8      	str	r0, [r5, #72]	; 0x48
  4046ec:	4604      	mov	r4, r0
  4046ee:	6003      	str	r3, [r0, #0]
  4046f0:	e004      	b.n	4046fc <__pow5mult+0x46>
  4046f2:	107f      	asrs	r7, r7, #1
  4046f4:	d019      	beq.n	40472a <__pow5mult+0x74>
  4046f6:	6820      	ldr	r0, [r4, #0]
  4046f8:	b170      	cbz	r0, 404718 <__pow5mult+0x62>
  4046fa:	4604      	mov	r4, r0
  4046fc:	07fb      	lsls	r3, r7, #31
  4046fe:	d5f8      	bpl.n	4046f2 <__pow5mult+0x3c>
  404700:	4631      	mov	r1, r6
  404702:	4622      	mov	r2, r4
  404704:	4628      	mov	r0, r5
  404706:	f7ff ff3e 	bl	404586 <__multiply>
  40470a:	4631      	mov	r1, r6
  40470c:	4680      	mov	r8, r0
  40470e:	4628      	mov	r0, r5
  404710:	f7ff fe5e 	bl	4043d0 <_Bfree>
  404714:	4646      	mov	r6, r8
  404716:	e7ec      	b.n	4046f2 <__pow5mult+0x3c>
  404718:	4628      	mov	r0, r5
  40471a:	4621      	mov	r1, r4
  40471c:	4622      	mov	r2, r4
  40471e:	f7ff ff32 	bl	404586 <__multiply>
  404722:	2300      	movs	r3, #0
  404724:	6020      	str	r0, [r4, #0]
  404726:	6003      	str	r3, [r0, #0]
  404728:	e7e7      	b.n	4046fa <__pow5mult+0x44>
  40472a:	4630      	mov	r0, r6
  40472c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404730:	00406208 	.word	0x00406208

00404734 <__lshift>:
  404734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404738:	460c      	mov	r4, r1
  40473a:	ea4f 1a62 	mov.w	sl, r2, asr #5
  40473e:	6923      	ldr	r3, [r4, #16]
  404740:	6849      	ldr	r1, [r1, #4]
  404742:	eb0a 0903 	add.w	r9, sl, r3
  404746:	68a3      	ldr	r3, [r4, #8]
  404748:	4680      	mov	r8, r0
  40474a:	4615      	mov	r5, r2
  40474c:	f109 0701 	add.w	r7, r9, #1
  404750:	429f      	cmp	r7, r3
  404752:	dd02      	ble.n	40475a <__lshift+0x26>
  404754:	3101      	adds	r1, #1
  404756:	005b      	lsls	r3, r3, #1
  404758:	e7fa      	b.n	404750 <__lshift+0x1c>
  40475a:	4640      	mov	r0, r8
  40475c:	f7ff fe12 	bl	404384 <_Balloc>
  404760:	2300      	movs	r3, #0
  404762:	4606      	mov	r6, r0
  404764:	f100 0214 	add.w	r2, r0, #20
  404768:	4553      	cmp	r3, sl
  40476a:	da04      	bge.n	404776 <__lshift+0x42>
  40476c:	2100      	movs	r1, #0
  40476e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  404772:	3301      	adds	r3, #1
  404774:	e7f8      	b.n	404768 <__lshift+0x34>
  404776:	6920      	ldr	r0, [r4, #16]
  404778:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
  40477c:	f104 0314 	add.w	r3, r4, #20
  404780:	f015 0c1f 	ands.w	ip, r5, #31
  404784:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  404788:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
  40478c:	d016      	beq.n	4047bc <__lshift+0x88>
  40478e:	f1cc 0a20 	rsb	sl, ip, #32
  404792:	2500      	movs	r5, #0
  404794:	6818      	ldr	r0, [r3, #0]
  404796:	460a      	mov	r2, r1
  404798:	fa00 f00c 	lsl.w	r0, r0, ip
  40479c:	4305      	orrs	r5, r0
  40479e:	f842 5b04 	str.w	r5, [r2], #4
  4047a2:	f853 5b04 	ldr.w	r5, [r3], #4
  4047a6:	4573      	cmp	r3, lr
  4047a8:	fa25 f50a 	lsr.w	r5, r5, sl
  4047ac:	d201      	bcs.n	4047b2 <__lshift+0x7e>
  4047ae:	4611      	mov	r1, r2
  4047b0:	e7f0      	b.n	404794 <__lshift+0x60>
  4047b2:	604d      	str	r5, [r1, #4]
  4047b4:	b145      	cbz	r5, 4047c8 <__lshift+0x94>
  4047b6:	f109 0702 	add.w	r7, r9, #2
  4047ba:	e005      	b.n	4047c8 <__lshift+0x94>
  4047bc:	f853 2b04 	ldr.w	r2, [r3], #4
  4047c0:	f841 2b04 	str.w	r2, [r1], #4
  4047c4:	4573      	cmp	r3, lr
  4047c6:	d3f9      	bcc.n	4047bc <__lshift+0x88>
  4047c8:	3f01      	subs	r7, #1
  4047ca:	4640      	mov	r0, r8
  4047cc:	6137      	str	r7, [r6, #16]
  4047ce:	4621      	mov	r1, r4
  4047d0:	f7ff fdfe 	bl	4043d0 <_Bfree>
  4047d4:	4630      	mov	r0, r6
  4047d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004047da <__mcmp>:
  4047da:	6902      	ldr	r2, [r0, #16]
  4047dc:	690b      	ldr	r3, [r1, #16]
  4047de:	1ad2      	subs	r2, r2, r3
  4047e0:	b510      	push	{r4, lr}
  4047e2:	d113      	bne.n	40480c <__mcmp+0x32>
  4047e4:	009c      	lsls	r4, r3, #2
  4047e6:	3014      	adds	r0, #20
  4047e8:	f101 0214 	add.w	r2, r1, #20
  4047ec:	1903      	adds	r3, r0, r4
  4047ee:	4422      	add	r2, r4
  4047f0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4047f4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  4047f8:	428c      	cmp	r4, r1
  4047fa:	d003      	beq.n	404804 <__mcmp+0x2a>
  4047fc:	d208      	bcs.n	404810 <__mcmp+0x36>
  4047fe:	f04f 30ff 	mov.w	r0, #4294967295
  404802:	bd10      	pop	{r4, pc}
  404804:	4298      	cmp	r0, r3
  404806:	d3f3      	bcc.n	4047f0 <__mcmp+0x16>
  404808:	2000      	movs	r0, #0
  40480a:	bd10      	pop	{r4, pc}
  40480c:	4610      	mov	r0, r2
  40480e:	bd10      	pop	{r4, pc}
  404810:	2001      	movs	r0, #1
  404812:	bd10      	pop	{r4, pc}

00404814 <__mdiff>:
  404814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404818:	4606      	mov	r6, r0
  40481a:	460c      	mov	r4, r1
  40481c:	4608      	mov	r0, r1
  40481e:	4611      	mov	r1, r2
  404820:	4615      	mov	r5, r2
  404822:	f7ff ffda 	bl	4047da <__mcmp>
  404826:	1e07      	subs	r7, r0, #0
  404828:	d108      	bne.n	40483c <__mdiff+0x28>
  40482a:	4630      	mov	r0, r6
  40482c:	4639      	mov	r1, r7
  40482e:	f7ff fda9 	bl	404384 <_Balloc>
  404832:	2301      	movs	r3, #1
  404834:	6103      	str	r3, [r0, #16]
  404836:	6147      	str	r7, [r0, #20]
  404838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40483c:	db01      	blt.n	404842 <__mdiff+0x2e>
  40483e:	2700      	movs	r7, #0
  404840:	e003      	b.n	40484a <__mdiff+0x36>
  404842:	4623      	mov	r3, r4
  404844:	2701      	movs	r7, #1
  404846:	462c      	mov	r4, r5
  404848:	461d      	mov	r5, r3
  40484a:	6861      	ldr	r1, [r4, #4]
  40484c:	4630      	mov	r0, r6
  40484e:	f7ff fd99 	bl	404384 <_Balloc>
  404852:	6922      	ldr	r2, [r4, #16]
  404854:	692b      	ldr	r3, [r5, #16]
  404856:	60c7      	str	r7, [r0, #12]
  404858:	3414      	adds	r4, #20
  40485a:	f105 0614 	add.w	r6, r5, #20
  40485e:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
  404862:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
  404866:	f100 0314 	add.w	r3, r0, #20
  40486a:	2100      	movs	r1, #0
  40486c:	f854 7b04 	ldr.w	r7, [r4], #4
  404870:	f856 9b04 	ldr.w	r9, [r6], #4
  404874:	fa11 f187 	uxtah	r1, r1, r7
  404878:	fa1f f589 	uxth.w	r5, r9
  40487c:	ea4f 4919 	mov.w	r9, r9, lsr #16
  404880:	ebc5 0801 	rsb	r8, r5, r1
  404884:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
  404888:	eb07 4728 	add.w	r7, r7, r8, asr #16
  40488c:	fa1f f888 	uxth.w	r8, r8
  404890:	1439      	asrs	r1, r7, #16
  404892:	45b2      	cmp	sl, r6
  404894:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  404898:	4625      	mov	r5, r4
  40489a:	f843 7b04 	str.w	r7, [r3], #4
  40489e:	d8e5      	bhi.n	40486c <__mdiff+0x58>
  4048a0:	4565      	cmp	r5, ip
  4048a2:	d20d      	bcs.n	4048c0 <__mdiff+0xac>
  4048a4:	f855 4b04 	ldr.w	r4, [r5], #4
  4048a8:	fa11 f684 	uxtah	r6, r1, r4
  4048ac:	0c24      	lsrs	r4, r4, #16
  4048ae:	eb04 4426 	add.w	r4, r4, r6, asr #16
  4048b2:	b2b6      	uxth	r6, r6
  4048b4:	1421      	asrs	r1, r4, #16
  4048b6:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  4048ba:	f843 4b04 	str.w	r4, [r3], #4
  4048be:	e7ef      	b.n	4048a0 <__mdiff+0x8c>
  4048c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  4048c4:	b909      	cbnz	r1, 4048ca <__mdiff+0xb6>
  4048c6:	3a01      	subs	r2, #1
  4048c8:	e7fa      	b.n	4048c0 <__mdiff+0xac>
  4048ca:	6102      	str	r2, [r0, #16]
  4048cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004048d0 <__ulp>:
  4048d0:	4b0f      	ldr	r3, [pc, #60]	; (404910 <__ulp+0x40>)
  4048d2:	400b      	ands	r3, r1
  4048d4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  4048d8:	2b00      	cmp	r3, #0
  4048da:	dd01      	ble.n	4048e0 <__ulp+0x10>
  4048dc:	4619      	mov	r1, r3
  4048de:	e009      	b.n	4048f4 <__ulp+0x24>
  4048e0:	425b      	negs	r3, r3
  4048e2:	151b      	asrs	r3, r3, #20
  4048e4:	2b13      	cmp	r3, #19
  4048e6:	f04f 0100 	mov.w	r1, #0
  4048ea:	dc05      	bgt.n	4048f8 <__ulp+0x28>
  4048ec:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4048f0:	fa42 f103 	asr.w	r1, r2, r3
  4048f4:	2000      	movs	r0, #0
  4048f6:	4770      	bx	lr
  4048f8:	2b32      	cmp	r3, #50	; 0x32
  4048fa:	f04f 0201 	mov.w	r2, #1
  4048fe:	bfda      	itte	le
  404900:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  404904:	fa02 f303 	lslle.w	r3, r2, r3
  404908:	4613      	movgt	r3, r2
  40490a:	4618      	mov	r0, r3
  40490c:	4770      	bx	lr
  40490e:	bf00      	nop
  404910:	7ff00000 	.word	0x7ff00000

00404914 <__b2d>:
  404914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404918:	6906      	ldr	r6, [r0, #16]
  40491a:	f100 0714 	add.w	r7, r0, #20
  40491e:	eb07 0686 	add.w	r6, r7, r6, lsl #2
  404922:	4688      	mov	r8, r1
  404924:	f856 4c04 	ldr.w	r4, [r6, #-4]
  404928:	4620      	mov	r0, r4
  40492a:	f7ff fdd6 	bl	4044da <__hi0bits>
  40492e:	f1c0 0320 	rsb	r3, r0, #32
  404932:	280a      	cmp	r0, #10
  404934:	f1a6 0504 	sub.w	r5, r6, #4
  404938:	f8c8 3000 	str.w	r3, [r8]
  40493c:	dc14      	bgt.n	404968 <__b2d+0x54>
  40493e:	42bd      	cmp	r5, r7
  404940:	f1c0 010b 	rsb	r1, r0, #11
  404944:	bf88      	it	hi
  404946:	f856 5c08 	ldrhi.w	r5, [r6, #-8]
  40494a:	fa24 fc01 	lsr.w	ip, r4, r1
  40494e:	bf98      	it	ls
  404950:	2500      	movls	r5, #0
  404952:	3015      	adds	r0, #21
  404954:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  404958:	fa25 f101 	lsr.w	r1, r5, r1
  40495c:	4084      	lsls	r4, r0
  40495e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  404962:	ea41 0204 	orr.w	r2, r1, r4
  404966:	e024      	b.n	4049b2 <__b2d+0x9e>
  404968:	42bd      	cmp	r5, r7
  40496a:	bf86      	itte	hi
  40496c:	f1a6 0508 	subhi.w	r5, r6, #8
  404970:	f856 1c08 	ldrhi.w	r1, [r6, #-8]
  404974:	2100      	movls	r1, #0
  404976:	f1b0 060b 	subs.w	r6, r0, #11
  40497a:	d015      	beq.n	4049a8 <__b2d+0x94>
  40497c:	40b4      	lsls	r4, r6
  40497e:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  404982:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
  404986:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
  40498a:	fa21 fc00 	lsr.w	ip, r1, r0
  40498e:	42bd      	cmp	r5, r7
  404990:	ea44 030c 	orr.w	r3, r4, ip
  404994:	bf8c      	ite	hi
  404996:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
  40499a:	2400      	movls	r4, #0
  40499c:	fa24 f000 	lsr.w	r0, r4, r0
  4049a0:	40b1      	lsls	r1, r6
  4049a2:	ea40 0201 	orr.w	r2, r0, r1
  4049a6:	e004      	b.n	4049b2 <__b2d+0x9e>
  4049a8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
  4049ac:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4049b0:	460a      	mov	r2, r1
  4049b2:	4610      	mov	r0, r2
  4049b4:	4619      	mov	r1, r3
  4049b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004049ba <__d2b>:
  4049ba:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  4049be:	2101      	movs	r1, #1
  4049c0:	461d      	mov	r5, r3
  4049c2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4049c6:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  4049ca:	4614      	mov	r4, r2
  4049cc:	f7ff fcda 	bl	404384 <_Balloc>
  4049d0:	f3c5 570a 	ubfx	r7, r5, #20, #11
  4049d4:	4606      	mov	r6, r0
  4049d6:	f3c5 0313 	ubfx	r3, r5, #0, #20
  4049da:	b10f      	cbz	r7, 4049e0 <__d2b+0x26>
  4049dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4049e0:	9301      	str	r3, [sp, #4]
  4049e2:	b1d4      	cbz	r4, 404a1a <__d2b+0x60>
  4049e4:	a802      	add	r0, sp, #8
  4049e6:	f840 4d08 	str.w	r4, [r0, #-8]!
  4049ea:	4668      	mov	r0, sp
  4049ec:	f7ff fd95 	bl	40451a <__lo0bits>
  4049f0:	9b00      	ldr	r3, [sp, #0]
  4049f2:	b148      	cbz	r0, 404a08 <__d2b+0x4e>
  4049f4:	9a01      	ldr	r2, [sp, #4]
  4049f6:	f1c0 0120 	rsb	r1, r0, #32
  4049fa:	fa02 f101 	lsl.w	r1, r2, r1
  4049fe:	430b      	orrs	r3, r1
  404a00:	40c2      	lsrs	r2, r0
  404a02:	6173      	str	r3, [r6, #20]
  404a04:	9201      	str	r2, [sp, #4]
  404a06:	e000      	b.n	404a0a <__d2b+0x50>
  404a08:	6173      	str	r3, [r6, #20]
  404a0a:	9b01      	ldr	r3, [sp, #4]
  404a0c:	61b3      	str	r3, [r6, #24]
  404a0e:	2b00      	cmp	r3, #0
  404a10:	bf0c      	ite	eq
  404a12:	2401      	moveq	r4, #1
  404a14:	2402      	movne	r4, #2
  404a16:	6134      	str	r4, [r6, #16]
  404a18:	e007      	b.n	404a2a <__d2b+0x70>
  404a1a:	a801      	add	r0, sp, #4
  404a1c:	f7ff fd7d 	bl	40451a <__lo0bits>
  404a20:	2401      	movs	r4, #1
  404a22:	9b01      	ldr	r3, [sp, #4]
  404a24:	6173      	str	r3, [r6, #20]
  404a26:	6134      	str	r4, [r6, #16]
  404a28:	3020      	adds	r0, #32
  404a2a:	b13f      	cbz	r7, 404a3c <__d2b+0x82>
  404a2c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404a30:	4407      	add	r7, r0
  404a32:	f8c9 7000 	str.w	r7, [r9]
  404a36:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404a3a:	e00a      	b.n	404a52 <__d2b+0x98>
  404a3c:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  404a40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404a44:	f8c9 0000 	str.w	r0, [r9]
  404a48:	6918      	ldr	r0, [r3, #16]
  404a4a:	f7ff fd46 	bl	4044da <__hi0bits>
  404a4e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  404a52:	f8c8 0000 	str.w	r0, [r8]
  404a56:	4630      	mov	r0, r6
  404a58:	b003      	add	sp, #12
  404a5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00404a5e <__ratio>:
  404a5e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  404a62:	460e      	mov	r6, r1
  404a64:	4669      	mov	r1, sp
  404a66:	4680      	mov	r8, r0
  404a68:	f7ff ff54 	bl	404914 <__b2d>
  404a6c:	460d      	mov	r5, r1
  404a6e:	4604      	mov	r4, r0
  404a70:	a901      	add	r1, sp, #4
  404a72:	4630      	mov	r0, r6
  404a74:	f7ff ff4e 	bl	404914 <__b2d>
  404a78:	9f00      	ldr	r7, [sp, #0]
  404a7a:	460b      	mov	r3, r1
  404a7c:	9901      	ldr	r1, [sp, #4]
  404a7e:	4602      	mov	r2, r0
  404a80:	1a7f      	subs	r7, r7, r1
  404a82:	f8d8 0010 	ldr.w	r0, [r8, #16]
  404a86:	6931      	ldr	r1, [r6, #16]
  404a88:	1a41      	subs	r1, r0, r1
  404a8a:	eb07 1141 	add.w	r1, r7, r1, lsl #5
  404a8e:	2900      	cmp	r1, #0
  404a90:	bfcc      	ite	gt
  404a92:	eb05 5501 	addgt.w	r5, r5, r1, lsl #20
  404a96:	eba3 5301 	suble.w	r3, r3, r1, lsl #20
  404a9a:	4620      	mov	r0, r4
  404a9c:	4629      	mov	r1, r5
  404a9e:	f7fd f95b 	bl	401d58 <__aeabi_ddiv>
  404aa2:	b002      	add	sp, #8
  404aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404aa8 <_mprec_log10>:
  404aa8:	2817      	cmp	r0, #23
  404aaa:	b510      	push	{r4, lr}
  404aac:	4604      	mov	r4, r0
  404aae:	dc05      	bgt.n	404abc <_mprec_log10+0x14>
  404ab0:	4b07      	ldr	r3, [pc, #28]	; (404ad0 <_mprec_log10+0x28>)
  404ab2:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
  404ab6:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  404aba:	bd10      	pop	{r4, pc}
  404abc:	4905      	ldr	r1, [pc, #20]	; (404ad4 <_mprec_log10+0x2c>)
  404abe:	2000      	movs	r0, #0
  404ac0:	2200      	movs	r2, #0
  404ac2:	4b05      	ldr	r3, [pc, #20]	; (404ad8 <_mprec_log10+0x30>)
  404ac4:	f7fd f81e 	bl	401b04 <__aeabi_dmul>
  404ac8:	3c01      	subs	r4, #1
  404aca:	d1f9      	bne.n	404ac0 <_mprec_log10+0x18>
  404acc:	bd10      	pop	{r4, pc}
  404ace:	bf00      	nop
  404ad0:	00406208 	.word	0x00406208
  404ad4:	3ff00000 	.word	0x3ff00000
  404ad8:	40240000 	.word	0x40240000

00404adc <__copybits>:
  404adc:	b510      	push	{r4, lr}
  404ade:	3901      	subs	r1, #1
  404ae0:	f102 0314 	add.w	r3, r2, #20
  404ae4:	1149      	asrs	r1, r1, #5
  404ae6:	6912      	ldr	r2, [r2, #16]
  404ae8:	3101      	adds	r1, #1
  404aea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  404aee:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  404af2:	4293      	cmp	r3, r2
  404af4:	d204      	bcs.n	404b00 <__copybits+0x24>
  404af6:	f853 4b04 	ldr.w	r4, [r3], #4
  404afa:	f840 4b04 	str.w	r4, [r0], #4
  404afe:	e7f8      	b.n	404af2 <__copybits+0x16>
  404b00:	4288      	cmp	r0, r1
  404b02:	d203      	bcs.n	404b0c <__copybits+0x30>
  404b04:	2300      	movs	r3, #0
  404b06:	f840 3b04 	str.w	r3, [r0], #4
  404b0a:	e7f9      	b.n	404b00 <__copybits+0x24>
  404b0c:	bd10      	pop	{r4, pc}

00404b0e <__any_on>:
  404b0e:	f100 0214 	add.w	r2, r0, #20
  404b12:	6900      	ldr	r0, [r0, #16]
  404b14:	114b      	asrs	r3, r1, #5
  404b16:	4283      	cmp	r3, r0
  404b18:	b510      	push	{r4, lr}
  404b1a:	dc0c      	bgt.n	404b36 <__any_on+0x28>
  404b1c:	da0c      	bge.n	404b38 <__any_on+0x2a>
  404b1e:	f011 011f 	ands.w	r1, r1, #31
  404b22:	d009      	beq.n	404b38 <__any_on+0x2a>
  404b24:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  404b28:	fa20 f401 	lsr.w	r4, r0, r1
  404b2c:	fa04 f101 	lsl.w	r1, r4, r1
  404b30:	4281      	cmp	r1, r0
  404b32:	d10e      	bne.n	404b52 <__any_on+0x44>
  404b34:	e000      	b.n	404b38 <__any_on+0x2a>
  404b36:	4603      	mov	r3, r0
  404b38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  404b3c:	4293      	cmp	r3, r2
  404b3e:	4619      	mov	r1, r3
  404b40:	d905      	bls.n	404b4e <__any_on+0x40>
  404b42:	f851 1c04 	ldr.w	r1, [r1, #-4]
  404b46:	3b04      	subs	r3, #4
  404b48:	2900      	cmp	r1, #0
  404b4a:	d0f7      	beq.n	404b3c <__any_on+0x2e>
  404b4c:	e001      	b.n	404b52 <__any_on+0x44>
  404b4e:	2000      	movs	r0, #0
  404b50:	bd10      	pop	{r4, pc}
  404b52:	2001      	movs	r0, #1
  404b54:	bd10      	pop	{r4, pc}
  404b56:	bf00      	nop

00404b58 <_realloc_r>:
  404b58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b5c:	4681      	mov	r9, r0
  404b5e:	460c      	mov	r4, r1
  404b60:	b929      	cbnz	r1, 404b6e <_realloc_r+0x16>
  404b62:	4611      	mov	r1, r2
  404b64:	b003      	add	sp, #12
  404b66:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b6a:	f7ff b9cb 	b.w	403f04 <_malloc_r>
  404b6e:	9201      	str	r2, [sp, #4]
  404b70:	f7ff fc05 	bl	40437e <__malloc_lock>
  404b74:	9a01      	ldr	r2, [sp, #4]
  404b76:	f854 5c04 	ldr.w	r5, [r4, #-4]
  404b7a:	f102 070b 	add.w	r7, r2, #11
  404b7e:	2f16      	cmp	r7, #22
  404b80:	f1a4 0808 	sub.w	r8, r4, #8
  404b84:	f025 0603 	bic.w	r6, r5, #3
  404b88:	d903      	bls.n	404b92 <_realloc_r+0x3a>
  404b8a:	f037 0707 	bics.w	r7, r7, #7
  404b8e:	d501      	bpl.n	404b94 <_realloc_r+0x3c>
  404b90:	e002      	b.n	404b98 <_realloc_r+0x40>
  404b92:	2710      	movs	r7, #16
  404b94:	4297      	cmp	r7, r2
  404b96:	d204      	bcs.n	404ba2 <_realloc_r+0x4a>
  404b98:	230c      	movs	r3, #12
  404b9a:	f8c9 3000 	str.w	r3, [r9]
  404b9e:	2000      	movs	r0, #0
  404ba0:	e17e      	b.n	404ea0 <_realloc_r+0x348>
  404ba2:	42be      	cmp	r6, r7
  404ba4:	f280 8154 	bge.w	404e50 <_realloc_r+0x2f8>
  404ba8:	49a2      	ldr	r1, [pc, #648]	; (404e34 <_realloc_r+0x2dc>)
  404baa:	f8d1 e008 	ldr.w	lr, [r1, #8]
  404bae:	eb08 0306 	add.w	r3, r8, r6
  404bb2:	4573      	cmp	r3, lr
  404bb4:	468b      	mov	fp, r1
  404bb6:	6858      	ldr	r0, [r3, #4]
  404bb8:	d005      	beq.n	404bc6 <_realloc_r+0x6e>
  404bba:	f020 0101 	bic.w	r1, r0, #1
  404bbe:	4419      	add	r1, r3
  404bc0:	6849      	ldr	r1, [r1, #4]
  404bc2:	07c9      	lsls	r1, r1, #31
  404bc4:	d425      	bmi.n	404c12 <_realloc_r+0xba>
  404bc6:	f020 0003 	bic.w	r0, r0, #3
  404bca:	4573      	cmp	r3, lr
  404bcc:	eb00 0106 	add.w	r1, r0, r6
  404bd0:	d117      	bne.n	404c02 <_realloc_r+0xaa>
  404bd2:	f107 0c10 	add.w	ip, r7, #16
  404bd6:	4561      	cmp	r1, ip
  404bd8:	db1d      	blt.n	404c16 <_realloc_r+0xbe>
  404bda:	eb08 0507 	add.w	r5, r8, r7
  404bde:	1bc9      	subs	r1, r1, r7
  404be0:	f041 0101 	orr.w	r1, r1, #1
  404be4:	f8cb 5008 	str.w	r5, [fp, #8]
  404be8:	6069      	str	r1, [r5, #4]
  404bea:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404bee:	f003 0301 	and.w	r3, r3, #1
  404bf2:	431f      	orrs	r7, r3
  404bf4:	4648      	mov	r0, r9
  404bf6:	f844 7c04 	str.w	r7, [r4, #-4]
  404bfa:	f7ff fbc1 	bl	404380 <__malloc_unlock>
  404bfe:	4620      	mov	r0, r4
  404c00:	e14e      	b.n	404ea0 <_realloc_r+0x348>
  404c02:	42b9      	cmp	r1, r7
  404c04:	db07      	blt.n	404c16 <_realloc_r+0xbe>
  404c06:	68da      	ldr	r2, [r3, #12]
  404c08:	689b      	ldr	r3, [r3, #8]
  404c0a:	460e      	mov	r6, r1
  404c0c:	60da      	str	r2, [r3, #12]
  404c0e:	6093      	str	r3, [r2, #8]
  404c10:	e11e      	b.n	404e50 <_realloc_r+0x2f8>
  404c12:	2000      	movs	r0, #0
  404c14:	4603      	mov	r3, r0
  404c16:	07e9      	lsls	r1, r5, #31
  404c18:	f100 80c9 	bmi.w	404dae <_realloc_r+0x256>
  404c1c:	f854 5c08 	ldr.w	r5, [r4, #-8]
  404c20:	ebc5 0508 	rsb	r5, r5, r8
  404c24:	6869      	ldr	r1, [r5, #4]
  404c26:	f021 0103 	bic.w	r1, r1, #3
  404c2a:	eb01 0a06 	add.w	sl, r1, r6
  404c2e:	2b00      	cmp	r3, #0
  404c30:	f000 8088 	beq.w	404d44 <_realloc_r+0x1ec>
  404c34:	4573      	cmp	r3, lr
  404c36:	d14b      	bne.n	404cd0 <_realloc_r+0x178>
  404c38:	eb0a 0300 	add.w	r3, sl, r0
  404c3c:	f107 0110 	add.w	r1, r7, #16
  404c40:	428b      	cmp	r3, r1
  404c42:	db7f      	blt.n	404d44 <_realloc_r+0x1ec>
  404c44:	46a8      	mov	r8, r5
  404c46:	68ea      	ldr	r2, [r5, #12]
  404c48:	f858 1f08 	ldr.w	r1, [r8, #8]!
  404c4c:	60ca      	str	r2, [r1, #12]
  404c4e:	6091      	str	r1, [r2, #8]
  404c50:	1f32      	subs	r2, r6, #4
  404c52:	2a24      	cmp	r2, #36	; 0x24
  404c54:	d825      	bhi.n	404ca2 <_realloc_r+0x14a>
  404c56:	2a13      	cmp	r2, #19
  404c58:	d91b      	bls.n	404c92 <_realloc_r+0x13a>
  404c5a:	6821      	ldr	r1, [r4, #0]
  404c5c:	60a9      	str	r1, [r5, #8]
  404c5e:	6861      	ldr	r1, [r4, #4]
  404c60:	60e9      	str	r1, [r5, #12]
  404c62:	2a1b      	cmp	r2, #27
  404c64:	d803      	bhi.n	404c6e <_realloc_r+0x116>
  404c66:	f105 0210 	add.w	r2, r5, #16
  404c6a:	3408      	adds	r4, #8
  404c6c:	e012      	b.n	404c94 <_realloc_r+0x13c>
  404c6e:	68a1      	ldr	r1, [r4, #8]
  404c70:	6129      	str	r1, [r5, #16]
  404c72:	68e1      	ldr	r1, [r4, #12]
  404c74:	6169      	str	r1, [r5, #20]
  404c76:	2a24      	cmp	r2, #36	; 0x24
  404c78:	d003      	beq.n	404c82 <_realloc_r+0x12a>
  404c7a:	f105 0218 	add.w	r2, r5, #24
  404c7e:	3410      	adds	r4, #16
  404c80:	e008      	b.n	404c94 <_realloc_r+0x13c>
  404c82:	6922      	ldr	r2, [r4, #16]
  404c84:	61aa      	str	r2, [r5, #24]
  404c86:	6961      	ldr	r1, [r4, #20]
  404c88:	61e9      	str	r1, [r5, #28]
  404c8a:	f105 0220 	add.w	r2, r5, #32
  404c8e:	3418      	adds	r4, #24
  404c90:	e000      	b.n	404c94 <_realloc_r+0x13c>
  404c92:	4642      	mov	r2, r8
  404c94:	6821      	ldr	r1, [r4, #0]
  404c96:	6011      	str	r1, [r2, #0]
  404c98:	6861      	ldr	r1, [r4, #4]
  404c9a:	6051      	str	r1, [r2, #4]
  404c9c:	68a1      	ldr	r1, [r4, #8]
  404c9e:	6091      	str	r1, [r2, #8]
  404ca0:	e005      	b.n	404cae <_realloc_r+0x156>
  404ca2:	4640      	mov	r0, r8
  404ca4:	4621      	mov	r1, r4
  404ca6:	9301      	str	r3, [sp, #4]
  404ca8:	f7ff fb4e 	bl	404348 <memmove>
  404cac:	9b01      	ldr	r3, [sp, #4]
  404cae:	19ea      	adds	r2, r5, r7
  404cb0:	1bdb      	subs	r3, r3, r7
  404cb2:	f043 0301 	orr.w	r3, r3, #1
  404cb6:	f8cb 2008 	str.w	r2, [fp, #8]
  404cba:	6053      	str	r3, [r2, #4]
  404cbc:	686b      	ldr	r3, [r5, #4]
  404cbe:	f003 0301 	and.w	r3, r3, #1
  404cc2:	431f      	orrs	r7, r3
  404cc4:	4648      	mov	r0, r9
  404cc6:	606f      	str	r7, [r5, #4]
  404cc8:	f7ff fb5a 	bl	404380 <__malloc_unlock>
  404ccc:	4640      	mov	r0, r8
  404cce:	e0e7      	b.n	404ea0 <_realloc_r+0x348>
  404cd0:	eb0a 0b00 	add.w	fp, sl, r0
  404cd4:	45bb      	cmp	fp, r7
  404cd6:	db35      	blt.n	404d44 <_realloc_r+0x1ec>
  404cd8:	68da      	ldr	r2, [r3, #12]
  404cda:	689b      	ldr	r3, [r3, #8]
  404cdc:	4628      	mov	r0, r5
  404cde:	60da      	str	r2, [r3, #12]
  404ce0:	6093      	str	r3, [r2, #8]
  404ce2:	f850 2f08 	ldr.w	r2, [r0, #8]!
  404ce6:	68eb      	ldr	r3, [r5, #12]
  404ce8:	60d3      	str	r3, [r2, #12]
  404cea:	609a      	str	r2, [r3, #8]
  404cec:	1f32      	subs	r2, r6, #4
  404cee:	2a24      	cmp	r2, #36	; 0x24
  404cf0:	d823      	bhi.n	404d3a <_realloc_r+0x1e2>
  404cf2:	2a13      	cmp	r2, #19
  404cf4:	d91a      	bls.n	404d2c <_realloc_r+0x1d4>
  404cf6:	6823      	ldr	r3, [r4, #0]
  404cf8:	60ab      	str	r3, [r5, #8]
  404cfa:	6863      	ldr	r3, [r4, #4]
  404cfc:	60eb      	str	r3, [r5, #12]
  404cfe:	2a1b      	cmp	r2, #27
  404d00:	d803      	bhi.n	404d0a <_realloc_r+0x1b2>
  404d02:	f105 0010 	add.w	r0, r5, #16
  404d06:	3408      	adds	r4, #8
  404d08:	e010      	b.n	404d2c <_realloc_r+0x1d4>
  404d0a:	68a3      	ldr	r3, [r4, #8]
  404d0c:	612b      	str	r3, [r5, #16]
  404d0e:	68e3      	ldr	r3, [r4, #12]
  404d10:	616b      	str	r3, [r5, #20]
  404d12:	2a24      	cmp	r2, #36	; 0x24
  404d14:	d003      	beq.n	404d1e <_realloc_r+0x1c6>
  404d16:	f105 0018 	add.w	r0, r5, #24
  404d1a:	3410      	adds	r4, #16
  404d1c:	e006      	b.n	404d2c <_realloc_r+0x1d4>
  404d1e:	6923      	ldr	r3, [r4, #16]
  404d20:	61ab      	str	r3, [r5, #24]
  404d22:	6963      	ldr	r3, [r4, #20]
  404d24:	61eb      	str	r3, [r5, #28]
  404d26:	f105 0020 	add.w	r0, r5, #32
  404d2a:	3418      	adds	r4, #24
  404d2c:	6823      	ldr	r3, [r4, #0]
  404d2e:	6003      	str	r3, [r0, #0]
  404d30:	6863      	ldr	r3, [r4, #4]
  404d32:	6043      	str	r3, [r0, #4]
  404d34:	68a3      	ldr	r3, [r4, #8]
  404d36:	6083      	str	r3, [r0, #8]
  404d38:	e002      	b.n	404d40 <_realloc_r+0x1e8>
  404d3a:	4621      	mov	r1, r4
  404d3c:	f7ff fb04 	bl	404348 <memmove>
  404d40:	465e      	mov	r6, fp
  404d42:	e02e      	b.n	404da2 <_realloc_r+0x24a>
  404d44:	45ba      	cmp	sl, r7
  404d46:	db32      	blt.n	404dae <_realloc_r+0x256>
  404d48:	4628      	mov	r0, r5
  404d4a:	68eb      	ldr	r3, [r5, #12]
  404d4c:	f850 2f08 	ldr.w	r2, [r0, #8]!
  404d50:	60d3      	str	r3, [r2, #12]
  404d52:	609a      	str	r2, [r3, #8]
  404d54:	1f32      	subs	r2, r6, #4
  404d56:	2a24      	cmp	r2, #36	; 0x24
  404d58:	d825      	bhi.n	404da6 <_realloc_r+0x24e>
  404d5a:	2a13      	cmp	r2, #19
  404d5c:	d91a      	bls.n	404d94 <_realloc_r+0x23c>
  404d5e:	6823      	ldr	r3, [r4, #0]
  404d60:	60ab      	str	r3, [r5, #8]
  404d62:	6863      	ldr	r3, [r4, #4]
  404d64:	60eb      	str	r3, [r5, #12]
  404d66:	2a1b      	cmp	r2, #27
  404d68:	d803      	bhi.n	404d72 <_realloc_r+0x21a>
  404d6a:	f105 0010 	add.w	r0, r5, #16
  404d6e:	3408      	adds	r4, #8
  404d70:	e010      	b.n	404d94 <_realloc_r+0x23c>
  404d72:	68a3      	ldr	r3, [r4, #8]
  404d74:	612b      	str	r3, [r5, #16]
  404d76:	68e3      	ldr	r3, [r4, #12]
  404d78:	616b      	str	r3, [r5, #20]
  404d7a:	2a24      	cmp	r2, #36	; 0x24
  404d7c:	d003      	beq.n	404d86 <_realloc_r+0x22e>
  404d7e:	f105 0018 	add.w	r0, r5, #24
  404d82:	3410      	adds	r4, #16
  404d84:	e006      	b.n	404d94 <_realloc_r+0x23c>
  404d86:	6923      	ldr	r3, [r4, #16]
  404d88:	61ab      	str	r3, [r5, #24]
  404d8a:	6963      	ldr	r3, [r4, #20]
  404d8c:	61eb      	str	r3, [r5, #28]
  404d8e:	f105 0020 	add.w	r0, r5, #32
  404d92:	3418      	adds	r4, #24
  404d94:	6823      	ldr	r3, [r4, #0]
  404d96:	6003      	str	r3, [r0, #0]
  404d98:	6863      	ldr	r3, [r4, #4]
  404d9a:	6043      	str	r3, [r0, #4]
  404d9c:	68a3      	ldr	r3, [r4, #8]
  404d9e:	6083      	str	r3, [r0, #8]
  404da0:	4656      	mov	r6, sl
  404da2:	46a8      	mov	r8, r5
  404da4:	e054      	b.n	404e50 <_realloc_r+0x2f8>
  404da6:	4621      	mov	r1, r4
  404da8:	f7ff face 	bl	404348 <memmove>
  404dac:	e7f8      	b.n	404da0 <_realloc_r+0x248>
  404dae:	4648      	mov	r0, r9
  404db0:	4611      	mov	r1, r2
  404db2:	f7ff f8a7 	bl	403f04 <_malloc_r>
  404db6:	4605      	mov	r5, r0
  404db8:	2800      	cmp	r0, #0
  404dba:	d044      	beq.n	404e46 <_realloc_r+0x2ee>
  404dbc:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404dc0:	f023 0301 	bic.w	r3, r3, #1
  404dc4:	f1a0 0208 	sub.w	r2, r0, #8
  404dc8:	4443      	add	r3, r8
  404dca:	429a      	cmp	r2, r3
  404dcc:	d105      	bne.n	404dda <_realloc_r+0x282>
  404dce:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404dd2:	f023 0303 	bic.w	r3, r3, #3
  404dd6:	441e      	add	r6, r3
  404dd8:	e03a      	b.n	404e50 <_realloc_r+0x2f8>
  404dda:	1f32      	subs	r2, r6, #4
  404ddc:	2a24      	cmp	r2, #36	; 0x24
  404dde:	d82b      	bhi.n	404e38 <_realloc_r+0x2e0>
  404de0:	2a13      	cmp	r2, #19
  404de2:	d91e      	bls.n	404e22 <_realloc_r+0x2ca>
  404de4:	6823      	ldr	r3, [r4, #0]
  404de6:	6003      	str	r3, [r0, #0]
  404de8:	6863      	ldr	r3, [r4, #4]
  404dea:	6043      	str	r3, [r0, #4]
  404dec:	2a1b      	cmp	r2, #27
  404dee:	d804      	bhi.n	404dfa <_realloc_r+0x2a2>
  404df0:	f100 0308 	add.w	r3, r0, #8
  404df4:	f104 0208 	add.w	r2, r4, #8
  404df8:	e015      	b.n	404e26 <_realloc_r+0x2ce>
  404dfa:	68a3      	ldr	r3, [r4, #8]
  404dfc:	6083      	str	r3, [r0, #8]
  404dfe:	68e3      	ldr	r3, [r4, #12]
  404e00:	60c3      	str	r3, [r0, #12]
  404e02:	2a24      	cmp	r2, #36	; 0x24
  404e04:	d004      	beq.n	404e10 <_realloc_r+0x2b8>
  404e06:	f100 0310 	add.w	r3, r0, #16
  404e0a:	f104 0210 	add.w	r2, r4, #16
  404e0e:	e00a      	b.n	404e26 <_realloc_r+0x2ce>
  404e10:	6923      	ldr	r3, [r4, #16]
  404e12:	6103      	str	r3, [r0, #16]
  404e14:	6961      	ldr	r1, [r4, #20]
  404e16:	6141      	str	r1, [r0, #20]
  404e18:	f100 0318 	add.w	r3, r0, #24
  404e1c:	f104 0218 	add.w	r2, r4, #24
  404e20:	e001      	b.n	404e26 <_realloc_r+0x2ce>
  404e22:	4603      	mov	r3, r0
  404e24:	4622      	mov	r2, r4
  404e26:	6811      	ldr	r1, [r2, #0]
  404e28:	6019      	str	r1, [r3, #0]
  404e2a:	6851      	ldr	r1, [r2, #4]
  404e2c:	6059      	str	r1, [r3, #4]
  404e2e:	6892      	ldr	r2, [r2, #8]
  404e30:	609a      	str	r2, [r3, #8]
  404e32:	e004      	b.n	404e3e <_realloc_r+0x2e6>
  404e34:	200008bc 	.word	0x200008bc
  404e38:	4621      	mov	r1, r4
  404e3a:	f7ff fa85 	bl	404348 <memmove>
  404e3e:	4648      	mov	r0, r9
  404e40:	4621      	mov	r1, r4
  404e42:	f7fe ff65 	bl	403d10 <_free_r>
  404e46:	4648      	mov	r0, r9
  404e48:	f7ff fa9a 	bl	404380 <__malloc_unlock>
  404e4c:	4628      	mov	r0, r5
  404e4e:	e027      	b.n	404ea0 <_realloc_r+0x348>
  404e50:	1bf3      	subs	r3, r6, r7
  404e52:	2b0f      	cmp	r3, #15
  404e54:	f8d8 2004 	ldr.w	r2, [r8, #4]
  404e58:	d913      	bls.n	404e82 <_realloc_r+0x32a>
  404e5a:	eb08 0107 	add.w	r1, r8, r7
  404e5e:	f002 0201 	and.w	r2, r2, #1
  404e62:	4317      	orrs	r7, r2
  404e64:	f043 0201 	orr.w	r2, r3, #1
  404e68:	440b      	add	r3, r1
  404e6a:	f8c8 7004 	str.w	r7, [r8, #4]
  404e6e:	604a      	str	r2, [r1, #4]
  404e70:	685a      	ldr	r2, [r3, #4]
  404e72:	f042 0201 	orr.w	r2, r2, #1
  404e76:	605a      	str	r2, [r3, #4]
  404e78:	4648      	mov	r0, r9
  404e7a:	3108      	adds	r1, #8
  404e7c:	f7fe ff48 	bl	403d10 <_free_r>
  404e80:	e009      	b.n	404e96 <_realloc_r+0x33e>
  404e82:	f002 0201 	and.w	r2, r2, #1
  404e86:	4332      	orrs	r2, r6
  404e88:	4446      	add	r6, r8
  404e8a:	f8c8 2004 	str.w	r2, [r8, #4]
  404e8e:	6873      	ldr	r3, [r6, #4]
  404e90:	f043 0301 	orr.w	r3, r3, #1
  404e94:	6073      	str	r3, [r6, #4]
  404e96:	4648      	mov	r0, r9
  404e98:	f7ff fa72 	bl	404380 <__malloc_unlock>
  404e9c:	f108 0008 	add.w	r0, r8, #8
  404ea0:	b003      	add	sp, #12
  404ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ea6:	bf00      	nop

00404ea8 <__fpclassifyd>:
  404ea8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  404eac:	b510      	push	{r4, lr}
  404eae:	d100      	bne.n	404eb2 <__fpclassifyd+0xa>
  404eb0:	b178      	cbz	r0, 404ed2 <__fpclassifyd+0x2a>
  404eb2:	4a0c      	ldr	r2, [pc, #48]	; (404ee4 <__fpclassifyd+0x3c>)
  404eb4:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  404eb8:	4294      	cmp	r4, r2
  404eba:	d90c      	bls.n	404ed6 <__fpclassifyd+0x2e>
  404ebc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  404ec0:	d30b      	bcc.n	404eda <__fpclassifyd+0x32>
  404ec2:	4a09      	ldr	r2, [pc, #36]	; (404ee8 <__fpclassifyd+0x40>)
  404ec4:	4293      	cmp	r3, r2
  404ec6:	d10a      	bne.n	404ede <__fpclassifyd+0x36>
  404ec8:	f1d0 0001 	rsbs	r0, r0, #1
  404ecc:	bf38      	it	cc
  404ece:	2000      	movcc	r0, #0
  404ed0:	bd10      	pop	{r4, pc}
  404ed2:	2002      	movs	r0, #2
  404ed4:	bd10      	pop	{r4, pc}
  404ed6:	2004      	movs	r0, #4
  404ed8:	bd10      	pop	{r4, pc}
  404eda:	2003      	movs	r0, #3
  404edc:	bd10      	pop	{r4, pc}
  404ede:	2000      	movs	r0, #0
  404ee0:	bd10      	pop	{r4, pc}
  404ee2:	bf00      	nop
  404ee4:	7fdfffff 	.word	0x7fdfffff
  404ee8:	7ff00000 	.word	0x7ff00000

00404eec <_sbrk_r>:
  404eec:	b538      	push	{r3, r4, r5, lr}
  404eee:	4c06      	ldr	r4, [pc, #24]	; (404f08 <_sbrk_r+0x1c>)
  404ef0:	2300      	movs	r3, #0
  404ef2:	4605      	mov	r5, r0
  404ef4:	4608      	mov	r0, r1
  404ef6:	6023      	str	r3, [r4, #0]
  404ef8:	f7fc f8b0 	bl	40105c <_sbrk>
  404efc:	1c43      	adds	r3, r0, #1
  404efe:	d102      	bne.n	404f06 <_sbrk_r+0x1a>
  404f00:	6823      	ldr	r3, [r4, #0]
  404f02:	b103      	cbz	r3, 404f06 <_sbrk_r+0x1a>
  404f04:	602b      	str	r3, [r5, #0]
  404f06:	bd38      	pop	{r3, r4, r5, pc}
  404f08:	20000d9c 	.word	0x20000d9c

00404f0c <strcmp>:
  404f0c:	f810 2b01 	ldrb.w	r2, [r0], #1
  404f10:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f14:	2a01      	cmp	r2, #1
  404f16:	bf28      	it	cs
  404f18:	429a      	cmpcs	r2, r3
  404f1a:	d0f7      	beq.n	404f0c <strcmp>
  404f1c:	1ad0      	subs	r0, r2, r3
  404f1e:	4770      	bx	lr

00404f20 <__ssprint_r>:
  404f20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f24:	4680      	mov	r8, r0
  404f26:	6890      	ldr	r0, [r2, #8]
  404f28:	f8d2 9000 	ldr.w	r9, [r2]
  404f2c:	460c      	mov	r4, r1
  404f2e:	4615      	mov	r5, r2
  404f30:	b118      	cbz	r0, 404f3a <__ssprint_r+0x1a>
  404f32:	2300      	movs	r3, #0
  404f34:	9301      	str	r3, [sp, #4]
  404f36:	461e      	mov	r6, r3
  404f38:	e008      	b.n	404f4c <__ssprint_r+0x2c>
  404f3a:	6050      	str	r0, [r2, #4]
  404f3c:	e066      	b.n	40500c <__ssprint_r+0xec>
  404f3e:	f8d9 3000 	ldr.w	r3, [r9]
  404f42:	f8d9 6004 	ldr.w	r6, [r9, #4]
  404f46:	9301      	str	r3, [sp, #4]
  404f48:	f109 0908 	add.w	r9, r9, #8
  404f4c:	2e00      	cmp	r6, #0
  404f4e:	d0f6      	beq.n	404f3e <__ssprint_r+0x1e>
  404f50:	68a7      	ldr	r7, [r4, #8]
  404f52:	42be      	cmp	r6, r7
  404f54:	d347      	bcc.n	404fe6 <__ssprint_r+0xc6>
  404f56:	89a2      	ldrh	r2, [r4, #12]
  404f58:	f412 6f90 	tst.w	r2, #1152	; 0x480
  404f5c:	d041      	beq.n	404fe2 <__ssprint_r+0xc2>
  404f5e:	6823      	ldr	r3, [r4, #0]
  404f60:	6921      	ldr	r1, [r4, #16]
  404f62:	ebc1 0a03 	rsb	sl, r1, r3
  404f66:	6963      	ldr	r3, [r4, #20]
  404f68:	2002      	movs	r0, #2
  404f6a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  404f6e:	fb93 fbf0 	sdiv	fp, r3, r0
  404f72:	f10a 0001 	add.w	r0, sl, #1
  404f76:	4430      	add	r0, r6
  404f78:	4583      	cmp	fp, r0
  404f7a:	bf38      	it	cc
  404f7c:	4683      	movcc	fp, r0
  404f7e:	0553      	lsls	r3, r2, #21
  404f80:	4640      	mov	r0, r8
  404f82:	d50f      	bpl.n	404fa4 <__ssprint_r+0x84>
  404f84:	4659      	mov	r1, fp
  404f86:	f7fe ffbd 	bl	403f04 <_malloc_r>
  404f8a:	4607      	mov	r7, r0
  404f8c:	b198      	cbz	r0, 404fb6 <__ssprint_r+0x96>
  404f8e:	4652      	mov	r2, sl
  404f90:	6921      	ldr	r1, [r4, #16]
  404f92:	f7ff f9d0 	bl	404336 <memcpy>
  404f96:	89a2      	ldrh	r2, [r4, #12]
  404f98:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  404f9c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  404fa0:	81a2      	strh	r2, [r4, #12]
  404fa2:	e015      	b.n	404fd0 <__ssprint_r+0xb0>
  404fa4:	465a      	mov	r2, fp
  404fa6:	f7ff fdd7 	bl	404b58 <_realloc_r>
  404faa:	4607      	mov	r7, r0
  404fac:	b980      	cbnz	r0, 404fd0 <__ssprint_r+0xb0>
  404fae:	4640      	mov	r0, r8
  404fb0:	6921      	ldr	r1, [r4, #16]
  404fb2:	f7fe fead 	bl	403d10 <_free_r>
  404fb6:	230c      	movs	r3, #12
  404fb8:	f8c8 3000 	str.w	r3, [r8]
  404fbc:	89a3      	ldrh	r3, [r4, #12]
  404fbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404fc2:	81a3      	strh	r3, [r4, #12]
  404fc4:	2300      	movs	r3, #0
  404fc6:	60ab      	str	r3, [r5, #8]
  404fc8:	606b      	str	r3, [r5, #4]
  404fca:	f04f 30ff 	mov.w	r0, #4294967295
  404fce:	e01d      	b.n	40500c <__ssprint_r+0xec>
  404fd0:	6127      	str	r7, [r4, #16]
  404fd2:	ebca 030b 	rsb	r3, sl, fp
  404fd6:	4457      	add	r7, sl
  404fd8:	6027      	str	r7, [r4, #0]
  404fda:	f8c4 b014 	str.w	fp, [r4, #20]
  404fde:	4637      	mov	r7, r6
  404fe0:	60a3      	str	r3, [r4, #8]
  404fe2:	42be      	cmp	r6, r7
  404fe4:	d200      	bcs.n	404fe8 <__ssprint_r+0xc8>
  404fe6:	4637      	mov	r7, r6
  404fe8:	463a      	mov	r2, r7
  404fea:	6820      	ldr	r0, [r4, #0]
  404fec:	9901      	ldr	r1, [sp, #4]
  404fee:	f7ff f9ab 	bl	404348 <memmove>
  404ff2:	68a3      	ldr	r3, [r4, #8]
  404ff4:	1bdb      	subs	r3, r3, r7
  404ff6:	60a3      	str	r3, [r4, #8]
  404ff8:	6823      	ldr	r3, [r4, #0]
  404ffa:	441f      	add	r7, r3
  404ffc:	68ab      	ldr	r3, [r5, #8]
  404ffe:	6027      	str	r7, [r4, #0]
  405000:	1b9e      	subs	r6, r3, r6
  405002:	60ae      	str	r6, [r5, #8]
  405004:	2e00      	cmp	r6, #0
  405006:	d19a      	bne.n	404f3e <__ssprint_r+0x1e>
  405008:	606e      	str	r6, [r5, #4]
  40500a:	4630      	mov	r0, r6
  40500c:	b003      	add	sp, #12
  40500e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405012 <_svfiprintf_r>:
  405012:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405016:	461e      	mov	r6, r3
  405018:	898b      	ldrh	r3, [r1, #12]
  40501a:	b0ad      	sub	sp, #180	; 0xb4
  40501c:	4688      	mov	r8, r1
  40501e:	0619      	lsls	r1, r3, #24
  405020:	4683      	mov	fp, r0
  405022:	9202      	str	r2, [sp, #8]
  405024:	d513      	bpl.n	40504e <_svfiprintf_r+0x3c>
  405026:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40502a:	b983      	cbnz	r3, 40504e <_svfiprintf_r+0x3c>
  40502c:	2140      	movs	r1, #64	; 0x40
  40502e:	f7fe ff69 	bl	403f04 <_malloc_r>
  405032:	f8c8 0000 	str.w	r0, [r8]
  405036:	f8c8 0010 	str.w	r0, [r8, #16]
  40503a:	b928      	cbnz	r0, 405048 <_svfiprintf_r+0x36>
  40503c:	230c      	movs	r3, #12
  40503e:	f8cb 3000 	str.w	r3, [fp]
  405042:	f04f 30ff 	mov.w	r0, #4294967295
  405046:	e3d6      	b.n	4057f6 <_svfiprintf_r+0x7e4>
  405048:	2340      	movs	r3, #64	; 0x40
  40504a:	f8c8 3014 	str.w	r3, [r8, #20]
  40504e:	2300      	movs	r3, #0
  405050:	aa1c      	add	r2, sp, #112	; 0x70
  405052:	920f      	str	r2, [sp, #60]	; 0x3c
  405054:	9311      	str	r3, [sp, #68]	; 0x44
  405056:	9310      	str	r3, [sp, #64]	; 0x40
  405058:	4694      	mov	ip, r2
  40505a:	930a      	str	r3, [sp, #40]	; 0x28
  40505c:	9305      	str	r3, [sp, #20]
  40505e:	9b02      	ldr	r3, [sp, #8]
  405060:	461c      	mov	r4, r3
  405062:	f813 2b01 	ldrb.w	r2, [r3], #1
  405066:	b91a      	cbnz	r2, 405070 <_svfiprintf_r+0x5e>
  405068:	9802      	ldr	r0, [sp, #8]
  40506a:	1a25      	subs	r5, r4, r0
  40506c:	d103      	bne.n	405076 <_svfiprintf_r+0x64>
  40506e:	e01d      	b.n	4050ac <_svfiprintf_r+0x9a>
  405070:	2a25      	cmp	r2, #37	; 0x25
  405072:	d1f5      	bne.n	405060 <_svfiprintf_r+0x4e>
  405074:	e7f8      	b.n	405068 <_svfiprintf_r+0x56>
  405076:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405078:	9902      	ldr	r1, [sp, #8]
  40507a:	442b      	add	r3, r5
  40507c:	9311      	str	r3, [sp, #68]	; 0x44
  40507e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405080:	3301      	adds	r3, #1
  405082:	2b07      	cmp	r3, #7
  405084:	e88c 0022 	stmia.w	ip, {r1, r5}
  405088:	9310      	str	r3, [sp, #64]	; 0x40
  40508a:	dc02      	bgt.n	405092 <_svfiprintf_r+0x80>
  40508c:	f10c 0c08 	add.w	ip, ip, #8
  405090:	e009      	b.n	4050a6 <_svfiprintf_r+0x94>
  405092:	4658      	mov	r0, fp
  405094:	4641      	mov	r1, r8
  405096:	aa0f      	add	r2, sp, #60	; 0x3c
  405098:	f7ff ff42 	bl	404f20 <__ssprint_r>
  40509c:	2800      	cmp	r0, #0
  40509e:	f040 83a2 	bne.w	4057e6 <_svfiprintf_r+0x7d4>
  4050a2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4050a6:	9a05      	ldr	r2, [sp, #20]
  4050a8:	442a      	add	r2, r5
  4050aa:	9205      	str	r2, [sp, #20]
  4050ac:	7823      	ldrb	r3, [r4, #0]
  4050ae:	2b00      	cmp	r3, #0
  4050b0:	f000 8392 	beq.w	4057d8 <_svfiprintf_r+0x7c6>
  4050b4:	2200      	movs	r2, #0
  4050b6:	3401      	adds	r4, #1
  4050b8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4050bc:	f04f 3aff 	mov.w	sl, #4294967295
  4050c0:	9204      	str	r2, [sp, #16]
  4050c2:	4617      	mov	r7, r2
  4050c4:	1c65      	adds	r5, r4, #1
  4050c6:	7823      	ldrb	r3, [r4, #0]
  4050c8:	9502      	str	r5, [sp, #8]
  4050ca:	2b58      	cmp	r3, #88	; 0x58
  4050cc:	d065      	beq.n	40519a <_svfiprintf_r+0x188>
  4050ce:	dc2e      	bgt.n	40512e <_svfiprintf_r+0x11c>
  4050d0:	2b2e      	cmp	r3, #46	; 0x2e
  4050d2:	d077      	beq.n	4051c4 <_svfiprintf_r+0x1b2>
  4050d4:	dc12      	bgt.n	4050fc <_svfiprintf_r+0xea>
  4050d6:	2b2a      	cmp	r3, #42	; 0x2a
  4050d8:	d067      	beq.n	4051aa <_svfiprintf_r+0x198>
  4050da:	dc08      	bgt.n	4050ee <_svfiprintf_r+0xdc>
  4050dc:	2b20      	cmp	r3, #32
  4050de:	d060      	beq.n	4051a2 <_svfiprintf_r+0x190>
  4050e0:	2b23      	cmp	r3, #35	; 0x23
  4050e2:	f040 8203 	bne.w	4054ec <_svfiprintf_r+0x4da>
  4050e6:	f047 0701 	orr.w	r7, r7, #1
  4050ea:	9c02      	ldr	r4, [sp, #8]
  4050ec:	e7ea      	b.n	4050c4 <_svfiprintf_r+0xb2>
  4050ee:	2b2b      	cmp	r3, #43	; 0x2b
  4050f0:	d101      	bne.n	4050f6 <_svfiprintf_r+0xe4>
  4050f2:	461a      	mov	r2, r3
  4050f4:	e7f9      	b.n	4050ea <_svfiprintf_r+0xd8>
  4050f6:	2b2d      	cmp	r3, #45	; 0x2d
  4050f8:	d061      	beq.n	4051be <_svfiprintf_r+0x1ac>
  4050fa:	e1f7      	b.n	4054ec <_svfiprintf_r+0x4da>
  4050fc:	2b39      	cmp	r3, #57	; 0x39
  4050fe:	dc08      	bgt.n	405112 <_svfiprintf_r+0x100>
  405100:	2b31      	cmp	r3, #49	; 0x31
  405102:	f280 8081 	bge.w	405208 <_svfiprintf_r+0x1f6>
  405106:	2b30      	cmp	r3, #48	; 0x30
  405108:	f040 81f0 	bne.w	4054ec <_svfiprintf_r+0x4da>
  40510c:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  405110:	e7eb      	b.n	4050ea <_svfiprintf_r+0xd8>
  405112:	2b4f      	cmp	r3, #79	; 0x4f
  405114:	f000 80e1 	beq.w	4052da <_svfiprintf_r+0x2c8>
  405118:	2b55      	cmp	r3, #85	; 0x55
  40511a:	f000 8121 	beq.w	405360 <_svfiprintf_r+0x34e>
  40511e:	2b44      	cmp	r3, #68	; 0x44
  405120:	f040 81e4 	bne.w	4054ec <_svfiprintf_r+0x4da>
  405124:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405128:	f047 0710 	orr.w	r7, r7, #16
  40512c:	e095      	b.n	40525a <_svfiprintf_r+0x248>
  40512e:	2b6e      	cmp	r3, #110	; 0x6e
  405130:	f000 80b7 	beq.w	4052a2 <_svfiprintf_r+0x290>
  405134:	dc0d      	bgt.n	405152 <_svfiprintf_r+0x140>
  405136:	2b68      	cmp	r3, #104	; 0x68
  405138:	d077      	beq.n	40522a <_svfiprintf_r+0x218>
  40513a:	dc05      	bgt.n	405148 <_svfiprintf_r+0x136>
  40513c:	2b63      	cmp	r3, #99	; 0x63
  40513e:	f000 8084 	beq.w	40524a <_svfiprintf_r+0x238>
  405142:	2b64      	cmp	r3, #100	; 0x64
  405144:	d026      	beq.n	405194 <_svfiprintf_r+0x182>
  405146:	e1d1      	b.n	4054ec <_svfiprintf_r+0x4da>
  405148:	2b69      	cmp	r3, #105	; 0x69
  40514a:	d023      	beq.n	405194 <_svfiprintf_r+0x182>
  40514c:	2b6c      	cmp	r3, #108	; 0x6c
  40514e:	d06f      	beq.n	405230 <_svfiprintf_r+0x21e>
  405150:	e1cc      	b.n	4054ec <_svfiprintf_r+0x4da>
  405152:	2b71      	cmp	r3, #113	; 0x71
  405154:	d076      	beq.n	405244 <_svfiprintf_r+0x232>
  405156:	dc13      	bgt.n	405180 <_svfiprintf_r+0x16e>
  405158:	2b6f      	cmp	r3, #111	; 0x6f
  40515a:	f000 80c0 	beq.w	4052de <_svfiprintf_r+0x2cc>
  40515e:	2b70      	cmp	r3, #112	; 0x70
  405160:	f040 81c4 	bne.w	4054ec <_svfiprintf_r+0x4da>
  405164:	2330      	movs	r3, #48	; 0x30
  405166:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  40516a:	48a0      	ldr	r0, [pc, #640]	; (4053ec <_svfiprintf_r+0x3da>)
  40516c:	6834      	ldr	r4, [r6, #0]
  40516e:	900a      	str	r0, [sp, #40]	; 0x28
  405170:	2378      	movs	r3, #120	; 0x78
  405172:	2500      	movs	r5, #0
  405174:	f047 0702 	orr.w	r7, r7, #2
  405178:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  40517c:	3604      	adds	r6, #4
  40517e:	e12f      	b.n	4053e0 <_svfiprintf_r+0x3ce>
  405180:	2b75      	cmp	r3, #117	; 0x75
  405182:	f000 80ef 	beq.w	405364 <_svfiprintf_r+0x352>
  405186:	2b78      	cmp	r3, #120	; 0x78
  405188:	f000 8104 	beq.w	405394 <_svfiprintf_r+0x382>
  40518c:	2b73      	cmp	r3, #115	; 0x73
  40518e:	f040 81ad 	bne.w	4054ec <_svfiprintf_r+0x4da>
  405192:	e0c0      	b.n	405316 <_svfiprintf_r+0x304>
  405194:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405198:	e05f      	b.n	40525a <_svfiprintf_r+0x248>
  40519a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40519e:	4c94      	ldr	r4, [pc, #592]	; (4053f0 <_svfiprintf_r+0x3de>)
  4051a0:	e0fb      	b.n	40539a <_svfiprintf_r+0x388>
  4051a2:	2a00      	cmp	r2, #0
  4051a4:	bf08      	it	eq
  4051a6:	2220      	moveq	r2, #32
  4051a8:	e79f      	b.n	4050ea <_svfiprintf_r+0xd8>
  4051aa:	1d33      	adds	r3, r6, #4
  4051ac:	6836      	ldr	r6, [r6, #0]
  4051ae:	9604      	str	r6, [sp, #16]
  4051b0:	2e00      	cmp	r6, #0
  4051b2:	db01      	blt.n	4051b8 <_svfiprintf_r+0x1a6>
  4051b4:	461e      	mov	r6, r3
  4051b6:	e798      	b.n	4050ea <_svfiprintf_r+0xd8>
  4051b8:	4275      	negs	r5, r6
  4051ba:	9504      	str	r5, [sp, #16]
  4051bc:	461e      	mov	r6, r3
  4051be:	f047 0704 	orr.w	r7, r7, #4
  4051c2:	e792      	b.n	4050ea <_svfiprintf_r+0xd8>
  4051c4:	9c02      	ldr	r4, [sp, #8]
  4051c6:	7823      	ldrb	r3, [r4, #0]
  4051c8:	2b2a      	cmp	r3, #42	; 0x2a
  4051ca:	f104 0101 	add.w	r1, r4, #1
  4051ce:	d002      	beq.n	4051d6 <_svfiprintf_r+0x1c4>
  4051d0:	f04f 0a00 	mov.w	sl, #0
  4051d4:	e00a      	b.n	4051ec <_svfiprintf_r+0x1da>
  4051d6:	f8d6 a000 	ldr.w	sl, [r6]
  4051da:	9102      	str	r1, [sp, #8]
  4051dc:	1d33      	adds	r3, r6, #4
  4051de:	f1ba 0f00 	cmp.w	sl, #0
  4051e2:	461e      	mov	r6, r3
  4051e4:	da81      	bge.n	4050ea <_svfiprintf_r+0xd8>
  4051e6:	f04f 3aff 	mov.w	sl, #4294967295
  4051ea:	e77e      	b.n	4050ea <_svfiprintf_r+0xd8>
  4051ec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4051f0:	2809      	cmp	r0, #9
  4051f2:	d805      	bhi.n	405200 <_svfiprintf_r+0x1ee>
  4051f4:	230a      	movs	r3, #10
  4051f6:	fb03 0a0a 	mla	sl, r3, sl, r0
  4051fa:	f811 3b01 	ldrb.w	r3, [r1], #1
  4051fe:	e7f5      	b.n	4051ec <_svfiprintf_r+0x1da>
  405200:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  405204:	9102      	str	r1, [sp, #8]
  405206:	e760      	b.n	4050ca <_svfiprintf_r+0xb8>
  405208:	2500      	movs	r5, #0
  40520a:	9504      	str	r5, [sp, #16]
  40520c:	9c04      	ldr	r4, [sp, #16]
  40520e:	3b30      	subs	r3, #48	; 0x30
  405210:	210a      	movs	r1, #10
  405212:	fb01 3404 	mla	r4, r1, r4, r3
  405216:	9902      	ldr	r1, [sp, #8]
  405218:	9404      	str	r4, [sp, #16]
  40521a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40521e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  405222:	2809      	cmp	r0, #9
  405224:	d8ee      	bhi.n	405204 <_svfiprintf_r+0x1f2>
  405226:	9102      	str	r1, [sp, #8]
  405228:	e7f0      	b.n	40520c <_svfiprintf_r+0x1fa>
  40522a:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  40522e:	e75c      	b.n	4050ea <_svfiprintf_r+0xd8>
  405230:	9d02      	ldr	r5, [sp, #8]
  405232:	782b      	ldrb	r3, [r5, #0]
  405234:	2b6c      	cmp	r3, #108	; 0x6c
  405236:	d102      	bne.n	40523e <_svfiprintf_r+0x22c>
  405238:	3501      	adds	r5, #1
  40523a:	9502      	str	r5, [sp, #8]
  40523c:	e002      	b.n	405244 <_svfiprintf_r+0x232>
  40523e:	f047 0710 	orr.w	r7, r7, #16
  405242:	e752      	b.n	4050ea <_svfiprintf_r+0xd8>
  405244:	f047 0720 	orr.w	r7, r7, #32
  405248:	e74f      	b.n	4050ea <_svfiprintf_r+0xd8>
  40524a:	6833      	ldr	r3, [r6, #0]
  40524c:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  405250:	2500      	movs	r5, #0
  405252:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405256:	3604      	adds	r6, #4
  405258:	e152      	b.n	405500 <_svfiprintf_r+0x4ee>
  40525a:	06ba      	lsls	r2, r7, #26
  40525c:	d507      	bpl.n	40526e <_svfiprintf_r+0x25c>
  40525e:	3607      	adds	r6, #7
  405260:	f026 0307 	bic.w	r3, r6, #7
  405264:	f103 0608 	add.w	r6, r3, #8
  405268:	e9d3 4500 	ldrd	r4, r5, [r3]
  40526c:	e00d      	b.n	40528a <_svfiprintf_r+0x278>
  40526e:	f017 0f10 	tst.w	r7, #16
  405272:	f106 0304 	add.w	r3, r6, #4
  405276:	d001      	beq.n	40527c <_svfiprintf_r+0x26a>
  405278:	6834      	ldr	r4, [r6, #0]
  40527a:	e004      	b.n	405286 <_svfiprintf_r+0x274>
  40527c:	6834      	ldr	r4, [r6, #0]
  40527e:	f017 0f40 	tst.w	r7, #64	; 0x40
  405282:	bf18      	it	ne
  405284:	b224      	sxthne	r4, r4
  405286:	17e5      	asrs	r5, r4, #31
  405288:	461e      	mov	r6, r3
  40528a:	2c00      	cmp	r4, #0
  40528c:	f175 0000 	sbcs.w	r0, r5, #0
  405290:	f280 80b0 	bge.w	4053f4 <_svfiprintf_r+0x3e2>
  405294:	232d      	movs	r3, #45	; 0x2d
  405296:	4264      	negs	r4, r4
  405298:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40529c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4052a0:	e0a8      	b.n	4053f4 <_svfiprintf_r+0x3e2>
  4052a2:	f017 0f20 	tst.w	r7, #32
  4052a6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4052aa:	f106 0104 	add.w	r1, r6, #4
  4052ae:	d007      	beq.n	4052c0 <_svfiprintf_r+0x2ae>
  4052b0:	9c05      	ldr	r4, [sp, #20]
  4052b2:	6830      	ldr	r0, [r6, #0]
  4052b4:	17e5      	asrs	r5, r4, #31
  4052b6:	4622      	mov	r2, r4
  4052b8:	462b      	mov	r3, r5
  4052ba:	e9c0 2300 	strd	r2, r3, [r0]
  4052be:	e00a      	b.n	4052d6 <_svfiprintf_r+0x2c4>
  4052c0:	06fb      	lsls	r3, r7, #27
  4052c2:	d405      	bmi.n	4052d0 <_svfiprintf_r+0x2be>
  4052c4:	067f      	lsls	r7, r7, #25
  4052c6:	d503      	bpl.n	4052d0 <_svfiprintf_r+0x2be>
  4052c8:	6833      	ldr	r3, [r6, #0]
  4052ca:	9c05      	ldr	r4, [sp, #20]
  4052cc:	801c      	strh	r4, [r3, #0]
  4052ce:	e002      	b.n	4052d6 <_svfiprintf_r+0x2c4>
  4052d0:	6833      	ldr	r3, [r6, #0]
  4052d2:	9d05      	ldr	r5, [sp, #20]
  4052d4:	601d      	str	r5, [r3, #0]
  4052d6:	460e      	mov	r6, r1
  4052d8:	e6c1      	b.n	40505e <_svfiprintf_r+0x4c>
  4052da:	f047 0710 	orr.w	r7, r7, #16
  4052de:	f017 0320 	ands.w	r3, r7, #32
  4052e2:	d008      	beq.n	4052f6 <_svfiprintf_r+0x2e4>
  4052e4:	3607      	adds	r6, #7
  4052e6:	f026 0307 	bic.w	r3, r6, #7
  4052ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4052ee:	f103 0608 	add.w	r6, r3, #8
  4052f2:	2300      	movs	r3, #0
  4052f4:	e075      	b.n	4053e2 <_svfiprintf_r+0x3d0>
  4052f6:	f017 0110 	ands.w	r1, r7, #16
  4052fa:	f106 0204 	add.w	r2, r6, #4
  4052fe:	d106      	bne.n	40530e <_svfiprintf_r+0x2fc>
  405300:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  405304:	d003      	beq.n	40530e <_svfiprintf_r+0x2fc>
  405306:	8834      	ldrh	r4, [r6, #0]
  405308:	2500      	movs	r5, #0
  40530a:	4616      	mov	r6, r2
  40530c:	e7f1      	b.n	4052f2 <_svfiprintf_r+0x2e0>
  40530e:	6834      	ldr	r4, [r6, #0]
  405310:	2500      	movs	r5, #0
  405312:	4616      	mov	r6, r2
  405314:	e065      	b.n	4053e2 <_svfiprintf_r+0x3d0>
  405316:	f8d6 9000 	ldr.w	r9, [r6]
  40531a:	2300      	movs	r3, #0
  40531c:	459a      	cmp	sl, r3
  40531e:	f106 0604 	add.w	r6, r6, #4
  405322:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  405326:	4648      	mov	r0, r9
  405328:	db11      	blt.n	40534e <_svfiprintf_r+0x33c>
  40532a:	4619      	mov	r1, r3
  40532c:	4652      	mov	r2, sl
  40532e:	f8cd c004 	str.w	ip, [sp, #4]
  405332:	f7fe fff1 	bl	404318 <memchr>
  405336:	f8dd c004 	ldr.w	ip, [sp, #4]
  40533a:	2800      	cmp	r0, #0
  40533c:	f000 80e5 	beq.w	40550a <_svfiprintf_r+0x4f8>
  405340:	ebc9 0000 	rsb	r0, r9, r0
  405344:	4550      	cmp	r0, sl
  405346:	bfb8      	it	lt
  405348:	4682      	movlt	sl, r0
  40534a:	2500      	movs	r5, #0
  40534c:	e0de      	b.n	40550c <_svfiprintf_r+0x4fa>
  40534e:	f8cd c004 	str.w	ip, [sp, #4]
  405352:	f7fc fe81 	bl	402058 <strlen>
  405356:	2500      	movs	r5, #0
  405358:	4682      	mov	sl, r0
  40535a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40535e:	e0d5      	b.n	40550c <_svfiprintf_r+0x4fa>
  405360:	f047 0710 	orr.w	r7, r7, #16
  405364:	06bd      	lsls	r5, r7, #26
  405366:	d507      	bpl.n	405378 <_svfiprintf_r+0x366>
  405368:	3607      	adds	r6, #7
  40536a:	f026 0307 	bic.w	r3, r6, #7
  40536e:	f103 0608 	add.w	r6, r3, #8
  405372:	e9d3 4500 	ldrd	r4, r5, [r3]
  405376:	e00b      	b.n	405390 <_svfiprintf_r+0x37e>
  405378:	f017 0f10 	tst.w	r7, #16
  40537c:	f106 0304 	add.w	r3, r6, #4
  405380:	d103      	bne.n	40538a <_svfiprintf_r+0x378>
  405382:	067c      	lsls	r4, r7, #25
  405384:	d501      	bpl.n	40538a <_svfiprintf_r+0x378>
  405386:	8834      	ldrh	r4, [r6, #0]
  405388:	e000      	b.n	40538c <_svfiprintf_r+0x37a>
  40538a:	6834      	ldr	r4, [r6, #0]
  40538c:	2500      	movs	r5, #0
  40538e:	461e      	mov	r6, r3
  405390:	2301      	movs	r3, #1
  405392:	e026      	b.n	4053e2 <_svfiprintf_r+0x3d0>
  405394:	4c15      	ldr	r4, [pc, #84]	; (4053ec <_svfiprintf_r+0x3da>)
  405396:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40539a:	06b8      	lsls	r0, r7, #26
  40539c:	940a      	str	r4, [sp, #40]	; 0x28
  40539e:	d507      	bpl.n	4053b0 <_svfiprintf_r+0x39e>
  4053a0:	3607      	adds	r6, #7
  4053a2:	f026 0207 	bic.w	r2, r6, #7
  4053a6:	f102 0608 	add.w	r6, r2, #8
  4053aa:	e9d2 4500 	ldrd	r4, r5, [r2]
  4053ae:	e00b      	b.n	4053c8 <_svfiprintf_r+0x3b6>
  4053b0:	f017 0f10 	tst.w	r7, #16
  4053b4:	f106 0204 	add.w	r2, r6, #4
  4053b8:	d103      	bne.n	4053c2 <_svfiprintf_r+0x3b0>
  4053ba:	0679      	lsls	r1, r7, #25
  4053bc:	d501      	bpl.n	4053c2 <_svfiprintf_r+0x3b0>
  4053be:	8834      	ldrh	r4, [r6, #0]
  4053c0:	e000      	b.n	4053c4 <_svfiprintf_r+0x3b2>
  4053c2:	6834      	ldr	r4, [r6, #0]
  4053c4:	2500      	movs	r5, #0
  4053c6:	4616      	mov	r6, r2
  4053c8:	07fa      	lsls	r2, r7, #31
  4053ca:	d509      	bpl.n	4053e0 <_svfiprintf_r+0x3ce>
  4053cc:	ea54 0005 	orrs.w	r0, r4, r5
  4053d0:	d006      	beq.n	4053e0 <_svfiprintf_r+0x3ce>
  4053d2:	2230      	movs	r2, #48	; 0x30
  4053d4:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  4053d8:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4053dc:	f047 0702 	orr.w	r7, r7, #2
  4053e0:	2302      	movs	r3, #2
  4053e2:	2200      	movs	r2, #0
  4053e4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4053e8:	e005      	b.n	4053f6 <_svfiprintf_r+0x3e4>
  4053ea:	bf00      	nop
  4053ec:	004061df 	.word	0x004061df
  4053f0:	004061ce 	.word	0x004061ce
  4053f4:	2301      	movs	r3, #1
  4053f6:	f1ba 0f00 	cmp.w	sl, #0
  4053fa:	bfa8      	it	ge
  4053fc:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  405400:	ea54 0105 	orrs.w	r1, r4, r5
  405404:	d102      	bne.n	40540c <_svfiprintf_r+0x3fa>
  405406:	f1ba 0f00 	cmp.w	sl, #0
  40540a:	d05e      	beq.n	4054ca <_svfiprintf_r+0x4b8>
  40540c:	2b01      	cmp	r3, #1
  40540e:	d01f      	beq.n	405450 <_svfiprintf_r+0x43e>
  405410:	2b02      	cmp	r3, #2
  405412:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  405416:	d045      	beq.n	4054a4 <_svfiprintf_r+0x492>
  405418:	08e0      	lsrs	r0, r4, #3
  40541a:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  40541e:	08e8      	lsrs	r0, r5, #3
  405420:	9106      	str	r1, [sp, #24]
  405422:	9007      	str	r0, [sp, #28]
  405424:	f004 0207 	and.w	r2, r4, #7
  405428:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  40542c:	3230      	adds	r2, #48	; 0x30
  40542e:	ea54 0105 	orrs.w	r1, r4, r5
  405432:	4699      	mov	r9, r3
  405434:	701a      	strb	r2, [r3, #0]
  405436:	f103 33ff 	add.w	r3, r3, #4294967295
  40543a:	d1ed      	bne.n	405418 <_svfiprintf_r+0x406>
  40543c:	07f8      	lsls	r0, r7, #31
  40543e:	4649      	mov	r1, r9
  405440:	d54e      	bpl.n	4054e0 <_svfiprintf_r+0x4ce>
  405442:	2a30      	cmp	r2, #48	; 0x30
  405444:	d04c      	beq.n	4054e0 <_svfiprintf_r+0x4ce>
  405446:	4699      	mov	r9, r3
  405448:	2330      	movs	r3, #48	; 0x30
  40544a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40544e:	e047      	b.n	4054e0 <_svfiprintf_r+0x4ce>
  405450:	2d00      	cmp	r5, #0
  405452:	bf08      	it	eq
  405454:	2c0a      	cmpeq	r4, #10
  405456:	d205      	bcs.n	405464 <_svfiprintf_r+0x452>
  405458:	3430      	adds	r4, #48	; 0x30
  40545a:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40545e:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  405462:	e03d      	b.n	4054e0 <_svfiprintf_r+0x4ce>
  405464:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  405468:	9203      	str	r2, [sp, #12]
  40546a:	4620      	mov	r0, r4
  40546c:	4629      	mov	r1, r5
  40546e:	220a      	movs	r2, #10
  405470:	2300      	movs	r3, #0
  405472:	f8cd c004 	str.w	ip, [sp, #4]
  405476:	f000 faeb 	bl	405a50 <__aeabi_uldivmod>
  40547a:	9b03      	ldr	r3, [sp, #12]
  40547c:	f8dd 900c 	ldr.w	r9, [sp, #12]
  405480:	3230      	adds	r2, #48	; 0x30
  405482:	f803 2901 	strb.w	r2, [r3], #-1
  405486:	4620      	mov	r0, r4
  405488:	9303      	str	r3, [sp, #12]
  40548a:	4629      	mov	r1, r5
  40548c:	220a      	movs	r2, #10
  40548e:	2300      	movs	r3, #0
  405490:	f000 fade 	bl	405a50 <__aeabi_uldivmod>
  405494:	4604      	mov	r4, r0
  405496:	460d      	mov	r5, r1
  405498:	ea54 0005 	orrs.w	r0, r4, r5
  40549c:	f8dd c004 	ldr.w	ip, [sp, #4]
  4054a0:	d1e3      	bne.n	40546a <_svfiprintf_r+0x458>
  4054a2:	e01d      	b.n	4054e0 <_svfiprintf_r+0x4ce>
  4054a4:	f004 020f 	and.w	r2, r4, #15
  4054a8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4054aa:	5c8a      	ldrb	r2, [r1, r2]
  4054ac:	4699      	mov	r9, r3
  4054ae:	f803 2901 	strb.w	r2, [r3], #-1
  4054b2:	0922      	lsrs	r2, r4, #4
  4054b4:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  4054b8:	0929      	lsrs	r1, r5, #4
  4054ba:	9008      	str	r0, [sp, #32]
  4054bc:	9109      	str	r1, [sp, #36]	; 0x24
  4054be:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  4054c2:	ea54 0205 	orrs.w	r2, r4, r5
  4054c6:	d1ed      	bne.n	4054a4 <_svfiprintf_r+0x492>
  4054c8:	e00a      	b.n	4054e0 <_svfiprintf_r+0x4ce>
  4054ca:	b93b      	cbnz	r3, 4054dc <_svfiprintf_r+0x4ca>
  4054cc:	07f9      	lsls	r1, r7, #31
  4054ce:	d505      	bpl.n	4054dc <_svfiprintf_r+0x4ca>
  4054d0:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  4054d4:	2330      	movs	r3, #48	; 0x30
  4054d6:	f809 3d41 	strb.w	r3, [r9, #-65]!
  4054da:	e001      	b.n	4054e0 <_svfiprintf_r+0x4ce>
  4054dc:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4054e0:	4655      	mov	r5, sl
  4054e2:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  4054e6:	ebc9 0a0a 	rsb	sl, r9, sl
  4054ea:	e00f      	b.n	40550c <_svfiprintf_r+0x4fa>
  4054ec:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4054f0:	2b00      	cmp	r3, #0
  4054f2:	f000 8171 	beq.w	4057d8 <_svfiprintf_r+0x7c6>
  4054f6:	2500      	movs	r5, #0
  4054f8:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  4054fc:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405500:	f04f 0a01 	mov.w	sl, #1
  405504:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  405508:	e000      	b.n	40550c <_svfiprintf_r+0x4fa>
  40550a:	4605      	mov	r5, r0
  40550c:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  405510:	45aa      	cmp	sl, r5
  405512:	bfac      	ite	ge
  405514:	4654      	movge	r4, sl
  405516:	462c      	movlt	r4, r5
  405518:	b103      	cbz	r3, 40551c <_svfiprintf_r+0x50a>
  40551a:	3401      	adds	r4, #1
  40551c:	f017 0302 	ands.w	r3, r7, #2
  405520:	9303      	str	r3, [sp, #12]
  405522:	bf18      	it	ne
  405524:	3402      	addne	r4, #2
  405526:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  40552a:	930b      	str	r3, [sp, #44]	; 0x2c
  40552c:	d13b      	bne.n	4055a6 <_svfiprintf_r+0x594>
  40552e:	9804      	ldr	r0, [sp, #16]
  405530:	1b03      	subs	r3, r0, r4
  405532:	2b00      	cmp	r3, #0
  405534:	dd37      	ble.n	4055a6 <_svfiprintf_r+0x594>
  405536:	4aa6      	ldr	r2, [pc, #664]	; (4057d0 <_svfiprintf_r+0x7be>)
  405538:	f8cc 2000 	str.w	r2, [ip]
  40553c:	2b10      	cmp	r3, #16
  40553e:	dd1b      	ble.n	405578 <_svfiprintf_r+0x566>
  405540:	2210      	movs	r2, #16
  405542:	f8cc 2004 	str.w	r2, [ip, #4]
  405546:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405548:	3210      	adds	r2, #16
  40554a:	9211      	str	r2, [sp, #68]	; 0x44
  40554c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40554e:	3201      	adds	r2, #1
  405550:	2a07      	cmp	r2, #7
  405552:	9210      	str	r2, [sp, #64]	; 0x40
  405554:	dc02      	bgt.n	40555c <_svfiprintf_r+0x54a>
  405556:	f10c 0c08 	add.w	ip, ip, #8
  40555a:	e00b      	b.n	405574 <_svfiprintf_r+0x562>
  40555c:	4658      	mov	r0, fp
  40555e:	4641      	mov	r1, r8
  405560:	aa0f      	add	r2, sp, #60	; 0x3c
  405562:	9301      	str	r3, [sp, #4]
  405564:	f7ff fcdc 	bl	404f20 <__ssprint_r>
  405568:	9b01      	ldr	r3, [sp, #4]
  40556a:	2800      	cmp	r0, #0
  40556c:	f040 813b 	bne.w	4057e6 <_svfiprintf_r+0x7d4>
  405570:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  405574:	3b10      	subs	r3, #16
  405576:	e7de      	b.n	405536 <_svfiprintf_r+0x524>
  405578:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40557a:	f8cc 3004 	str.w	r3, [ip, #4]
  40557e:	4413      	add	r3, r2
  405580:	9311      	str	r3, [sp, #68]	; 0x44
  405582:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405584:	3301      	adds	r3, #1
  405586:	2b07      	cmp	r3, #7
  405588:	9310      	str	r3, [sp, #64]	; 0x40
  40558a:	dc02      	bgt.n	405592 <_svfiprintf_r+0x580>
  40558c:	f10c 0c08 	add.w	ip, ip, #8
  405590:	e009      	b.n	4055a6 <_svfiprintf_r+0x594>
  405592:	4658      	mov	r0, fp
  405594:	4641      	mov	r1, r8
  405596:	aa0f      	add	r2, sp, #60	; 0x3c
  405598:	f7ff fcc2 	bl	404f20 <__ssprint_r>
  40559c:	2800      	cmp	r0, #0
  40559e:	f040 8122 	bne.w	4057e6 <_svfiprintf_r+0x7d4>
  4055a2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4055a6:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4055aa:	b1db      	cbz	r3, 4055e4 <_svfiprintf_r+0x5d2>
  4055ac:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  4055b0:	f8cc 3000 	str.w	r3, [ip]
  4055b4:	2301      	movs	r3, #1
  4055b6:	f8cc 3004 	str.w	r3, [ip, #4]
  4055ba:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4055bc:	3301      	adds	r3, #1
  4055be:	9311      	str	r3, [sp, #68]	; 0x44
  4055c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4055c2:	3301      	adds	r3, #1
  4055c4:	2b07      	cmp	r3, #7
  4055c6:	9310      	str	r3, [sp, #64]	; 0x40
  4055c8:	dc02      	bgt.n	4055d0 <_svfiprintf_r+0x5be>
  4055ca:	f10c 0c08 	add.w	ip, ip, #8
  4055ce:	e009      	b.n	4055e4 <_svfiprintf_r+0x5d2>
  4055d0:	4658      	mov	r0, fp
  4055d2:	4641      	mov	r1, r8
  4055d4:	aa0f      	add	r2, sp, #60	; 0x3c
  4055d6:	f7ff fca3 	bl	404f20 <__ssprint_r>
  4055da:	2800      	cmp	r0, #0
  4055dc:	f040 8103 	bne.w	4057e6 <_svfiprintf_r+0x7d4>
  4055e0:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4055e4:	9b03      	ldr	r3, [sp, #12]
  4055e6:	b1d3      	cbz	r3, 40561e <_svfiprintf_r+0x60c>
  4055e8:	ab0e      	add	r3, sp, #56	; 0x38
  4055ea:	f8cc 3000 	str.w	r3, [ip]
  4055ee:	2302      	movs	r3, #2
  4055f0:	f8cc 3004 	str.w	r3, [ip, #4]
  4055f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4055f6:	3302      	adds	r3, #2
  4055f8:	9311      	str	r3, [sp, #68]	; 0x44
  4055fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4055fc:	3301      	adds	r3, #1
  4055fe:	2b07      	cmp	r3, #7
  405600:	9310      	str	r3, [sp, #64]	; 0x40
  405602:	dc02      	bgt.n	40560a <_svfiprintf_r+0x5f8>
  405604:	f10c 0c08 	add.w	ip, ip, #8
  405608:	e009      	b.n	40561e <_svfiprintf_r+0x60c>
  40560a:	4658      	mov	r0, fp
  40560c:	4641      	mov	r1, r8
  40560e:	aa0f      	add	r2, sp, #60	; 0x3c
  405610:	f7ff fc86 	bl	404f20 <__ssprint_r>
  405614:	2800      	cmp	r0, #0
  405616:	f040 80e6 	bne.w	4057e6 <_svfiprintf_r+0x7d4>
  40561a:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40561e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405620:	2b80      	cmp	r3, #128	; 0x80
  405622:	d13f      	bne.n	4056a4 <_svfiprintf_r+0x692>
  405624:	9b04      	ldr	r3, [sp, #16]
  405626:	1b1b      	subs	r3, r3, r4
  405628:	2b00      	cmp	r3, #0
  40562a:	9303      	str	r3, [sp, #12]
  40562c:	dd3a      	ble.n	4056a4 <_svfiprintf_r+0x692>
  40562e:	9b03      	ldr	r3, [sp, #12]
  405630:	2b10      	cmp	r3, #16
  405632:	4b68      	ldr	r3, [pc, #416]	; (4057d4 <_svfiprintf_r+0x7c2>)
  405634:	f8cc 3000 	str.w	r3, [ip]
  405638:	dd1b      	ble.n	405672 <_svfiprintf_r+0x660>
  40563a:	2310      	movs	r3, #16
  40563c:	f8cc 3004 	str.w	r3, [ip, #4]
  405640:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405642:	3310      	adds	r3, #16
  405644:	9311      	str	r3, [sp, #68]	; 0x44
  405646:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405648:	3301      	adds	r3, #1
  40564a:	2b07      	cmp	r3, #7
  40564c:	9310      	str	r3, [sp, #64]	; 0x40
  40564e:	dc02      	bgt.n	405656 <_svfiprintf_r+0x644>
  405650:	f10c 0c08 	add.w	ip, ip, #8
  405654:	e009      	b.n	40566a <_svfiprintf_r+0x658>
  405656:	4658      	mov	r0, fp
  405658:	4641      	mov	r1, r8
  40565a:	aa0f      	add	r2, sp, #60	; 0x3c
  40565c:	f7ff fc60 	bl	404f20 <__ssprint_r>
  405660:	2800      	cmp	r0, #0
  405662:	f040 80c0 	bne.w	4057e6 <_svfiprintf_r+0x7d4>
  405666:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40566a:	9b03      	ldr	r3, [sp, #12]
  40566c:	3b10      	subs	r3, #16
  40566e:	9303      	str	r3, [sp, #12]
  405670:	e7dd      	b.n	40562e <_svfiprintf_r+0x61c>
  405672:	9b03      	ldr	r3, [sp, #12]
  405674:	f8cc 3004 	str.w	r3, [ip, #4]
  405678:	9803      	ldr	r0, [sp, #12]
  40567a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40567c:	4403      	add	r3, r0
  40567e:	9311      	str	r3, [sp, #68]	; 0x44
  405680:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405682:	3301      	adds	r3, #1
  405684:	2b07      	cmp	r3, #7
  405686:	9310      	str	r3, [sp, #64]	; 0x40
  405688:	dc02      	bgt.n	405690 <_svfiprintf_r+0x67e>
  40568a:	f10c 0c08 	add.w	ip, ip, #8
  40568e:	e009      	b.n	4056a4 <_svfiprintf_r+0x692>
  405690:	4658      	mov	r0, fp
  405692:	4641      	mov	r1, r8
  405694:	aa0f      	add	r2, sp, #60	; 0x3c
  405696:	f7ff fc43 	bl	404f20 <__ssprint_r>
  40569a:	2800      	cmp	r0, #0
  40569c:	f040 80a3 	bne.w	4057e6 <_svfiprintf_r+0x7d4>
  4056a0:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4056a4:	ebca 0505 	rsb	r5, sl, r5
  4056a8:	2d00      	cmp	r5, #0
  4056aa:	dd34      	ble.n	405716 <_svfiprintf_r+0x704>
  4056ac:	4b49      	ldr	r3, [pc, #292]	; (4057d4 <_svfiprintf_r+0x7c2>)
  4056ae:	f8cc 3000 	str.w	r3, [ip]
  4056b2:	2d10      	cmp	r5, #16
  4056b4:	dd19      	ble.n	4056ea <_svfiprintf_r+0x6d8>
  4056b6:	2310      	movs	r3, #16
  4056b8:	f8cc 3004 	str.w	r3, [ip, #4]
  4056bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4056be:	3310      	adds	r3, #16
  4056c0:	9311      	str	r3, [sp, #68]	; 0x44
  4056c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4056c4:	3301      	adds	r3, #1
  4056c6:	2b07      	cmp	r3, #7
  4056c8:	9310      	str	r3, [sp, #64]	; 0x40
  4056ca:	dc02      	bgt.n	4056d2 <_svfiprintf_r+0x6c0>
  4056cc:	f10c 0c08 	add.w	ip, ip, #8
  4056d0:	e009      	b.n	4056e6 <_svfiprintf_r+0x6d4>
  4056d2:	4658      	mov	r0, fp
  4056d4:	4641      	mov	r1, r8
  4056d6:	aa0f      	add	r2, sp, #60	; 0x3c
  4056d8:	f7ff fc22 	bl	404f20 <__ssprint_r>
  4056dc:	2800      	cmp	r0, #0
  4056de:	f040 8082 	bne.w	4057e6 <_svfiprintf_r+0x7d4>
  4056e2:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4056e6:	3d10      	subs	r5, #16
  4056e8:	e7e0      	b.n	4056ac <_svfiprintf_r+0x69a>
  4056ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4056ec:	f8cc 5004 	str.w	r5, [ip, #4]
  4056f0:	441d      	add	r5, r3
  4056f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4056f4:	9511      	str	r5, [sp, #68]	; 0x44
  4056f6:	3301      	adds	r3, #1
  4056f8:	2b07      	cmp	r3, #7
  4056fa:	9310      	str	r3, [sp, #64]	; 0x40
  4056fc:	dc02      	bgt.n	405704 <_svfiprintf_r+0x6f2>
  4056fe:	f10c 0c08 	add.w	ip, ip, #8
  405702:	e008      	b.n	405716 <_svfiprintf_r+0x704>
  405704:	4658      	mov	r0, fp
  405706:	4641      	mov	r1, r8
  405708:	aa0f      	add	r2, sp, #60	; 0x3c
  40570a:	f7ff fc09 	bl	404f20 <__ssprint_r>
  40570e:	2800      	cmp	r0, #0
  405710:	d169      	bne.n	4057e6 <_svfiprintf_r+0x7d4>
  405712:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  405716:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405718:	4453      	add	r3, sl
  40571a:	9311      	str	r3, [sp, #68]	; 0x44
  40571c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40571e:	3301      	adds	r3, #1
  405720:	2b07      	cmp	r3, #7
  405722:	e88c 0600 	stmia.w	ip, {r9, sl}
  405726:	9310      	str	r3, [sp, #64]	; 0x40
  405728:	dc02      	bgt.n	405730 <_svfiprintf_r+0x71e>
  40572a:	f10c 0308 	add.w	r3, ip, #8
  40572e:	e007      	b.n	405740 <_svfiprintf_r+0x72e>
  405730:	4658      	mov	r0, fp
  405732:	4641      	mov	r1, r8
  405734:	aa0f      	add	r2, sp, #60	; 0x3c
  405736:	f7ff fbf3 	bl	404f20 <__ssprint_r>
  40573a:	2800      	cmp	r0, #0
  40573c:	d153      	bne.n	4057e6 <_svfiprintf_r+0x7d4>
  40573e:	ab1c      	add	r3, sp, #112	; 0x70
  405740:	077a      	lsls	r2, r7, #29
  405742:	d40a      	bmi.n	40575a <_svfiprintf_r+0x748>
  405744:	9d05      	ldr	r5, [sp, #20]
  405746:	9804      	ldr	r0, [sp, #16]
  405748:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40574a:	4284      	cmp	r4, r0
  40574c:	bfac      	ite	ge
  40574e:	192d      	addge	r5, r5, r4
  405750:	182d      	addlt	r5, r5, r0
  405752:	9505      	str	r5, [sp, #20]
  405754:	2b00      	cmp	r3, #0
  405756:	d035      	beq.n	4057c4 <_svfiprintf_r+0x7b2>
  405758:	e02e      	b.n	4057b8 <_svfiprintf_r+0x7a6>
  40575a:	9904      	ldr	r1, [sp, #16]
  40575c:	1b0d      	subs	r5, r1, r4
  40575e:	2d00      	cmp	r5, #0
  405760:	ddf0      	ble.n	405744 <_svfiprintf_r+0x732>
  405762:	4a1b      	ldr	r2, [pc, #108]	; (4057d0 <_svfiprintf_r+0x7be>)
  405764:	601a      	str	r2, [r3, #0]
  405766:	2d10      	cmp	r5, #16
  405768:	dd15      	ble.n	405796 <_svfiprintf_r+0x784>
  40576a:	2210      	movs	r2, #16
  40576c:	605a      	str	r2, [r3, #4]
  40576e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405770:	3210      	adds	r2, #16
  405772:	9211      	str	r2, [sp, #68]	; 0x44
  405774:	9a10      	ldr	r2, [sp, #64]	; 0x40
  405776:	3201      	adds	r2, #1
  405778:	2a07      	cmp	r2, #7
  40577a:	9210      	str	r2, [sp, #64]	; 0x40
  40577c:	dc01      	bgt.n	405782 <_svfiprintf_r+0x770>
  40577e:	3308      	adds	r3, #8
  405780:	e007      	b.n	405792 <_svfiprintf_r+0x780>
  405782:	4658      	mov	r0, fp
  405784:	4641      	mov	r1, r8
  405786:	aa0f      	add	r2, sp, #60	; 0x3c
  405788:	f7ff fbca 	bl	404f20 <__ssprint_r>
  40578c:	2800      	cmp	r0, #0
  40578e:	d12a      	bne.n	4057e6 <_svfiprintf_r+0x7d4>
  405790:	ab1c      	add	r3, sp, #112	; 0x70
  405792:	3d10      	subs	r5, #16
  405794:	e7e5      	b.n	405762 <_svfiprintf_r+0x750>
  405796:	605d      	str	r5, [r3, #4]
  405798:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40579a:	441d      	add	r5, r3
  40579c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40579e:	9511      	str	r5, [sp, #68]	; 0x44
  4057a0:	3301      	adds	r3, #1
  4057a2:	2b07      	cmp	r3, #7
  4057a4:	9310      	str	r3, [sp, #64]	; 0x40
  4057a6:	ddcd      	ble.n	405744 <_svfiprintf_r+0x732>
  4057a8:	4658      	mov	r0, fp
  4057aa:	4641      	mov	r1, r8
  4057ac:	aa0f      	add	r2, sp, #60	; 0x3c
  4057ae:	f7ff fbb7 	bl	404f20 <__ssprint_r>
  4057b2:	2800      	cmp	r0, #0
  4057b4:	d0c6      	beq.n	405744 <_svfiprintf_r+0x732>
  4057b6:	e016      	b.n	4057e6 <_svfiprintf_r+0x7d4>
  4057b8:	4658      	mov	r0, fp
  4057ba:	4641      	mov	r1, r8
  4057bc:	aa0f      	add	r2, sp, #60	; 0x3c
  4057be:	f7ff fbaf 	bl	404f20 <__ssprint_r>
  4057c2:	b980      	cbnz	r0, 4057e6 <_svfiprintf_r+0x7d4>
  4057c4:	2300      	movs	r3, #0
  4057c6:	9310      	str	r3, [sp, #64]	; 0x40
  4057c8:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4057cc:	e447      	b.n	40505e <_svfiprintf_r+0x4c>
  4057ce:	bf00      	nop
  4057d0:	00406330 	.word	0x00406330
  4057d4:	00406340 	.word	0x00406340
  4057d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4057da:	b123      	cbz	r3, 4057e6 <_svfiprintf_r+0x7d4>
  4057dc:	4658      	mov	r0, fp
  4057de:	4641      	mov	r1, r8
  4057e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4057e2:	f7ff fb9d 	bl	404f20 <__ssprint_r>
  4057e6:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4057ea:	9805      	ldr	r0, [sp, #20]
  4057ec:	f013 0f40 	tst.w	r3, #64	; 0x40
  4057f0:	bf18      	it	ne
  4057f2:	f04f 30ff 	movne.w	r0, #4294967295
  4057f6:	b02d      	add	sp, #180	; 0xb4
  4057f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004057fc <__register_exitproc>:
  4057fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405800:	4698      	mov	r8, r3
  405802:	4b22      	ldr	r3, [pc, #136]	; (40588c <__register_exitproc+0x90>)
  405804:	681c      	ldr	r4, [r3, #0]
  405806:	4606      	mov	r6, r0
  405808:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  40580c:	460f      	mov	r7, r1
  40580e:	4691      	mov	r9, r2
  405810:	b918      	cbnz	r0, 40581a <__register_exitproc+0x1e>
  405812:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  405816:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40581a:	6843      	ldr	r3, [r0, #4]
  40581c:	2b1f      	cmp	r3, #31
  40581e:	dd16      	ble.n	40584e <__register_exitproc+0x52>
  405820:	4b1b      	ldr	r3, [pc, #108]	; (405890 <__register_exitproc+0x94>)
  405822:	b91b      	cbnz	r3, 40582c <__register_exitproc+0x30>
  405824:	f04f 30ff 	mov.w	r0, #4294967295
  405828:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40582c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405830:	f3af 8000 	nop.w
  405834:	2800      	cmp	r0, #0
  405836:	d0f5      	beq.n	405824 <__register_exitproc+0x28>
  405838:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  40583c:	6001      	str	r1, [r0, #0]
  40583e:	2500      	movs	r5, #0
  405840:	6045      	str	r5, [r0, #4]
  405842:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405846:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  40584a:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  40584e:	6844      	ldr	r4, [r0, #4]
  405850:	b19e      	cbz	r6, 40587a <__register_exitproc+0x7e>
  405852:	eb00 0584 	add.w	r5, r0, r4, lsl #2
  405856:	2201      	movs	r2, #1
  405858:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  40585c:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  405860:	40a2      	lsls	r2, r4
  405862:	4311      	orrs	r1, r2
  405864:	2e02      	cmp	r6, #2
  405866:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40586a:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
  40586e:	d104      	bne.n	40587a <__register_exitproc+0x7e>
  405870:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  405874:	431a      	orrs	r2, r3
  405876:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  40587a:	1c63      	adds	r3, r4, #1
  40587c:	3402      	adds	r4, #2
  40587e:	6043      	str	r3, [r0, #4]
  405880:	f840 7024 	str.w	r7, [r0, r4, lsl #2]
  405884:	2000      	movs	r0, #0
  405886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40588a:	bf00      	nop
  40588c:	00406198 	.word	0x00406198
  405890:	00000000 	.word	0x00000000

00405894 <_calloc_r>:
  405894:	b510      	push	{r4, lr}
  405896:	4351      	muls	r1, r2
  405898:	f7fe fb34 	bl	403f04 <_malloc_r>
  40589c:	4604      	mov	r4, r0
  40589e:	b320      	cbz	r0, 4058ea <_calloc_r+0x56>
  4058a0:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4058a4:	f022 0203 	bic.w	r2, r2, #3
  4058a8:	3a04      	subs	r2, #4
  4058aa:	2a24      	cmp	r2, #36	; 0x24
  4058ac:	d81a      	bhi.n	4058e4 <_calloc_r+0x50>
  4058ae:	2a13      	cmp	r2, #19
  4058b0:	d912      	bls.n	4058d8 <_calloc_r+0x44>
  4058b2:	2100      	movs	r1, #0
  4058b4:	2a1b      	cmp	r2, #27
  4058b6:	6001      	str	r1, [r0, #0]
  4058b8:	6041      	str	r1, [r0, #4]
  4058ba:	d802      	bhi.n	4058c2 <_calloc_r+0x2e>
  4058bc:	f100 0308 	add.w	r3, r0, #8
  4058c0:	e00b      	b.n	4058da <_calloc_r+0x46>
  4058c2:	2a24      	cmp	r2, #36	; 0x24
  4058c4:	6081      	str	r1, [r0, #8]
  4058c6:	60c1      	str	r1, [r0, #12]
  4058c8:	bf11      	iteee	ne
  4058ca:	f100 0310 	addne.w	r3, r0, #16
  4058ce:	6101      	streq	r1, [r0, #16]
  4058d0:	f100 0318 	addeq.w	r3, r0, #24
  4058d4:	6141      	streq	r1, [r0, #20]
  4058d6:	e000      	b.n	4058da <_calloc_r+0x46>
  4058d8:	4603      	mov	r3, r0
  4058da:	2200      	movs	r2, #0
  4058dc:	601a      	str	r2, [r3, #0]
  4058de:	605a      	str	r2, [r3, #4]
  4058e0:	609a      	str	r2, [r3, #8]
  4058e2:	e002      	b.n	4058ea <_calloc_r+0x56>
  4058e4:	2100      	movs	r1, #0
  4058e6:	f7fc fb45 	bl	401f74 <memset>
  4058ea:	4620      	mov	r0, r4
  4058ec:	bd10      	pop	{r4, pc}
	...

004058f0 <__gedf2>:
  4058f0:	f04f 3cff 	mov.w	ip, #4294967295
  4058f4:	e006      	b.n	405904 <__cmpdf2+0x4>
  4058f6:	bf00      	nop

004058f8 <__ledf2>:
  4058f8:	f04f 0c01 	mov.w	ip, #1
  4058fc:	e002      	b.n	405904 <__cmpdf2+0x4>
  4058fe:	bf00      	nop

00405900 <__cmpdf2>:
  405900:	f04f 0c01 	mov.w	ip, #1
  405904:	f84d cd04 	str.w	ip, [sp, #-4]!
  405908:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40590c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405910:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405914:	bf18      	it	ne
  405916:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40591a:	d01b      	beq.n	405954 <__cmpdf2+0x54>
  40591c:	b001      	add	sp, #4
  40591e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405922:	bf0c      	ite	eq
  405924:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405928:	ea91 0f03 	teqne	r1, r3
  40592c:	bf02      	ittt	eq
  40592e:	ea90 0f02 	teqeq	r0, r2
  405932:	2000      	moveq	r0, #0
  405934:	4770      	bxeq	lr
  405936:	f110 0f00 	cmn.w	r0, #0
  40593a:	ea91 0f03 	teq	r1, r3
  40593e:	bf58      	it	pl
  405940:	4299      	cmppl	r1, r3
  405942:	bf08      	it	eq
  405944:	4290      	cmpeq	r0, r2
  405946:	bf2c      	ite	cs
  405948:	17d8      	asrcs	r0, r3, #31
  40594a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40594e:	f040 0001 	orr.w	r0, r0, #1
  405952:	4770      	bx	lr
  405954:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405958:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40595c:	d102      	bne.n	405964 <__cmpdf2+0x64>
  40595e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405962:	d107      	bne.n	405974 <__cmpdf2+0x74>
  405964:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405968:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40596c:	d1d6      	bne.n	40591c <__cmpdf2+0x1c>
  40596e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405972:	d0d3      	beq.n	40591c <__cmpdf2+0x1c>
  405974:	f85d 0b04 	ldr.w	r0, [sp], #4
  405978:	4770      	bx	lr
  40597a:	bf00      	nop

0040597c <__aeabi_cdrcmple>:
  40597c:	4684      	mov	ip, r0
  40597e:	4610      	mov	r0, r2
  405980:	4662      	mov	r2, ip
  405982:	468c      	mov	ip, r1
  405984:	4619      	mov	r1, r3
  405986:	4663      	mov	r3, ip
  405988:	e000      	b.n	40598c <__aeabi_cdcmpeq>
  40598a:	bf00      	nop

0040598c <__aeabi_cdcmpeq>:
  40598c:	b501      	push	{r0, lr}
  40598e:	f7ff ffb7 	bl	405900 <__cmpdf2>
  405992:	2800      	cmp	r0, #0
  405994:	bf48      	it	mi
  405996:	f110 0f00 	cmnmi.w	r0, #0
  40599a:	bd01      	pop	{r0, pc}

0040599c <__aeabi_dcmpeq>:
  40599c:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059a0:	f7ff fff4 	bl	40598c <__aeabi_cdcmpeq>
  4059a4:	bf0c      	ite	eq
  4059a6:	2001      	moveq	r0, #1
  4059a8:	2000      	movne	r0, #0
  4059aa:	f85d fb08 	ldr.w	pc, [sp], #8
  4059ae:	bf00      	nop

004059b0 <__aeabi_dcmplt>:
  4059b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059b4:	f7ff ffea 	bl	40598c <__aeabi_cdcmpeq>
  4059b8:	bf34      	ite	cc
  4059ba:	2001      	movcc	r0, #1
  4059bc:	2000      	movcs	r0, #0
  4059be:	f85d fb08 	ldr.w	pc, [sp], #8
  4059c2:	bf00      	nop

004059c4 <__aeabi_dcmple>:
  4059c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059c8:	f7ff ffe0 	bl	40598c <__aeabi_cdcmpeq>
  4059cc:	bf94      	ite	ls
  4059ce:	2001      	movls	r0, #1
  4059d0:	2000      	movhi	r0, #0
  4059d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4059d6:	bf00      	nop

004059d8 <__aeabi_dcmpge>:
  4059d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059dc:	f7ff ffce 	bl	40597c <__aeabi_cdrcmple>
  4059e0:	bf94      	ite	ls
  4059e2:	2001      	movls	r0, #1
  4059e4:	2000      	movhi	r0, #0
  4059e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4059ea:	bf00      	nop

004059ec <__aeabi_dcmpgt>:
  4059ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4059f0:	f7ff ffc4 	bl	40597c <__aeabi_cdrcmple>
  4059f4:	bf34      	ite	cc
  4059f6:	2001      	movcc	r0, #1
  4059f8:	2000      	movcs	r0, #0
  4059fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4059fe:	bf00      	nop

00405a00 <__aeabi_d2iz>:
  405a00:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405a04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405a08:	d215      	bcs.n	405a36 <__aeabi_d2iz+0x36>
  405a0a:	d511      	bpl.n	405a30 <__aeabi_d2iz+0x30>
  405a0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405a10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405a14:	d912      	bls.n	405a3c <__aeabi_d2iz+0x3c>
  405a16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405a1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405a1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405a22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405a26:	fa23 f002 	lsr.w	r0, r3, r2
  405a2a:	bf18      	it	ne
  405a2c:	4240      	negne	r0, r0
  405a2e:	4770      	bx	lr
  405a30:	f04f 0000 	mov.w	r0, #0
  405a34:	4770      	bx	lr
  405a36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405a3a:	d105      	bne.n	405a48 <__aeabi_d2iz+0x48>
  405a3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405a40:	bf08      	it	eq
  405a42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405a46:	4770      	bx	lr
  405a48:	f04f 0000 	mov.w	r0, #0
  405a4c:	4770      	bx	lr
  405a4e:	bf00      	nop

00405a50 <__aeabi_uldivmod>:
  405a50:	b94b      	cbnz	r3, 405a66 <__aeabi_uldivmod+0x16>
  405a52:	b942      	cbnz	r2, 405a66 <__aeabi_uldivmod+0x16>
  405a54:	2900      	cmp	r1, #0
  405a56:	bf08      	it	eq
  405a58:	2800      	cmpeq	r0, #0
  405a5a:	d002      	beq.n	405a62 <__aeabi_uldivmod+0x12>
  405a5c:	f04f 31ff 	mov.w	r1, #4294967295
  405a60:	4608      	mov	r0, r1
  405a62:	f000 b83b 	b.w	405adc <__aeabi_idiv0>
  405a66:	b082      	sub	sp, #8
  405a68:	46ec      	mov	ip, sp
  405a6a:	e92d 5000 	stmdb	sp!, {ip, lr}
  405a6e:	f000 f81d 	bl	405aac <__gnu_uldivmod_helper>
  405a72:	f8dd e004 	ldr.w	lr, [sp, #4]
  405a76:	b002      	add	sp, #8
  405a78:	bc0c      	pop	{r2, r3}
  405a7a:	4770      	bx	lr

00405a7c <__gnu_ldivmod_helper>:
  405a7c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  405a80:	9e06      	ldr	r6, [sp, #24]
  405a82:	4614      	mov	r4, r2
  405a84:	461d      	mov	r5, r3
  405a86:	4680      	mov	r8, r0
  405a88:	4689      	mov	r9, r1
  405a8a:	f000 f829 	bl	405ae0 <__divdi3>
  405a8e:	fb04 f301 	mul.w	r3, r4, r1
  405a92:	fb00 3305 	mla	r3, r0, r5, r3
  405a96:	fba4 4500 	umull	r4, r5, r4, r0
  405a9a:	441d      	add	r5, r3
  405a9c:	ebb8 0404 	subs.w	r4, r8, r4
  405aa0:	eb69 0505 	sbc.w	r5, r9, r5
  405aa4:	e9c6 4500 	strd	r4, r5, [r6]
  405aa8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

00405aac <__gnu_uldivmod_helper>:
  405aac:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  405ab0:	9e06      	ldr	r6, [sp, #24]
  405ab2:	4614      	mov	r4, r2
  405ab4:	4680      	mov	r8, r0
  405ab6:	4689      	mov	r9, r1
  405ab8:	461d      	mov	r5, r3
  405aba:	f000 f95d 	bl	405d78 <__udivdi3>
  405abe:	fb00 f505 	mul.w	r5, r0, r5
  405ac2:	fb04 5301 	mla	r3, r4, r1, r5
  405ac6:	fba0 4504 	umull	r4, r5, r0, r4
  405aca:	441d      	add	r5, r3
  405acc:	ebb8 0404 	subs.w	r4, r8, r4
  405ad0:	eb69 0505 	sbc.w	r5, r9, r5
  405ad4:	e9c6 4500 	strd	r4, r5, [r6]
  405ad8:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

00405adc <__aeabi_idiv0>:
  405adc:	4770      	bx	lr
  405ade:	bf00      	nop

00405ae0 <__divdi3>:
  405ae0:	2900      	cmp	r1, #0
  405ae2:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405ae6:	f2c0 809f 	blt.w	405c28 <__divdi3+0x148>
  405aea:	2400      	movs	r4, #0
  405aec:	2b00      	cmp	r3, #0
  405aee:	f2c0 8096 	blt.w	405c1e <__divdi3+0x13e>
  405af2:	4615      	mov	r5, r2
  405af4:	4606      	mov	r6, r0
  405af6:	460f      	mov	r7, r1
  405af8:	2b00      	cmp	r3, #0
  405afa:	d13e      	bne.n	405b7a <__divdi3+0x9a>
  405afc:	428a      	cmp	r2, r1
  405afe:	d957      	bls.n	405bb0 <__divdi3+0xd0>
  405b00:	fab2 f382 	clz	r3, r2
  405b04:	b14b      	cbz	r3, 405b1a <__divdi3+0x3a>
  405b06:	f1c3 0220 	rsb	r2, r3, #32
  405b0a:	fa01 f703 	lsl.w	r7, r1, r3
  405b0e:	fa20 f202 	lsr.w	r2, r0, r2
  405b12:	409d      	lsls	r5, r3
  405b14:	4317      	orrs	r7, r2
  405b16:	fa00 f603 	lsl.w	r6, r0, r3
  405b1a:	0c29      	lsrs	r1, r5, #16
  405b1c:	fbb7 f2f1 	udiv	r2, r7, r1
  405b20:	0c33      	lsrs	r3, r6, #16
  405b22:	fb01 7c12 	mls	ip, r1, r2, r7
  405b26:	b2a8      	uxth	r0, r5
  405b28:	ea43 470c 	orr.w	r7, r3, ip, lsl #16
  405b2c:	fb00 f302 	mul.w	r3, r0, r2
  405b30:	42bb      	cmp	r3, r7
  405b32:	d909      	bls.n	405b48 <__divdi3+0x68>
  405b34:	197f      	adds	r7, r7, r5
  405b36:	f102 3cff 	add.w	ip, r2, #4294967295
  405b3a:	f080 8101 	bcs.w	405d40 <__divdi3+0x260>
  405b3e:	42bb      	cmp	r3, r7
  405b40:	f240 80fe 	bls.w	405d40 <__divdi3+0x260>
  405b44:	3a02      	subs	r2, #2
  405b46:	442f      	add	r7, r5
  405b48:	1aff      	subs	r7, r7, r3
  405b4a:	fbb7 f3f1 	udiv	r3, r7, r1
  405b4e:	b2b6      	uxth	r6, r6
  405b50:	fb01 7113 	mls	r1, r1, r3, r7
  405b54:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  405b58:	fb00 f003 	mul.w	r0, r0, r3
  405b5c:	4288      	cmp	r0, r1
  405b5e:	d908      	bls.n	405b72 <__divdi3+0x92>
  405b60:	1949      	adds	r1, r1, r5
  405b62:	f103 37ff 	add.w	r7, r3, #4294967295
  405b66:	f080 80ed 	bcs.w	405d44 <__divdi3+0x264>
  405b6a:	4288      	cmp	r0, r1
  405b6c:	f240 80ea 	bls.w	405d44 <__divdi3+0x264>
  405b70:	3b02      	subs	r3, #2
  405b72:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  405b76:	2300      	movs	r3, #0
  405b78:	e003      	b.n	405b82 <__divdi3+0xa2>
  405b7a:	428b      	cmp	r3, r1
  405b7c:	d90a      	bls.n	405b94 <__divdi3+0xb4>
  405b7e:	2300      	movs	r3, #0
  405b80:	461a      	mov	r2, r3
  405b82:	4610      	mov	r0, r2
  405b84:	4619      	mov	r1, r3
  405b86:	b114      	cbz	r4, 405b8e <__divdi3+0xae>
  405b88:	4240      	negs	r0, r0
  405b8a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405b8e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405b92:	4770      	bx	lr
  405b94:	fab3 f883 	clz	r8, r3
  405b98:	f1b8 0f00 	cmp.w	r8, #0
  405b9c:	f040 8084 	bne.w	405ca8 <__divdi3+0x1c8>
  405ba0:	428b      	cmp	r3, r1
  405ba2:	d302      	bcc.n	405baa <__divdi3+0xca>
  405ba4:	4282      	cmp	r2, r0
  405ba6:	f200 80de 	bhi.w	405d66 <__divdi3+0x286>
  405baa:	2300      	movs	r3, #0
  405bac:	2201      	movs	r2, #1
  405bae:	e7e8      	b.n	405b82 <__divdi3+0xa2>
  405bb0:	b912      	cbnz	r2, 405bb8 <__divdi3+0xd8>
  405bb2:	2301      	movs	r3, #1
  405bb4:	fbb3 f5f2 	udiv	r5, r3, r2
  405bb8:	fab5 f285 	clz	r2, r5
  405bbc:	2a00      	cmp	r2, #0
  405bbe:	d139      	bne.n	405c34 <__divdi3+0x154>
  405bc0:	1b7f      	subs	r7, r7, r5
  405bc2:	0c28      	lsrs	r0, r5, #16
  405bc4:	fa1f fc85 	uxth.w	ip, r5
  405bc8:	2301      	movs	r3, #1
  405bca:	fbb7 f1f0 	udiv	r1, r7, r0
  405bce:	0c32      	lsrs	r2, r6, #16
  405bd0:	fb00 7711 	mls	r7, r0, r1, r7
  405bd4:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  405bd8:	fb0c f201 	mul.w	r2, ip, r1
  405bdc:	42ba      	cmp	r2, r7
  405bde:	d907      	bls.n	405bf0 <__divdi3+0x110>
  405be0:	197f      	adds	r7, r7, r5
  405be2:	f101 38ff 	add.w	r8, r1, #4294967295
  405be6:	d202      	bcs.n	405bee <__divdi3+0x10e>
  405be8:	42ba      	cmp	r2, r7
  405bea:	f200 80c1 	bhi.w	405d70 <__divdi3+0x290>
  405bee:	4641      	mov	r1, r8
  405bf0:	1abf      	subs	r7, r7, r2
  405bf2:	fbb7 f2f0 	udiv	r2, r7, r0
  405bf6:	b2b6      	uxth	r6, r6
  405bf8:	fb00 7012 	mls	r0, r0, r2, r7
  405bfc:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  405c00:	fb0c fc02 	mul.w	ip, ip, r2
  405c04:	4584      	cmp	ip, r0
  405c06:	d907      	bls.n	405c18 <__divdi3+0x138>
  405c08:	1940      	adds	r0, r0, r5
  405c0a:	f102 37ff 	add.w	r7, r2, #4294967295
  405c0e:	d202      	bcs.n	405c16 <__divdi3+0x136>
  405c10:	4584      	cmp	ip, r0
  405c12:	f200 80ab 	bhi.w	405d6c <__divdi3+0x28c>
  405c16:	463a      	mov	r2, r7
  405c18:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  405c1c:	e7b1      	b.n	405b82 <__divdi3+0xa2>
  405c1e:	43e4      	mvns	r4, r4
  405c20:	4252      	negs	r2, r2
  405c22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405c26:	e764      	b.n	405af2 <__divdi3+0x12>
  405c28:	4240      	negs	r0, r0
  405c2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405c2e:	f04f 34ff 	mov.w	r4, #4294967295
  405c32:	e75b      	b.n	405aec <__divdi3+0xc>
  405c34:	4095      	lsls	r5, r2
  405c36:	f1c2 0320 	rsb	r3, r2, #32
  405c3a:	fa27 f103 	lsr.w	r1, r7, r3
  405c3e:	0c28      	lsrs	r0, r5, #16
  405c40:	fa26 f303 	lsr.w	r3, r6, r3
  405c44:	4097      	lsls	r7, r2
  405c46:	fbb1 f8f0 	udiv	r8, r1, r0
  405c4a:	431f      	orrs	r7, r3
  405c4c:	0c3b      	lsrs	r3, r7, #16
  405c4e:	fb00 1118 	mls	r1, r0, r8, r1
  405c52:	fa1f fc85 	uxth.w	ip, r5
  405c56:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  405c5a:	fb0c f308 	mul.w	r3, ip, r8
  405c5e:	428b      	cmp	r3, r1
  405c60:	fa06 f602 	lsl.w	r6, r6, r2
  405c64:	d908      	bls.n	405c78 <__divdi3+0x198>
  405c66:	1949      	adds	r1, r1, r5
  405c68:	f108 32ff 	add.w	r2, r8, #4294967295
  405c6c:	d279      	bcs.n	405d62 <__divdi3+0x282>
  405c6e:	428b      	cmp	r3, r1
  405c70:	d977      	bls.n	405d62 <__divdi3+0x282>
  405c72:	f1a8 0802 	sub.w	r8, r8, #2
  405c76:	4429      	add	r1, r5
  405c78:	1ac9      	subs	r1, r1, r3
  405c7a:	fbb1 f3f0 	udiv	r3, r1, r0
  405c7e:	b2bf      	uxth	r7, r7
  405c80:	fb00 1113 	mls	r1, r0, r3, r1
  405c84:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
  405c88:	fb0c f203 	mul.w	r2, ip, r3
  405c8c:	42ba      	cmp	r2, r7
  405c8e:	d907      	bls.n	405ca0 <__divdi3+0x1c0>
  405c90:	197f      	adds	r7, r7, r5
  405c92:	f103 31ff 	add.w	r1, r3, #4294967295
  405c96:	d260      	bcs.n	405d5a <__divdi3+0x27a>
  405c98:	42ba      	cmp	r2, r7
  405c9a:	d95e      	bls.n	405d5a <__divdi3+0x27a>
  405c9c:	3b02      	subs	r3, #2
  405c9e:	442f      	add	r7, r5
  405ca0:	1abf      	subs	r7, r7, r2
  405ca2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  405ca6:	e790      	b.n	405bca <__divdi3+0xea>
  405ca8:	f1c8 0220 	rsb	r2, r8, #32
  405cac:	fa03 fc08 	lsl.w	ip, r3, r8
  405cb0:	fa25 f302 	lsr.w	r3, r5, r2
  405cb4:	ea43 0c0c 	orr.w	ip, r3, ip
  405cb8:	ea4f 491c 	mov.w	r9, ip, lsr #16
  405cbc:	fa21 f302 	lsr.w	r3, r1, r2
  405cc0:	fa01 f708 	lsl.w	r7, r1, r8
  405cc4:	fa20 f202 	lsr.w	r2, r0, r2
  405cc8:	fbb3 f1f9 	udiv	r1, r3, r9
  405ccc:	4317      	orrs	r7, r2
  405cce:	fb09 3311 	mls	r3, r9, r1, r3
  405cd2:	0c3a      	lsrs	r2, r7, #16
  405cd4:	fa1f fb8c 	uxth.w	fp, ip
  405cd8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  405cdc:	fb0b fa01 	mul.w	sl, fp, r1
  405ce0:	459a      	cmp	sl, r3
  405ce2:	fa05 f008 	lsl.w	r0, r5, r8
  405ce6:	d908      	bls.n	405cfa <__divdi3+0x21a>
  405ce8:	eb13 030c 	adds.w	r3, r3, ip
  405cec:	f101 32ff 	add.w	r2, r1, #4294967295
  405cf0:	d235      	bcs.n	405d5e <__divdi3+0x27e>
  405cf2:	459a      	cmp	sl, r3
  405cf4:	d933      	bls.n	405d5e <__divdi3+0x27e>
  405cf6:	3902      	subs	r1, #2
  405cf8:	4463      	add	r3, ip
  405cfa:	ebca 0303 	rsb	r3, sl, r3
  405cfe:	fbb3 f2f9 	udiv	r2, r3, r9
  405d02:	fb09 3312 	mls	r3, r9, r2, r3
  405d06:	b2bf      	uxth	r7, r7
  405d08:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  405d0c:	fb0b f902 	mul.w	r9, fp, r2
  405d10:	45b9      	cmp	r9, r7
  405d12:	d908      	bls.n	405d26 <__divdi3+0x246>
  405d14:	eb17 070c 	adds.w	r7, r7, ip
  405d18:	f102 33ff 	add.w	r3, r2, #4294967295
  405d1c:	d21b      	bcs.n	405d56 <__divdi3+0x276>
  405d1e:	45b9      	cmp	r9, r7
  405d20:	d919      	bls.n	405d56 <__divdi3+0x276>
  405d22:	3a02      	subs	r2, #2
  405d24:	4467      	add	r7, ip
  405d26:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  405d2a:	fba5 0100 	umull	r0, r1, r5, r0
  405d2e:	ebc9 0707 	rsb	r7, r9, r7
  405d32:	428f      	cmp	r7, r1
  405d34:	f04f 0300 	mov.w	r3, #0
  405d38:	d30a      	bcc.n	405d50 <__divdi3+0x270>
  405d3a:	d005      	beq.n	405d48 <__divdi3+0x268>
  405d3c:	462a      	mov	r2, r5
  405d3e:	e720      	b.n	405b82 <__divdi3+0xa2>
  405d40:	4662      	mov	r2, ip
  405d42:	e701      	b.n	405b48 <__divdi3+0x68>
  405d44:	463b      	mov	r3, r7
  405d46:	e714      	b.n	405b72 <__divdi3+0x92>
  405d48:	fa06 f608 	lsl.w	r6, r6, r8
  405d4c:	4286      	cmp	r6, r0
  405d4e:	d2f5      	bcs.n	405d3c <__divdi3+0x25c>
  405d50:	1e6a      	subs	r2, r5, #1
  405d52:	2300      	movs	r3, #0
  405d54:	e715      	b.n	405b82 <__divdi3+0xa2>
  405d56:	461a      	mov	r2, r3
  405d58:	e7e5      	b.n	405d26 <__divdi3+0x246>
  405d5a:	460b      	mov	r3, r1
  405d5c:	e7a0      	b.n	405ca0 <__divdi3+0x1c0>
  405d5e:	4611      	mov	r1, r2
  405d60:	e7cb      	b.n	405cfa <__divdi3+0x21a>
  405d62:	4690      	mov	r8, r2
  405d64:	e788      	b.n	405c78 <__divdi3+0x198>
  405d66:	4643      	mov	r3, r8
  405d68:	4642      	mov	r2, r8
  405d6a:	e70a      	b.n	405b82 <__divdi3+0xa2>
  405d6c:	3a02      	subs	r2, #2
  405d6e:	e753      	b.n	405c18 <__divdi3+0x138>
  405d70:	3902      	subs	r1, #2
  405d72:	442f      	add	r7, r5
  405d74:	e73c      	b.n	405bf0 <__divdi3+0x110>
  405d76:	bf00      	nop

00405d78 <__udivdi3>:
  405d78:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405d7c:	4614      	mov	r4, r2
  405d7e:	4605      	mov	r5, r0
  405d80:	460e      	mov	r6, r1
  405d82:	2b00      	cmp	r3, #0
  405d84:	d143      	bne.n	405e0e <__udivdi3+0x96>
  405d86:	428a      	cmp	r2, r1
  405d88:	d953      	bls.n	405e32 <__udivdi3+0xba>
  405d8a:	fab2 f782 	clz	r7, r2
  405d8e:	b157      	cbz	r7, 405da6 <__udivdi3+0x2e>
  405d90:	f1c7 0620 	rsb	r6, r7, #32
  405d94:	fa20 f606 	lsr.w	r6, r0, r6
  405d98:	fa01 f307 	lsl.w	r3, r1, r7
  405d9c:	fa02 f407 	lsl.w	r4, r2, r7
  405da0:	431e      	orrs	r6, r3
  405da2:	fa00 f507 	lsl.w	r5, r0, r7
  405da6:	0c21      	lsrs	r1, r4, #16
  405da8:	fbb6 f2f1 	udiv	r2, r6, r1
  405dac:	0c2b      	lsrs	r3, r5, #16
  405dae:	fb01 6712 	mls	r7, r1, r2, r6
  405db2:	b2a0      	uxth	r0, r4
  405db4:	ea43 4607 	orr.w	r6, r3, r7, lsl #16
  405db8:	fb00 f302 	mul.w	r3, r0, r2
  405dbc:	42b3      	cmp	r3, r6
  405dbe:	d909      	bls.n	405dd4 <__udivdi3+0x5c>
  405dc0:	1936      	adds	r6, r6, r4
  405dc2:	f102 37ff 	add.w	r7, r2, #4294967295
  405dc6:	f080 80f6 	bcs.w	405fb6 <__udivdi3+0x23e>
  405dca:	42b3      	cmp	r3, r6
  405dcc:	f240 80f3 	bls.w	405fb6 <__udivdi3+0x23e>
  405dd0:	3a02      	subs	r2, #2
  405dd2:	4426      	add	r6, r4
  405dd4:	1af6      	subs	r6, r6, r3
  405dd6:	fbb6 f3f1 	udiv	r3, r6, r1
  405dda:	b2ad      	uxth	r5, r5
  405ddc:	fb01 6113 	mls	r1, r1, r3, r6
  405de0:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  405de4:	fb00 f003 	mul.w	r0, r0, r3
  405de8:	4288      	cmp	r0, r1
  405dea:	d908      	bls.n	405dfe <__udivdi3+0x86>
  405dec:	1909      	adds	r1, r1, r4
  405dee:	f103 36ff 	add.w	r6, r3, #4294967295
  405df2:	f080 80e2 	bcs.w	405fba <__udivdi3+0x242>
  405df6:	4288      	cmp	r0, r1
  405df8:	f240 80df 	bls.w	405fba <__udivdi3+0x242>
  405dfc:	3b02      	subs	r3, #2
  405dfe:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  405e02:	2300      	movs	r3, #0
  405e04:	4610      	mov	r0, r2
  405e06:	4619      	mov	r1, r3
  405e08:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405e0c:	4770      	bx	lr
  405e0e:	428b      	cmp	r3, r1
  405e10:	d84a      	bhi.n	405ea8 <__udivdi3+0x130>
  405e12:	fab3 f683 	clz	r6, r3
  405e16:	2e00      	cmp	r6, #0
  405e18:	d14d      	bne.n	405eb6 <__udivdi3+0x13e>
  405e1a:	428b      	cmp	r3, r1
  405e1c:	d302      	bcc.n	405e24 <__udivdi3+0xac>
  405e1e:	4282      	cmp	r2, r0
  405e20:	f200 80d6 	bhi.w	405fd0 <__udivdi3+0x258>
  405e24:	2300      	movs	r3, #0
  405e26:	2201      	movs	r2, #1
  405e28:	4610      	mov	r0, r2
  405e2a:	4619      	mov	r1, r3
  405e2c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405e30:	4770      	bx	lr
  405e32:	b912      	cbnz	r2, 405e3a <__udivdi3+0xc2>
  405e34:	2401      	movs	r4, #1
  405e36:	fbb4 f4f2 	udiv	r4, r4, r2
  405e3a:	fab4 f284 	clz	r2, r4
  405e3e:	2a00      	cmp	r2, #0
  405e40:	d17c      	bne.n	405f3c <__udivdi3+0x1c4>
  405e42:	1b09      	subs	r1, r1, r4
  405e44:	0c26      	lsrs	r6, r4, #16
  405e46:	b2a7      	uxth	r7, r4
  405e48:	2301      	movs	r3, #1
  405e4a:	fbb1 f0f6 	udiv	r0, r1, r6
  405e4e:	0c2a      	lsrs	r2, r5, #16
  405e50:	fb06 1110 	mls	r1, r6, r0, r1
  405e54:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
  405e58:	fb07 f200 	mul.w	r2, r7, r0
  405e5c:	428a      	cmp	r2, r1
  405e5e:	d907      	bls.n	405e70 <__udivdi3+0xf8>
  405e60:	1909      	adds	r1, r1, r4
  405e62:	f100 3cff 	add.w	ip, r0, #4294967295
  405e66:	d202      	bcs.n	405e6e <__udivdi3+0xf6>
  405e68:	428a      	cmp	r2, r1
  405e6a:	f200 80c3 	bhi.w	405ff4 <__udivdi3+0x27c>
  405e6e:	4660      	mov	r0, ip
  405e70:	1a89      	subs	r1, r1, r2
  405e72:	fbb1 f2f6 	udiv	r2, r1, r6
  405e76:	b2ad      	uxth	r5, r5
  405e78:	fb06 1112 	mls	r1, r6, r2, r1
  405e7c:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  405e80:	fb07 f702 	mul.w	r7, r7, r2
  405e84:	42af      	cmp	r7, r5
  405e86:	d908      	bls.n	405e9a <__udivdi3+0x122>
  405e88:	192c      	adds	r4, r5, r4
  405e8a:	f102 31ff 	add.w	r1, r2, #4294967295
  405e8e:	f080 8096 	bcs.w	405fbe <__udivdi3+0x246>
  405e92:	42a7      	cmp	r7, r4
  405e94:	f240 8093 	bls.w	405fbe <__udivdi3+0x246>
  405e98:	3a02      	subs	r2, #2
  405e9a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  405e9e:	4610      	mov	r0, r2
  405ea0:	4619      	mov	r1, r3
  405ea2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405ea6:	4770      	bx	lr
  405ea8:	2300      	movs	r3, #0
  405eaa:	461a      	mov	r2, r3
  405eac:	4610      	mov	r0, r2
  405eae:	4619      	mov	r1, r3
  405eb0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405eb4:	4770      	bx	lr
  405eb6:	f1c6 0520 	rsb	r5, r6, #32
  405eba:	fa22 f405 	lsr.w	r4, r2, r5
  405ebe:	40b3      	lsls	r3, r6
  405ec0:	431c      	orrs	r4, r3
  405ec2:	ea4f 4814 	mov.w	r8, r4, lsr #16
  405ec6:	fa21 f305 	lsr.w	r3, r1, r5
  405eca:	fa01 f706 	lsl.w	r7, r1, r6
  405ece:	fa20 f505 	lsr.w	r5, r0, r5
  405ed2:	fbb3 fcf8 	udiv	ip, r3, r8
  405ed6:	432f      	orrs	r7, r5
  405ed8:	fb08 331c 	mls	r3, r8, ip, r3
  405edc:	0c3d      	lsrs	r5, r7, #16
  405ede:	fa1f fa84 	uxth.w	sl, r4
  405ee2:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  405ee6:	fb0a f90c 	mul.w	r9, sl, ip
  405eea:	4599      	cmp	r9, r3
  405eec:	fa02 fb06 	lsl.w	fp, r2, r6
  405ef0:	d904      	bls.n	405efc <__udivdi3+0x184>
  405ef2:	191b      	adds	r3, r3, r4
  405ef4:	f10c 32ff 	add.w	r2, ip, #4294967295
  405ef8:	d36d      	bcc.n	405fd6 <__udivdi3+0x25e>
  405efa:	4694      	mov	ip, r2
  405efc:	ebc9 0303 	rsb	r3, r9, r3
  405f00:	fbb3 f5f8 	udiv	r5, r3, r8
  405f04:	fb08 3315 	mls	r3, r8, r5, r3
  405f08:	b2bf      	uxth	r7, r7
  405f0a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  405f0e:	fb0a f805 	mul.w	r8, sl, r5
  405f12:	45b8      	cmp	r8, r7
  405f14:	d904      	bls.n	405f20 <__udivdi3+0x1a8>
  405f16:	193f      	adds	r7, r7, r4
  405f18:	f105 33ff 	add.w	r3, r5, #4294967295
  405f1c:	d361      	bcc.n	405fe2 <__udivdi3+0x26a>
  405f1e:	461d      	mov	r5, r3
  405f20:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  405f24:	fbac 230b 	umull	r2, r3, ip, fp
  405f28:	ebc8 0707 	rsb	r7, r8, r7
  405f2c:	429f      	cmp	r7, r3
  405f2e:	f04f 0500 	mov.w	r5, #0
  405f32:	d349      	bcc.n	405fc8 <__udivdi3+0x250>
  405f34:	d045      	beq.n	405fc2 <__udivdi3+0x24a>
  405f36:	4662      	mov	r2, ip
  405f38:	462b      	mov	r3, r5
  405f3a:	e763      	b.n	405e04 <__udivdi3+0x8c>
  405f3c:	4094      	lsls	r4, r2
  405f3e:	f1c2 0320 	rsb	r3, r2, #32
  405f42:	fa21 fc03 	lsr.w	ip, r1, r3
  405f46:	0c26      	lsrs	r6, r4, #16
  405f48:	fa20 f303 	lsr.w	r3, r0, r3
  405f4c:	fa01 f502 	lsl.w	r5, r1, r2
  405f50:	fbbc f8f6 	udiv	r8, ip, r6
  405f54:	ea43 0105 	orr.w	r1, r3, r5
  405f58:	0c0b      	lsrs	r3, r1, #16
  405f5a:	fb06 cc18 	mls	ip, r6, r8, ip
  405f5e:	b2a7      	uxth	r7, r4
  405f60:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
  405f64:	fb07 f308 	mul.w	r3, r7, r8
  405f68:	4563      	cmp	r3, ip
  405f6a:	fa00 f502 	lsl.w	r5, r0, r2
  405f6e:	d909      	bls.n	405f84 <__udivdi3+0x20c>
  405f70:	eb1c 0c04 	adds.w	ip, ip, r4
  405f74:	f108 32ff 	add.w	r2, r8, #4294967295
  405f78:	d23a      	bcs.n	405ff0 <__udivdi3+0x278>
  405f7a:	4563      	cmp	r3, ip
  405f7c:	d938      	bls.n	405ff0 <__udivdi3+0x278>
  405f7e:	f1a8 0802 	sub.w	r8, r8, #2
  405f82:	44a4      	add	ip, r4
  405f84:	ebc3 0c0c 	rsb	ip, r3, ip
  405f88:	fbbc f3f6 	udiv	r3, ip, r6
  405f8c:	b289      	uxth	r1, r1
  405f8e:	fb06 cc13 	mls	ip, r6, r3, ip
  405f92:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  405f96:	fb07 f203 	mul.w	r2, r7, r3
  405f9a:	428a      	cmp	r2, r1
  405f9c:	d907      	bls.n	405fae <__udivdi3+0x236>
  405f9e:	1909      	adds	r1, r1, r4
  405fa0:	f103 30ff 	add.w	r0, r3, #4294967295
  405fa4:	d222      	bcs.n	405fec <__udivdi3+0x274>
  405fa6:	428a      	cmp	r2, r1
  405fa8:	d920      	bls.n	405fec <__udivdi3+0x274>
  405faa:	3b02      	subs	r3, #2
  405fac:	4421      	add	r1, r4
  405fae:	1a89      	subs	r1, r1, r2
  405fb0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  405fb4:	e749      	b.n	405e4a <__udivdi3+0xd2>
  405fb6:	463a      	mov	r2, r7
  405fb8:	e70c      	b.n	405dd4 <__udivdi3+0x5c>
  405fba:	4633      	mov	r3, r6
  405fbc:	e71f      	b.n	405dfe <__udivdi3+0x86>
  405fbe:	460a      	mov	r2, r1
  405fc0:	e76b      	b.n	405e9a <__udivdi3+0x122>
  405fc2:	40b0      	lsls	r0, r6
  405fc4:	4290      	cmp	r0, r2
  405fc6:	d2b6      	bcs.n	405f36 <__udivdi3+0x1be>
  405fc8:	f10c 32ff 	add.w	r2, ip, #4294967295
  405fcc:	2300      	movs	r3, #0
  405fce:	e719      	b.n	405e04 <__udivdi3+0x8c>
  405fd0:	4633      	mov	r3, r6
  405fd2:	4632      	mov	r2, r6
  405fd4:	e716      	b.n	405e04 <__udivdi3+0x8c>
  405fd6:	4599      	cmp	r9, r3
  405fd8:	d98f      	bls.n	405efa <__udivdi3+0x182>
  405fda:	f1ac 0c02 	sub.w	ip, ip, #2
  405fde:	4423      	add	r3, r4
  405fe0:	e78c      	b.n	405efc <__udivdi3+0x184>
  405fe2:	45b8      	cmp	r8, r7
  405fe4:	d99b      	bls.n	405f1e <__udivdi3+0x1a6>
  405fe6:	3d02      	subs	r5, #2
  405fe8:	4427      	add	r7, r4
  405fea:	e799      	b.n	405f20 <__udivdi3+0x1a8>
  405fec:	4603      	mov	r3, r0
  405fee:	e7de      	b.n	405fae <__udivdi3+0x236>
  405ff0:	4690      	mov	r8, r2
  405ff2:	e7c7      	b.n	405f84 <__udivdi3+0x20c>
  405ff4:	3802      	subs	r0, #2
  405ff6:	4421      	add	r1, r4
  405ff8:	e73a      	b.n	405e70 <__udivdi3+0xf8>
  405ffa:	bf00      	nop
	...
  406010:	00000004 	.word	0x00000004
  406014:	00000004 	.word	0x00000004
  406018:	00000004 	.word	0x00000004
  40601c:	0000000a 	.word	0x0000000a
  406020:	00000002 	.word	0x00000002
  406024:	0000000a 	.word	0x0000000a
  406028:	00000003 	.word	0x00000003
  40602c:	0000003c 	.word	0x0000003c
  406030:	00000002 	.word	0x00000002
  406034:	0000000a 	.word	0x0000000a
  406038:	00000003 	.word	0x00000003
  40603c:	0000006e 	.word	0x0000006e
  406040:	00000002 	.word	0x00000002
  406044:	0000000a 	.word	0x0000000a
  406048:	00000003 	.word	0x00000003
  40604c:	73657250 	.word	0x73657250
  406050:	20612073 	.word	0x20612073
  406054:	74747562 	.word	0x74747562
  406058:	74206e6f 	.word	0x74206e6f
  40605c:	706f206f 	.word	0x706f206f
  406060:	61206e65 	.word	0x61206e65
  406064:	6f6f6420 	.word	0x6f6f6420
  406068:	00000072 	.word	0x00000072
  40606c:	656d6147 	.word	0x656d6147
  406070:	61745320 	.word	0x61745320
  406074:	25206574 	.word	0x25206574
  406078:	73203a64 	.word	0x73203a64
  40607c:	63656c65 	.word	0x63656c65
  406080:	20646574 	.word	0x20646574
  406084:	726f6f64 	.word	0x726f6f64
  406088:	20642520 	.word	0x20642520
  40608c:	6e65706f 	.word	0x6e65706f
  406090:	6f6f6420 	.word	0x6f6f6420
  406094:	64252072 	.word	0x64252072
  406098:	00000000 	.word	0x00000000
  40609c:	3a6e6f57 	.word	0x3a6e6f57
  4060a0:	6d614720 	.word	0x6d614720
  4060a4:	74532065 	.word	0x74532065
  4060a8:	20657461 	.word	0x20657461
  4060ac:	203a6425 	.word	0x203a6425
  4060b0:	656c6573 	.word	0x656c6573
  4060b4:	64657463 	.word	0x64657463
  4060b8:	6f6f6420 	.word	0x6f6f6420
  4060bc:	64252072 	.word	0x64252072
  4060c0:	65706f20 	.word	0x65706f20
  4060c4:	6f64206e 	.word	0x6f64206e
  4060c8:	2520726f 	.word	0x2520726f
  4060cc:	00000064 	.word	0x00000064
  4060d0:	74736f4c 	.word	0x74736f4c
  4060d4:	6147203a 	.word	0x6147203a
  4060d8:	5320656d 	.word	0x5320656d
  4060dc:	65746174 	.word	0x65746174
  4060e0:	3a642520 	.word	0x3a642520
  4060e4:	6c657320 	.word	0x6c657320
  4060e8:	65746365 	.word	0x65746365
  4060ec:	6f642064 	.word	0x6f642064
  4060f0:	2520726f 	.word	0x2520726f
  4060f4:	706f2064 	.word	0x706f2064
  4060f8:	64206e65 	.word	0x64206e65
  4060fc:	20726f6f 	.word	0x20726f6f
  406100:	00006425 	.word	0x00006425
  406104:	73657250 	.word	0x73657250
  406108:	20612073 	.word	0x20612073
  40610c:	74747562 	.word	0x74747562
  406110:	74206e6f 	.word	0x74206e6f
  406114:	6573206f 	.word	0x6573206f
  406118:	7463656c 	.word	0x7463656c
  40611c:	64206120 	.word	0x64206120
  406120:	00726f6f 	.word	0x00726f6f
  406124:	656d6147 	.word	0x656d6147
  406128:	6c502073 	.word	0x6c502073
  40612c:	64657961 	.word	0x64657961
  406130:	6425203a 	.word	0x6425203a
  406134:	7753202c 	.word	0x7753202c
  406138:	68637469 	.word	0x68637469
  40613c:	756f4320 	.word	0x756f4320
  406140:	2520746e 	.word	0x2520746e
  406144:	47202c64 	.word	0x47202c64
  406148:	73656d61 	.word	0x73656d61
  40614c:	6e695720 	.word	0x6e695720
  406150:	25642520 	.word	0x25642520
  406154:	53202c25 	.word	0x53202c25
  406158:	63746977 	.word	0x63746977
  40615c:	69572068 	.word	0x69572068
  406160:	6425206e 	.word	0x6425206e
  406164:	53202525 	.word	0x53202525
  406168:	20796174 	.word	0x20796174
  40616c:	206e6957 	.word	0x206e6957
  406170:	25256425 	.word	0x25256425
  406174:	00000000 	.word	0x00000000
  406178:	73657250 	.word	0x73657250
  40617c:	20612073 	.word	0x20612073
  406180:	74747562 	.word	0x74747562
  406184:	74206e6f 	.word	0x74206e6f
  406188:	6c70206f 	.word	0x6c70206f
  40618c:	61207961 	.word	0x61207961
  406190:	6e696167 	.word	0x6e696167
  406194:	00000000 	.word	0x00000000

00406198 <_global_impure_ptr>:
  406198:	20000418 20200043                                ... C.

0040619e <blanks.6743>:
  40619e:	20202020 20202020 20202020 20202020                     

004061ae <zeroes.6744>:
  4061ae:	30303030 30303030 30303030 30303030     0000000000000000
  4061be:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  4061ce:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4061de:	32313000 36353433 61393837 65646362     .0123456789abcde
  4061ee:	00300066 69666e49 7974696e 4e614e00     f.0.Infinity.NaN
  4061fe:	534f5000 2e005849 00050000                       .POSIX....

00406208 <p05.5289>:
  406208:	00000005 00000019 0000007d 00000000     ........}.......

00406218 <__mprec_tens>:
  406218:	00000000 3ff00000 00000000 40240000     .......?......$@
  406228:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406238:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406248:	00000000 412e8480 00000000 416312d0     .......A......cA
  406258:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406268:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406278:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406288:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406298:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4062a8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4062b8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4062c8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4062d8:	79d99db4 44ea7843                       ...yCx.D

004062e0 <__mprec_tinytens>:
  4062e0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  4062f0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  406300:	64ac6f43 0ac80628                       Co.d(...

00406308 <__mprec_bigtens>:
  406308:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406318:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406328:	7f73bf3c 75154fdd                       <.s..O.u

00406330 <blanks.6687>:
  406330:	20202020 20202020 20202020 20202020                     

00406340 <zeroes.6688>:
  406340:	30303030 30303030 30303030 30303030     0000000000000000

00406350 <_init>:
  406350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406352:	bf00      	nop
  406354:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406356:	bc08      	pop	{r3}
  406358:	469e      	mov	lr, r3
  40635a:	4770      	bx	lr

0040635c <__init_array_start>:
  40635c:	00402fb1 	.word	0x00402fb1

00406360 <__frame_dummy_init_array_entry>:
  406360:	00400145                                E.@.

00406364 <_fini>:
  406364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406366:	bf00      	nop
  406368:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40636a:	bc08      	pop	{r3}
  40636c:	469e      	mov	lr, r3
  40636e:	4770      	bx	lr

00406370 <__fini_array_start>:
  406370:	0040011d 	.word	0x0040011d

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <Font08px_58>:
2000000c:	4401 0000                                   .D..

20000010 <Font08px_59>:
20000010:	c401 0000                                   ....

20000014 <Font08px_UY>:
20000014:	0605 f008 0608 0000                         ........

2000001c <Font08px_91>:
2000001c:	fe03 8282                                   ....

20000020 <Font08px_92>:
20000020:	0603 c038                                   ..8.

20000024 <Font08px_93>:
20000024:	8203 fe82                                   ....

20000028 <Font08px_94>:
20000028:	0403 0402                                   ....

2000002c <Font08px_95>:
2000002c:	8003 8080                                   ....

20000030 <Font08px_96>:
20000030:	0202 0004                                   ....

20000034 <font_table>:
20000034:	0244 2000 0248 2000 024c 2000 0250 2000     D.. H.. L.. P.. 
20000044:	0258 2000 0260 2000 0268 2000 0270 2000     X.. `.. h.. p.. 
20000054:	0334 2000 0338 2000 033c 2000 0340 2000     4.. 8.. <.. @.. 
20000064:	0344 2000 0348 2000 034c 2000 0350 2000     D.. H.. L.. P.. 
20000074:	02e4 2000 02ec 2000 02f4 2000 02fc 2000     ... ... ... ... 
20000084:	01b0 2000 030c 2000 0234 2000 01b8 2000     ... ... 4.. ... 
20000094:	0324 2000 01c0 2000 000c 2000 0010 2000     $.. ... ... ... 
200000a4:	01c8 2000 01d0 2000 01d8 2000 01e0 2000     ... ... ... ... 
200000b4:	01e8 2000 0274 2000 027c 2000 0284 2000     ... t.. |.. ... 
200000c4:	01f4 2000 01fc 2000 0204 2000 020c 2000     ... ... ... ... 
200000d4:	02a0 2000 02a8 2000 02ac 2000 02b4 2000     ... ... ... ... 
200000e4:	02bc 2000 02c4 2000 02cc 2000 02d4 2000     ... ... ... ... 
200000f4:	02dc 2000 0214 2000 021c 2000 0224 2000     ... ... ... $.. 
20000104:	022c 2000 0304 2000 023c 2000 0314 2000     ,.. ... <.. ... 
20000114:	031c 2000 0014 2000 032c 2000 001c 2000     ... ... ,.. ... 
20000124:	0020 2000 0024 2000 0028 2000 002c 2000      .. $.. (.. ,.. 
20000134:	0030 2000 0354 2000 035c 2000 0364 2000     0.. T.. \.. d.. 
20000144:	036c 2000 0374 2000 037c 2000 0380 2000     l.. t.. |.. ... 
20000154:	0388 2000 0390 2000 0394 2000 0398 2000     ... ... ... ... 
20000164:	03a0 2000 03a4 2000 03ac 2000 03b4 2000     ... ... ... ... 
20000174:	03bc 2000 03c4 2000 03cc 2000 03d0 2000     ... ... ... ... 
20000184:	03d8 2000 03dc 2000 03e4 2000 03ec 2000     ... ... ... ... 
20000194:	03f4 2000 03fc 2000 0404 2000 028c 2000     ... ... ... ... 
200001a4:	0290 2000 0294 2000 0298 2000               ... ... ... 

200001b0 <Font08px_N4>:
200001b0:	3005 2428 20fe 0000                         .0($. ..

200001b8 <Font08px_N7>:
200001b8:	0205 f202 060a 0000                         ........

200001c0 <Font08px_N9>:
200001c0:	4c05 9292 7c92 0000                         .L...|..

200001c8 <Font08px_60>:
200001c8:	1004 4428 0082 0000                         ..(D....

200001d0 <Font08px_61>:
200001d0:	2804 2828 0028 0000                         .((((...

200001d8 <Font08px_62>:
200001d8:	8204 2844 0010 0000                         ..D(....

200001e0 <Font08px_63>:
200001e0:	0405 a202 0c12 0000                         ........

200001e8 <Font08px_64>:
200001e8:	3808 9244 aaaa 24ba 0018 0000               .8D....$....

200001f4 <Font08px_UD>:
200001f4:	fe04 8282 007c 0000                         ....|...

200001fc <Font08px_UE>:
200001fc:	fe04 9292 0082 0000                         ........

20000204 <Font08px_UF>:
20000204:	fe04 1212 0002 0000                         ........

2000020c <Font08px_UG>:
2000020c:	7c05 9282 f492 0000                         .|......

20000214 <Font08px_UQ>:
20000214:	7c05 a282 bc42 0000                         .|..B...

2000021c <Font08px_UR>:
2000021c:	fe04 3212 00cc 0000                         ...2....

20000224 <Font08px_US>:
20000224:	4c04 9292 0064 0000                         .L..d...

2000022c <Font08px_UT>:
2000022c:	0205 fe02 0202 0000                         ........

20000234 <Font08px_N6>:
20000234:	7c05 9292 6492 0000                         .|...d..

2000023c <Font08px_UV>:
2000023c:	0e05 c030 0e30 0000                         ..0.0...

20000244 <Font08px_32>:
20000244:	0002 0000                                   ....

20000248 <Font08px_33>:
20000248:	be01 0000                                   ....

2000024c <Font08px_34>:
2000024c:	0603 0600                                   ....

20000250 <Font08px_35>:
20000250:	2805 28fe 28fe 0000                         .(.(.(..

20000258 <Font08px_36>:
20000258:	4805 fe54 2454 0000                         .HT.T$..

20000260 <Font08px_37>:
20000260:	4605 1026 c4c8 0000                         .F&.....

20000268 <Font08px_38>:
20000268:	6c05 ac92 a040 0000                         .l..@...

20000270 <Font08px_39>:
20000270:	0601 0000                                   ....

20000274 <Font08px_UA>:
20000274:	f805 1214 f814 0000                         ........

2000027c <Font08px_UB>:
2000027c:	fe04 9292 006c 0000                         ....l...

20000284 <Font08px_UC>:
20000284:	7c04 8282 0044 0000                         .|..D...

2000028c <Font08px_123>:
2000028c:	1003 826c                                   ..l.

20000290 <Font08px_124>:
20000290:	fe01 0000                                   ....

20000294 <Font08px_125>:
20000294:	8203 106c                                   ..l.

20000298 <Font08px_126>:
20000298:	1005 1008 1020 0000                         .... ...

200002a0 <Font08px_UH>:
200002a0:	fe04 1010 00fe 0000                         ........

200002a8 <Font08px_UI>:
200002a8:	8203 82fe                                   ....

200002ac <Font08px_UJ>:
200002ac:	4004 8080 007e 0000                         .@..~...

200002b4 <Font08px_UK>:
200002b4:	fe05 2810 8244 0000                         ...(D...

200002bc <Font08px_UL>:
200002bc:	fe04 8080 0080 0000                         ........

200002c4 <Font08px_UM>:
200002c4:	fe05 0804 fe04 0000                         ........

200002cc <Font08px_UN>:
200002cc:	fe05 1804 fe60 0000                         ....`...

200002d4 <Font08px_UO>:
200002d4:	7c04 8282 007c 0000                         .|..|...

200002dc <Font08px_UP>:
200002dc:	fe04 1212 000c 0000                         ........

200002e4 <Font08px_N0>:
200002e4:	7c05 92a2 7c8a 0000                         .|...|..

200002ec <Font08px_N1>:
200002ec:	0005 fe84 0080 0000                         ........

200002f4 <Font08px_N2>:
200002f4:	8405 a2c2 8c92 0000                         ........

200002fc <Font08px_N3>:
200002fc:	4405 9282 6c92 0000                         .D...l..

20000304 <Font08px_UU>:
20000304:	7e04 8080 007e 0000                         .~..~...

2000030c <Font08px_N5>:
2000030c:	5e05 8a8a 728a 0000                         .^...r..

20000314 <Font08px_UW>:
20000314:	3e05 38c0 3ec0 0000                         .>.8.>..

2000031c <Font08px_UX>:
2000031c:	c605 1028 c628 0000                         ..(.(...

20000324 <Font08px_N8>:
20000324:	6c05 9292 6c92 0000                         .l...l..

2000032c <Font08px_UZ>:
2000032c:	c205 92a2 868a 0000                         ........

20000334 <Font08px_40>:
20000334:	3803 8244                                   .8D.

20000338 <Font08px_41>:
20000338:	8203 3844                                   ..D8

2000033c <Font08px_42>:
2000033c:	2803 2810                                   .(.(

20000340 <Font08px_43>:
20000340:	1003 1038                                   ..8.

20000344 <Font08px_44>:
20000344:	c001 0000                                   ....

20000348 <Font08px_45>:
20000348:	1003 1010                                   ....

2000034c <Font08px_46>:
2000034c:	8001 0000                                   ....

20000350 <Font08px_47>:
20000350:	c003 0638                                   ..8.

20000354 <Font08px_la>:
20000354:	7004 8888 00f8 0000                         .p......

2000035c <Font08px_lb>:
2000035c:	fe04 8888 0070 0000                         ....p...

20000364 <Font08px_lc>:
20000364:	7004 8888 0088 0000                         .p......

2000036c <Font08px_ld>:
2000036c:	7004 8888 00fe 0000                         .p......

20000374 <Font08px_le>:
20000374:	7004 a8a8 0030 0000                         .p..0...

2000037c <Font08px_lf>:
2000037c:	fc03 0212                                   ....

20000380 <Font08px_lg>:
20000380:	1004 a8a8 0078 0000                         ....x...

20000388 <Font08px_lh>:
20000388:	fe04 0810 00f0 0000                         ........

20000390 <Font08px_li>:
20000390:	fa01 0000                                   ....

20000394 <Font08px_lj>:
20000394:	8002 007a                                   ..z.

20000398 <Font08px_lk>:
20000398:	fe04 5020 0088 0000                         .. P....

200003a0 <Font08px_ll>:
200003a0:	fe01 0000                                   ....

200003a4 <Font08px_lm>:
200003a4:	f805 f008 f008 0000                         ........

200003ac <Font08px_ln>:
200003ac:	f804 0810 00f0 0000                         ........

200003b4 <Font08px_lo>:
200003b4:	7004 8888 0070 0000                         .p..p...

200003bc <Font08px_lp>:
200003bc:	f804 2828 0010 0000                         ..((....

200003c4 <Font08px_lq>:
200003c4:	1004 2828 00f8 0000                         ..((....

200003cc <Font08px_lr>:
200003cc:	f803 0810                                   ....

200003d0 <Font08px_ls>:
200003d0:	9004 a8a8 0048 0000                         ....H...

200003d8 <Font08px_lt>:
200003d8:	0803 887c                                   ..|.

200003dc <Font08px_lu>:
200003dc:	7804 8080 00f8 0000                         .x......

200003e4 <Font08px_lv>:
200003e4:	1805 8060 1860 0000                         ..`.`...

200003ec <Font08px_lw>:
200003ec:	3805 30c0 38c0 0000                         .8.0.8..

200003f4 <Font08px_lx>:
200003f4:	8805 2050 8850 0000                         ..P P...

200003fc <Font08px_ly>:
200003fc:	1804 a0a0 0078 0000                         ....x...

20000404 <Font08px_lz>:
20000404:	c803 98a8                                   ....

20000408 <SystemCoreClock>:
20000408:	0900 003d                                   ..=.

2000040c <g_door_pressed>:
2000040c:	0004 0000                                   ....

20000410 <_impure_ptr>:
20000410:	0418 2000 0000 0000                         ... ....

20000418 <impure_data>:
20000418:	0000 0000 0704 2000 076c 2000 07d4 2000     ....... l.. ... 
	...
2000044c:	619c 0040 0000 0000 0000 0000 0000 0000     .a@.............
	...
200004c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200004d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000840 <lc_ctype_charset>:
20000840:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20000860 <__mb_cur_max>:
20000860:	0001 0000                                   ....

20000864 <lc_message_charset>:
20000864:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20000884 <lconv>:
20000884:	6205 0040 6206 0040 6206 0040 6206 0040     .b@..b@..b@..b@.
20000894:	6206 0040 6206 0040 6206 0040 6206 0040     .b@..b@..b@..b@.
200008a4:	6206 0040 6206 0040 ffff ffff ffff ffff     .b@..b@.........
200008b4:	ffff ffff ffff 0000                         ........

200008bc <__malloc_av_>:
	...
200008c4:	08bc 2000 08bc 2000 08c4 2000 08c4 2000     ... ... ... ... 
200008d4:	08cc 2000 08cc 2000 08d4 2000 08d4 2000     ... ... ... ... 
200008e4:	08dc 2000 08dc 2000 08e4 2000 08e4 2000     ... ... ... ... 
200008f4:	08ec 2000 08ec 2000 08f4 2000 08f4 2000     ... ... ... ... 
20000904:	08fc 2000 08fc 2000 0904 2000 0904 2000     ... ... ... ... 
20000914:	090c 2000 090c 2000 0914 2000 0914 2000     ... ... ... ... 
20000924:	091c 2000 091c 2000 0924 2000 0924 2000     ... ... $.. $.. 
20000934:	092c 2000 092c 2000 0934 2000 0934 2000     ,.. ,.. 4.. 4.. 
20000944:	093c 2000 093c 2000 0944 2000 0944 2000     <.. <.. D.. D.. 
20000954:	094c 2000 094c 2000 0954 2000 0954 2000     L.. L.. T.. T.. 
20000964:	095c 2000 095c 2000 0964 2000 0964 2000     \.. \.. d.. d.. 
20000974:	096c 2000 096c 2000 0974 2000 0974 2000     l.. l.. t.. t.. 
20000984:	097c 2000 097c 2000 0984 2000 0984 2000     |.. |.. ... ... 
20000994:	098c 2000 098c 2000 0994 2000 0994 2000     ... ... ... ... 
200009a4:	099c 2000 099c 2000 09a4 2000 09a4 2000     ... ... ... ... 
200009b4:	09ac 2000 09ac 2000 09b4 2000 09b4 2000     ... ... ... ... 
200009c4:	09bc 2000 09bc 2000 09c4 2000 09c4 2000     ... ... ... ... 
200009d4:	09cc 2000 09cc 2000 09d4 2000 09d4 2000     ... ... ... ... 
200009e4:	09dc 2000 09dc 2000 09e4 2000 09e4 2000     ... ... ... ... 
200009f4:	09ec 2000 09ec 2000 09f4 2000 09f4 2000     ... ... ... ... 
20000a04:	09fc 2000 09fc 2000 0a04 2000 0a04 2000     ... ... ... ... 
20000a14:	0a0c 2000 0a0c 2000 0a14 2000 0a14 2000     ... ... ... ... 
20000a24:	0a1c 2000 0a1c 2000 0a24 2000 0a24 2000     ... ... $.. $.. 
20000a34:	0a2c 2000 0a2c 2000 0a34 2000 0a34 2000     ,.. ,.. 4.. 4.. 
20000a44:	0a3c 2000 0a3c 2000 0a44 2000 0a44 2000     <.. <.. D.. D.. 
20000a54:	0a4c 2000 0a4c 2000 0a54 2000 0a54 2000     L.. L.. T.. T.. 
20000a64:	0a5c 2000 0a5c 2000 0a64 2000 0a64 2000     \.. \.. d.. d.. 
20000a74:	0a6c 2000 0a6c 2000 0a74 2000 0a74 2000     l.. l.. t.. t.. 
20000a84:	0a7c 2000 0a7c 2000 0a84 2000 0a84 2000     |.. |.. ... ... 
20000a94:	0a8c 2000 0a8c 2000 0a94 2000 0a94 2000     ... ... ... ... 
20000aa4:	0a9c 2000 0a9c 2000 0aa4 2000 0aa4 2000     ... ... ... ... 
20000ab4:	0aac 2000 0aac 2000 0ab4 2000 0ab4 2000     ... ... ... ... 
20000ac4:	0abc 2000 0abc 2000 0ac4 2000 0ac4 2000     ... ... ... ... 
20000ad4:	0acc 2000 0acc 2000 0ad4 2000 0ad4 2000     ... ... ... ... 
20000ae4:	0adc 2000 0adc 2000 0ae4 2000 0ae4 2000     ... ... ... ... 
20000af4:	0aec 2000 0aec 2000 0af4 2000 0af4 2000     ... ... ... ... 
20000b04:	0afc 2000 0afc 2000 0b04 2000 0b04 2000     ... ... ... ... 
20000b14:	0b0c 2000 0b0c 2000 0b14 2000 0b14 2000     ... ... ... ... 
20000b24:	0b1c 2000 0b1c 2000 0b24 2000 0b24 2000     ... ... $.. $.. 
20000b34:	0b2c 2000 0b2c 2000 0b34 2000 0b34 2000     ,.. ,.. 4.. 4.. 
20000b44:	0b3c 2000 0b3c 2000 0b44 2000 0b44 2000     <.. <.. D.. D.. 
20000b54:	0b4c 2000 0b4c 2000 0b54 2000 0b54 2000     L.. L.. T.. T.. 
20000b64:	0b5c 2000 0b5c 2000 0b64 2000 0b64 2000     \.. \.. d.. d.. 
20000b74:	0b6c 2000 0b6c 2000 0b74 2000 0b74 2000     l.. l.. t.. t.. 
20000b84:	0b7c 2000 0b7c 2000 0b84 2000 0b84 2000     |.. |.. ... ... 
20000b94:	0b8c 2000 0b8c 2000 0b94 2000 0b94 2000     ... ... ... ... 
20000ba4:	0b9c 2000 0b9c 2000 0ba4 2000 0ba4 2000     ... ... ... ... 
20000bb4:	0bac 2000 0bac 2000 0bb4 2000 0bb4 2000     ... ... ... ... 
20000bc4:	0bbc 2000 0bbc 2000 0bc4 2000 0bc4 2000     ... ... ... ... 
20000bd4:	0bcc 2000 0bcc 2000 0bd4 2000 0bd4 2000     ... ... ... ... 
20000be4:	0bdc 2000 0bdc 2000 0be4 2000 0be4 2000     ... ... ... ... 
20000bf4:	0bec 2000 0bec 2000 0bf4 2000 0bf4 2000     ... ... ... ... 
20000c04:	0bfc 2000 0bfc 2000 0c04 2000 0c04 2000     ... ... ... ... 
20000c14:	0c0c 2000 0c0c 2000 0c14 2000 0c14 2000     ... ... ... ... 
20000c24:	0c1c 2000 0c1c 2000 0c24 2000 0c24 2000     ... ... $.. $.. 
20000c34:	0c2c 2000 0c2c 2000 0c34 2000 0c34 2000     ,.. ,.. 4.. 4.. 
20000c44:	0c3c 2000 0c3c 2000 0c44 2000 0c44 2000     <.. <.. D.. D.. 
20000c54:	0c4c 2000 0c4c 2000 0c54 2000 0c54 2000     L.. L.. T.. T.. 
20000c64:	0c5c 2000 0c5c 2000 0c64 2000 0c64 2000     \.. \.. d.. d.. 
20000c74:	0c6c 2000 0c6c 2000 0c74 2000 0c74 2000     l.. l.. t.. t.. 
20000c84:	0c7c 2000 0c7c 2000 0c84 2000 0c84 2000     |.. |.. ... ... 
20000c94:	0c8c 2000 0c8c 2000 0c94 2000 0c94 2000     ... ... ... ... 
20000ca4:	0c9c 2000 0c9c 2000 0ca4 2000 0ca4 2000     ... ... ... ... 
20000cb4:	0cac 2000 0cac 2000 0cb4 2000 0cb4 2000     ... ... ... ... 

20000cc4 <__malloc_sbrk_base>:
20000cc4:	ffff ffff                                   ....

20000cc8 <__malloc_trim_threshold>:
20000cc8:	0000 0002                                   ....
