GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:2962.0:1607.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:2962000000.000000:1607000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000033760972316:0.00000000062227753578:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
1a59f2de6ffc29df983f1ea1c1c9d604  /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/CUDAStream
Extracting PTX file and ptxas options    1: CUDAStream.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/CUDAStream
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/CUDAStream
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/CUDAStream
Running md5sum using "md5sum /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/CUDAStream "
self exe links to: /benchrun/accelsim-ptx/babelstream/sm6_gtx1080/input-arraysize-102400-numtimes-1/CUDAStream
Extracting specific PTX file named CUDAStream.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55a674e104f1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIfEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIfEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIfEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIfEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIfEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIdEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIdEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIdEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIdEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIdEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIdEvPT_PKS0_S3_' : regs=12, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIdEvPT_PKS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z10add_kernelIdEvPKT_S2_PS0_' : regs=10, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIdEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIfEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=4096, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIfEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIfEvPT_PKS0_S3_' : regs=8, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIfEvPT_PKS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z10add_kernelIfEvPKT_S2_PS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIfEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIdEvPKT_S2_PS0_i : hostFun 0x0x55a674e104bf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55a674e10491, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55a674e10463, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIdEvPT_PKS0_ : hostFun 0x0x55a674e1043d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIdEvPKT_S2_PS0_ : hostFun 0x0x55a674e1040f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIdEvPKT_PS0_ : hostFun 0x0x55a674e103e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55a674e1039d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIfEvPKT_S2_PS0_i : hostFun 0x0x55a674e1036b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55a674e1033d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55a674e1030f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIfEvPT_PKS0_ : hostFun 0x0x55a674e102e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIfEvPKT_S2_PS0_ : hostFun 0x0x55a674e102bb, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIfEvPKT_PS0_ : hostFun 0x0x55a674e10295, fat_cubin_handle = 1
BabelStream
Version: 4.0
Implementation: CUDA
Running kernels 1 times
Precision: double
Array size: 0.8 MB (=0.0 GB)
Total size: 2.5 MB (=0.0 GB)
Using CUDA device GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
Driver: 10010
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6430..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6428..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6420..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a674e104f1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 26116
gpu_sim_insn = 2150400
gpu_ipc =      82.3403
gpu_tot_sim_cycle = 26116
gpu_tot_sim_insn = 2150400
gpu_tot_ipc =      82.3403
gpu_tot_issued_cta = 100
gpu_occupancy = 68.5479% 
gpu_tot_occupancy = 68.5479% 
max_total_param_size = 0
gpu_stall_dramfull = 153015
gpu_stall_icnt2sh    = 290
partiton_level_parallism =       0.7382
partiton_level_parallism_total  =       0.7382
partiton_level_parallism_util =       2.3501
partiton_level_parallism_util_total  =       2.3501
L2_BW  =      69.9738 GB/Sec
L2_BW_total  =      69.9738 GB/Sec
gpu_total_sim_rate=119466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 35200
	L1I_total_cache_misses = 2037
	L1I_total_cache_miss_rate = 0.0579
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4745
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19200
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0667
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3592
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3592
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33163
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2037
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4745
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1977
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19200
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3592
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4745
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 2150400
gpgpu_n_tot_w_icount = 67200
gpgpu_n_stall_shd_mem = 442802
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 19200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 307200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 614400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3592
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3592
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:871378	W0_Idle:75046	W0_Scoreboard:2868	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:67200
single_issue_nums: WS0:33600	WS1:33600	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2611200 {136:19200,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153600 {8:19200,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 3203 
max_icnt2mem_latency = 994 
maxmrqlatency = 2028 
max_icnt2sh_latency = 14 
averagemflatency = 992 
avg_icnt2mem_latency = 94 
avg_mrq_latency = 319 
avg_icnt2sh_latency = 4 
mrq_lat_table:3502 	42 	217 	815 	1264 	2962 	4797 	6852 	9081 	7568 	1304 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	105 	2797 	7967 	7935 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	369 	9348 	1976 	1257 	1611 	2034 	2303 	382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	19197 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	32 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        16        16        18        18        16        16        16        16        20        20        26        26        12        12 
dram[1]:        30        30        16        16        28        28        20        24        16        18        22        22        26        26        14        12 
dram[2]:        22        18        20        20        20        20        16        16        16        18        16        16        26        26        12        12 
dram[3]:        30        30        22        22        24        24        22        22        18        18        28        28        30        30        16        16 
dram[4]:        22        22        16        18        20        20        16        16        18        18        20        20        32        32        20        20 
dram[5]:        28        28        20        18        26        26        20        20        16        16        26        26        32        32        14        14 
dram[6]:        20        20        18        18        16        16        14        14        12        12        18        18        28        28        12        12 
dram[7]:        32        32        12        12        26        26        16        16        16        16        24        24        24        24        12        12 
maximum service time to same row:
dram[0]:      3975      3955      2369      2189      3504      3504      1596      1580      2440      2493      3037      3021      2961      2915      4902      4893 
dram[1]:      4327      4329      3566      3388      4355      4332      3094      3334      3264      3240      3296      3298      2593      2598      5435      5434 
dram[2]:      3970      2009      2170      2164      3746      3740      2263      2270      2719      2715      2483      2483      3107      3107      4792      4791 
dram[3]:      4486      4495      3176      3169      4107      4102      2508      2508      3422      3417      3950      3943      2736      2778      5234      5233 
dram[4]:      3823      3824      2483      2482      3838      3839      1848      1851      2678      2675      2911      2918      3819      3826      4560      4560 
dram[5]:      4298      4301      3289      3279      3824      3808      2790      2790      3376      3428      3435      3435      3714      3723      4906      4905 
dram[6]:      3727      3735      2494      2486      3175      3176      2055      2056      3402      3402      3068      3061      4136      4128      4481      4480 
dram[7]:      4680      4666      3085      3250      4151      4145      2186      2185      3411      3399      3594      3594      3287      3302      5740      5740 
average row accesses per activate:
dram[0]:  5.836364  5.818182  5.818182  5.714286  7.804878  8.000000  5.877551  5.877551  5.052631  5.333333  4.430769  4.721312  6.260870  6.697674  5.236363  5.142857 
dram[1]:  6.274510  6.173077  5.714286  5.818182  7.272727  8.000000  6.127660  6.857143  5.877551  6.127660  4.721312  4.721312  4.965517  4.721312  4.800000  5.236363 
dram[2]:  5.177419  4.938461  5.714286  5.614035  6.153846  6.400000  5.538462  5.760000  5.877551  5.877551  4.173913  4.173913  5.333333  5.333333  4.800000  4.800000 
dram[3]:  5.161290  5.161290  6.808511  6.808511  6.956522  7.272727  6.260870  6.260870  6.000000  6.127660  4.721312  4.800000  5.333333  5.333333  5.433962  5.433962 
dram[4]:  5.245902  5.245902  6.400000  6.530612  7.441861  7.619048  5.333333  5.538462  5.333333  5.333333  5.333333  5.333333  5.333333  5.333333  5.538462  5.538462 
dram[5]:  6.274510  6.530612  5.925926  6.037736  6.400000  6.530612  5.647059  5.647059  5.647059  5.647059  4.881356  4.965517  5.052631  5.142857  5.052631  5.052631 
dram[6]:  4.507042  4.507042  5.818182  5.614035  5.818182  5.818182  4.965517  4.721312  4.571429  4.571429  4.173913  4.173913  5.052631  5.236363  4.721312  4.721312 
dram[7]:  6.153846  6.037736  5.079365  5.161290  6.530612  6.400000  5.538462  5.538462  4.800000  4.881356  5.538462  5.877551  5.538462  5.647059  5.333333  5.433962 
average row locality = 38404/6952 = 5.524166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       644       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[1]:       640       644       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[2]:       644       644       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[3]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[4]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[5]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[6]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[7]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
total dram reads = 76816
bank skew: 644/576 = 1.12
chip skew: 9608/9600 = 1.00
number of total write accesses:
dram[0]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[1]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[2]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[3]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[4]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[5]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[6]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[7]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
total dram writes = 76800
bank skew: 640/576 = 1.11
chip skew: 9600/9600 = 1.00
average mf latency per bank:
dram[0]:        170       170       173       171       185       190       174       178       172       177       160       163       172       178       170       169
dram[1]:        181       181       185       189       185       189       187       191       181       185       177       181       182       180       187       192
dram[2]:        120       125       128       132       127       134       136       140       130       136       114       120       121       125       124       129
dram[3]:        117       124       139       143       125       130       128       134       137       142       125       127       126       130       127       132
dram[4]:         88        90        94        98        93        96        90        94        96        99        84        88        87        91       100       104
dram[5]:         96        99       106       108        91        94        98       100        94        98        88        91        92        95        98       101
dram[6]:         82        84        97       101        90        96        83        86        71        76        70        75        79        83        91        95
dram[7]:         98       101        95        96        92        95        94        98        91        95        92        95       107       111       107       110
maximum mf latency per bank:
dram[0]:       2460      2468      2519      2859      2855      2862      2320      2331      2678      2672      2264      2364      2461      2612      2152      2290
dram[1]:       2284      2435      2723      2817      3164      3203      2779      2787      2534      3003      2373      2631      2387      2394      2416      2552
dram[2]:       2202      2210      2467      2475      1986      1994      2290      2312      2055      2097      1860      2029      2360      2367      1702      1713
dram[3]:       2033      1925      2611      2714      2059      2074      2216      2225      2006      2079      2008      2189      1770      1724      1750      1857
dram[4]:       1772      1780      2245      2269      1790      1802      1502      1633      1935      1943      1513      1623      1808      1819      1988      2040
dram[5]:       1604      1630      1947      2032      1616      1722      1392      1470      1944      1967      1829      1837      1647      1718      1627      1778
dram[6]:       2060      2074      2031      2431      1807      1816      1367      1301      1407      1510      1481      1497      1750      1692      1676      1682
dram[7]:       1838      1714      1581      1715      1834      1492      2194      2362      1724      1732      2017      2023      1854      1817      1702      1714
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44690 n_nop=24132 n_act=838 n_pre=822 n_ref_event=0 n_req=4801 n_rd=4 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8594
n_activity=42648 dram_eff=0.9006
bk0: 644a 13637i bk1: 640a 13826i bk2: 640a 12826i bk3: 640a 13324i bk4: 640a 13167i bk5: 640a 12676i bk6: 576a 15753i bk7: 576a 15183i bk8: 576a 15898i bk9: 576a 15309i bk10: 576a 16824i bk11: 576a 16664i bk12: 576a 15743i bk13: 576a 16278i bk14: 576a 16035i bk15: 576a 15909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825661
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.651667
Bank_Level_Parallism = 11.284964
Bank_Level_Parallism_Col = 10.995728
Bank_Level_Parallism_Ready = 6.169283
write_to_read_ratio_blp_rw_average = 0.471836
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.859432 
total_CMD = 44690 
util_bw = 38408 
Wasted_Col = 4207 
Wasted_Row = 3 
Idle = 2072 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 654 
WTRc_limit = 21875 
RTWc_limit = 21766 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21875 
RTWc_limit_alone = 21766 

Commands details: 
total_CMD = 44690 
n_nop = 24132 
Read = 4 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 838 
n_pre = 822 
n_ref = 0 
n_req = 4801 
total_req = 19204 

Dual Bus Interface Util: 
issued_total_row = 1660 
issued_total_col = 19204 
Row_Bus_Util =  0.037145 
CoL_Bus_Util = 0.429716 
Either_Row_CoL_Bus_Util = 0.460013 
Issued_on_Two_Bus_Simul_Util = 0.006847 
issued_two_Eff = 0.014885 
queue_avg = 60.186665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.1867
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44690 n_nop=24141 n_act=839 n_pre=823 n_ref_event=0 n_req=4801 n_rd=4 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8594
n_activity=42701 dram_eff=0.8995
bk0: 640a 13200i bk1: 644a 13236i bk2: 640a 13009i bk3: 640a 12617i bk4: 640a 12655i bk5: 640a 12252i bk6: 576a 15970i bk7: 576a 15531i bk8: 576a 16403i bk9: 576a 15591i bk10: 576a 16549i bk11: 576a 16390i bk12: 576a 16032i bk13: 576a 16214i bk14: 576a 16548i bk15: 576a 15918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825245
Row_Buffer_Locality_read = 0.999167
Row_Buffer_Locality_write = 0.651250
Bank_Level_Parallism = 11.292859
Bank_Level_Parallism_Col = 11.004219
Bank_Level_Parallism_Ready = 6.148879
write_to_read_ratio_blp_rw_average = 0.477231
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.859432 
total_CMD = 44690 
util_bw = 38408 
Wasted_Col = 4258 
Wasted_Row = 5 
Idle = 2019 

BW Util Bottlenecks: 
RCDc_limit = 17 
RCDWRc_limit = 712 
WTRc_limit = 21946 
RTWc_limit = 21875 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21946 
RTWc_limit_alone = 21875 

Commands details: 
total_CMD = 44690 
n_nop = 24141 
Read = 4 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 839 
n_pre = 823 
n_ref = 0 
n_req = 4801 
total_req = 19204 

Dual Bus Interface Util: 
issued_total_row = 1662 
issued_total_col = 19204 
Row_Bus_Util =  0.037190 
CoL_Bus_Util = 0.429716 
Either_Row_CoL_Bus_Util = 0.459812 
Issued_on_Two_Bus_Simul_Util = 0.007093 
issued_two_Eff = 0.015427 
queue_avg = 60.304520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.3045
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44690 n_nop=24050 n_act=908 n_pre=892 n_ref_event=0 n_req=4802 n_rd=8 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8596
n_activity=42638 dram_eff=0.901
bk0: 644a 13516i bk1: 644a 13558i bk2: 640a 13415i bk3: 640a 13169i bk4: 640a 12902i bk5: 640a 12937i bk6: 576a 14891i bk7: 576a 14894i bk8: 576a 15392i bk9: 576a 15341i bk10: 576a 16243i bk11: 576a 16073i bk12: 576a 15618i bk13: 576a 15444i bk14: 576a 15614i bk15: 576a 15556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810912
Row_Buffer_Locality_read = 0.999167
Row_Buffer_Locality_write = 0.622500
Bank_Level_Parallism = 11.393865
Bank_Level_Parallism_Col = 11.069603
Bank_Level_Parallism_Ready = 6.246117
write_to_read_ratio_blp_rw_average = 0.473234
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.859611 
total_CMD = 44690 
util_bw = 38416 
Wasted_Col = 4189 
Wasted_Row = 3 
Idle = 2082 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 667 
WTRc_limit = 21680 
RTWc_limit = 21866 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21680 
RTWc_limit_alone = 21866 

Commands details: 
total_CMD = 44690 
n_nop = 24050 
Read = 8 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 908 
n_pre = 892 
n_ref = 0 
n_req = 4802 
total_req = 19208 

Dual Bus Interface Util: 
issued_total_row = 1800 
issued_total_col = 19208 
Row_Bus_Util =  0.040277 
CoL_Bus_Util = 0.429805 
Either_Row_CoL_Bus_Util = 0.461848 
Issued_on_Two_Bus_Simul_Util = 0.008235 
issued_two_Eff = 0.017829 
queue_avg = 60.180534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.1805
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44690 n_nop=24192 n_act=830 n_pre=814 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8593
n_activity=42638 dram_eff=0.9006
bk0: 640a 13580i bk1: 640a 13309i bk2: 640a 12554i bk3: 640a 12491i bk4: 640a 12823i bk5: 640a 12753i bk6: 576a 15752i bk7: 576a 15530i bk8: 576a 15495i bk9: 576a 15367i bk10: 576a 16645i bk11: 576a 16701i bk12: 576a 15635i bk13: 576a 15785i bk14: 576a 16596i bk15: 576a 16475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827083
Row_Buffer_Locality_read = 0.999167
Row_Buffer_Locality_write = 0.655000
Bank_Level_Parallism = 11.317592
Bank_Level_Parallism_Col = 11.017972
Bank_Level_Parallism_Ready = 6.169420
write_to_read_ratio_blp_rw_average = 0.478960
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.859253 
total_CMD = 44690 
util_bw = 38400 
Wasted_Col = 4225 
Wasted_Row = 3 
Idle = 2062 

BW Util Bottlenecks: 
RCDc_limit = 10 
RCDWRc_limit = 636 
WTRc_limit = 21602 
RTWc_limit = 21847 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21602 
RTWc_limit_alone = 21847 

Commands details: 
total_CMD = 44690 
n_nop = 24192 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 830 
n_pre = 814 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 1644 
issued_total_col = 19200 
Row_Bus_Util =  0.036787 
CoL_Bus_Util = 0.429626 
Either_Row_CoL_Bus_Util = 0.458671 
Issued_on_Two_Bus_Simul_Util = 0.007742 
issued_two_Eff = 0.016880 
queue_avg = 60.230274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=60.2303
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44690 n_nop=24130 n_act=840 n_pre=824 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8593
n_activity=42610 dram_eff=0.9012
bk0: 640a 13065i bk1: 640a 12835i bk2: 640a 13077i bk3: 640a 13043i bk4: 640a 13137i bk5: 640a 13103i bk6: 576a 16297i bk7: 576a 16083i bk8: 576a 15515i bk9: 576a 15656i bk10: 576a 15853i bk11: 576a 15519i bk12: 576a 16106i bk13: 576a 16041i bk14: 576a 15667i bk15: 576a 15559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.825000
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.650417
Bank_Level_Parallism = 11.346581
Bank_Level_Parallism_Col = 11.047754
Bank_Level_Parallism_Ready = 6.204370
write_to_read_ratio_blp_rw_average = 0.475673
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.859253 
total_CMD = 44690 
util_bw = 38400 
Wasted_Col = 4197 
Wasted_Row = 3 
Idle = 2090 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 740 
WTRc_limit = 21631 
RTWc_limit = 21720 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21631 
RTWc_limit_alone = 21720 

Commands details: 
total_CMD = 44690 
n_nop = 24130 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 840 
n_pre = 824 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 1664 
issued_total_col = 19200 
Row_Bus_Util =  0.037234 
CoL_Bus_Util = 0.429626 
Either_Row_CoL_Bus_Util = 0.460058 
Issued_on_Two_Bus_Simul_Util = 0.006802 
issued_two_Eff = 0.014786 
queue_avg = 58.219177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.2192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44690 n_nop=24138 n_act=854 n_pre=838 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8593
n_activity=42639 dram_eff=0.9006
bk0: 640a 13764i bk1: 640a 13543i bk2: 640a 12718i bk3: 640a 12851i bk4: 640a 12917i bk5: 640a 12709i bk6: 576a 15423i bk7: 576a 15409i bk8: 576a 15856i bk9: 576a 15734i bk10: 576a 16493i bk11: 576a 16510i bk12: 576a 16074i bk13: 576a 16588i bk14: 576a 16473i bk15: 576a 16373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822083
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.644583
Bank_Level_Parallism = 11.272989
Bank_Level_Parallism_Col = 10.970016
Bank_Level_Parallism_Ready = 6.199627
write_to_read_ratio_blp_rw_average = 0.473040
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.859253 
total_CMD = 44690 
util_bw = 38400 
Wasted_Col = 4226 
Wasted_Row = 3 
Idle = 2061 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 675 
WTRc_limit = 21715 
RTWc_limit = 21668 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21715 
RTWc_limit_alone = 21668 

Commands details: 
total_CMD = 44690 
n_nop = 24138 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 854 
n_pre = 838 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 1692 
issued_total_col = 19200 
Row_Bus_Util =  0.037861 
CoL_Bus_Util = 0.429626 
Either_Row_CoL_Bus_Util = 0.459879 
Issued_on_Two_Bus_Simul_Util = 0.007608 
issued_two_Eff = 0.016543 
queue_avg = 58.875767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=58.8758
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44690 n_nop=23916 n_act=981 n_pre=965 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8593
n_activity=42788 dram_eff=0.8974
bk0: 640a 14236i bk1: 640a 14284i bk2: 640a 13179i bk3: 640a 13140i bk4: 640a 13783i bk5: 640a 13648i bk6: 576a 16323i bk7: 576a 16097i bk8: 576a 16883i bk9: 576a 16556i bk10: 576a 16163i bk11: 576a 15721i bk12: 576a 16008i bk13: 576a 16164i bk14: 576a 16033i bk15: 576a 15896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795625
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.591667
Bank_Level_Parallism = 11.125731
Bank_Level_Parallism_Col = 10.782345
Bank_Level_Parallism_Ready = 6.119816
write_to_read_ratio_blp_rw_average = 0.468862
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.859253 
total_CMD = 44690 
util_bw = 38400 
Wasted_Col = 4350 
Wasted_Row = 18 
Idle = 1922 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 907 
WTRc_limit = 21774 
RTWc_limit = 21168 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21774 
RTWc_limit_alone = 21168 

Commands details: 
total_CMD = 44690 
n_nop = 23916 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 981 
n_pre = 965 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 1946 
issued_total_col = 19200 
Row_Bus_Util =  0.043544 
CoL_Bus_Util = 0.429626 
Either_Row_CoL_Bus_Util = 0.464847 
Issued_on_Two_Bus_Simul_Util = 0.008324 
issued_two_Eff = 0.017907 
queue_avg = 54.558449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.5584
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xc00c7f00, atomic=0 1 entries : 0x7f68d8577170 :  mf: uid=101133, sid15:w63, part=7, addr=0xc00c7f00, load , size=128, unknown  status = IN_PARTITION_DRAM (26115), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc00c7f80, atomic=0 1 entries : 0x7f68d829afa0 :  mf: uid=101132, sid15:w63, part=7, addr=0xc00c7f80, load , size=128, unknown  status = IN_PARTITION_DRAM (26115), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44690 n_nop=24123 n_act=863 n_pre=847 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9594 n_write=9600 n_wr_bk=0 bw_util=0.859
n_activity=42748 dram_eff=0.898
bk0: 638a 13612i bk1: 636a 13670i bk2: 640a 13403i bk3: 640a 13265i bk4: 640a 13425i bk5: 640a 13261i bk6: 576a 16852i bk7: 576a 16743i bk8: 576a 16039i bk9: 576a 16173i bk10: 576a 15817i bk11: 576a 16035i bk12: 576a 15731i bk13: 576a 15772i bk14: 576a 16320i bk15: 576a 16282i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820208
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.640417
Bank_Level_Parallism = 11.180524
Bank_Level_Parallism_Col = 10.883581
Bank_Level_Parallism_Ready = 6.129482
write_to_read_ratio_blp_rw_average = 0.473295
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.858984 
total_CMD = 44690 
util_bw = 38388 
Wasted_Col = 4286 
Wasted_Row = 39 
Idle = 1977 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 707 
WTRc_limit = 21661 
RTWc_limit = 21325 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21661 
RTWc_limit_alone = 21325 

Commands details: 
total_CMD = 44690 
n_nop = 24123 
Read = 0 
Write = 9600 
L2_Alloc = 9594 
L2_WB = 0 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 4800 
total_req = 19194 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 19194 
Row_Bus_Util =  0.038264 
CoL_Bus_Util = 0.429492 
Either_Row_CoL_Bus_Util = 0.460215 
Issued_on_Two_Bus_Simul_Util = 0.007541 
issued_two_Eff = 0.016385 
queue_avg = 57.028240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=57.0282

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 26
L2_cache_bank[1]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
L2_cache_bank[2]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27
L2_cache_bank[3]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 30
L2_cache_bank[4]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 24
L2_cache_bank[5]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 23
L2_cache_bank[6]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
L2_cache_bank[7]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
L2_cache_bank[8]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[9]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[10]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
L2_cache_bank[11]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[12]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11
L2_cache_bank[13]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
L2_cache_bank[14]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[15]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
L2_total_cache_accesses = 19280
L2_total_cache_misses = 19204
L2_total_cache_miss_rate = 0.9961
L2_total_cache_pending_hits = 76
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 329
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.184

icnt_total_pkts_mem_to_simt=19560
icnt_total_pkts_simt_to_mem=96080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.266390
	minimum = 6.000000
	maximum = 1831.000000
Network latency average = 54.197407
	minimum = 6.000000
	maximum = 1468.000000
Slowest packet = 1294
Flit latency average = 68.084720
	minimum = 6.000000
	maximum = 1464.000000
Slowest flit = 5798
Fragmentation average = 3.288719
	minimum = 0.000000
	maximum = 1415.000000
Injected packet rate average = 0.016022
	minimum = 0.000000 (at node 36)
	maximum = 0.025345 (at node 20)
Accepted packet rate average = 0.016022
	minimum = 0.000000 (at node 36)
	maximum = 0.025345 (at node 20)
Injected flit rate average = 0.048048
	minimum = 0.000000 (at node 36)
	maximum = 0.119747 (at node 15)
Accepted flit rate average= 0.048048
	minimum = 0.000000 (at node 36)
	maximum = 0.125065 (at node 20)
Injected packet length average = 2.998963
Accepted packet length average = 2.998963
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 75.266390 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 1831.000000 (1 samples)
Network latency average = 54.197407 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 1468.000000 (1 samples)
Flit latency average = 68.084720 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 1464.000000 (1 samples)
Fragmentation average = 3.288719 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 1415.000000 (1 samples)
Injected packet rate average = 0.016022 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.025345 (1 samples)
Accepted packet rate average = 0.016022 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.025345 (1 samples)
Injected flit rate average = 0.048048 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.119747 (1 samples)
Accepted flit rate average = 0.048048 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.125065 (1 samples)
Injected packet size average = 2.998963 (1 samples)
Accepted packet size average = 2.998963 (1 samples)
Hops average = 1.000000 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 119466 (inst/sec)
gpgpu_simulation_rate = 1450 (cycle/sec)
gpgpu_silicon_slowdown = 1108275x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6450..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a674e103e9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11copy_kernelIdEvPKT_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11copy_kernelIdEvPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z11copy_kernelIdEvPKT_PS0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 7227
gpu_sim_insn = 1433600
gpu_ipc =     198.3672
gpu_tot_sim_cycle = 33343
gpu_tot_sim_insn = 3584000
gpu_tot_ipc =     107.4888
gpu_tot_issued_cta = 200
gpu_occupancy = 73.4595% 
gpu_tot_occupancy = 69.5991% 
max_total_param_size = 0
gpu_stall_dramfull = 188783
gpu_stall_icnt2sh    = 38622
partiton_level_parallism =       1.7767
partiton_level_parallism_total  =       0.9633
partiton_level_parallism_util =       3.3118
partiton_level_parallism_util_total  =       2.6587
L2_BW  =     168.4000 GB/Sec
L2_BW_total  =      91.3074 GB/Sec
gpu_total_sim_rate=149333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57600
	L1I_total_cache_misses = 3957
	L1I_total_cache_miss_rate = 0.0687
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12145
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25600
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3592
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3592
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 53643
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3957
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12145
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3857
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25600
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 57600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3592
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12145
ctas_completed 200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 
gpgpu_n_tot_thrd_icount = 3584000
gpgpu_n_tot_w_icount = 112000
gpgpu_n_stall_shd_mem = 529932
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6400
gpgpu_n_mem_write_global = 25600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 102400
gpgpu_n_store_insn = 409600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 819200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3592
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3592
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:993472	W0_Idle:152268	W0_Scoreboard:41978	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:112000
single_issue_nums: WS0:49600	WS1:49600	
dual_issue_nums: WS0:3200	WS1:3200	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51200 {8:6400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3481600 {136:25600,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 870400 {136:6400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 204800 {8:25600,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 3203 
max_icnt2mem_latency = 1126 
maxmrqlatency = 2028 
max_icnt2sh_latency = 105 
averagemflatency = 764 
avg_icnt2mem_latency = 83 
avg_mrq_latency = 311 
avg_icnt2sh_latency = 8 
mrq_lat_table:4121 	56 	265 	946 	1420 	3216 	5273 	7996 	10998 	8083 	1316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6668 	5592 	10371 	8972 	417 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1285 	13504 	5356 	2677 	2978 	3148 	2417 	748 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24405 	3404 	3129 	1012 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	36 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        30        16        16        32        32        32        32        32        32        20        20        26        26        12        12 
dram[1]:        30        30        16        16        32        32        32        32        32        32        22        22        26        26        14        12 
dram[2]:        22        18        20        20        32        32        32        32        32        32        16        16        26        26        12        12 
dram[3]:        30        30        22        22        32        32        32        32        32        32        28        28        30        30        16        16 
dram[4]:        22        22        16        18        32        32        32        32        32        32        20        20        32        32        20        20 
dram[5]:        28        28        20        18        32        32        32        32        32        32        26        26        32        32        14        14 
dram[6]:        32        32        18        18        32        32        32        32        32        32        18        18        28        28        12        12 
dram[7]:        32        32        13        13        32        32        30        30        32        32        24        24        24        24        12        12 
maximum service time to same row:
dram[0]:      3975      3955      2716      2713      3504      3504      1847      1820      2440      2493      3037      3021      2961      2915      4902      4893 
dram[1]:      4327      4329      3566      3388      4355      4332      3094      3334      3264      3240      3296      3298      2593      2598      5435      5434 
dram[2]:      3970      2009      2170      2164      3746      3740      2263      2270      2719      2715      2483      2483      3107      3107      4792      4791 
dram[3]:      4486      4495      3176      3169      4107      4102      2508      2508      3422      3417      3950      3943      2736      2778      5234      5233 
dram[4]:      3823      3824      2483      2482      3838      3839      1964      1973      2678      2675      2911      2918      3819      3826      4560      4560 
dram[5]:      4298      4301      3289      3279      3824      3808      2790      2790      3376      3428      3435      3435      3714      3723      4906      4905 
dram[6]:      4250      4205      2494      2486      3175      3176      2055      2056      3402      3402      3068      3061      4136      4128      4481      4480 
dram[7]:      4680      4666      3085      3250      4151      4145      2186      2185      3411      3399      3594      3594      3287      3302      5740      5740 
average row accesses per activate:
dram[0]:  6.300000  6.080645  5.912281  5.810345  8.750000  8.953488  6.673077  6.673077  5.750000  6.052631  4.848485  5.161290  6.808511  7.272727  5.285714  5.192983 
dram[1]:  6.396552  6.305085  5.913793  6.017544  8.191489  8.953488  6.980000  7.755556  6.538462  6.800000  5.161290  5.161290  5.423729  5.161290  4.786885  5.214286 
dram[2]:  5.123288  5.054054  5.830509  5.733333  6.807017  7.054545  6.363636  6.603774  6.538462  6.538462  4.571429  4.571429  5.818182  5.818182  4.852459  4.852459 
dram[3]:  5.271429  5.271429  7.102041  7.102041  7.877551  8.212766  7.204082  7.204082  6.634615  6.764706  5.161290  5.245902  5.818182  5.818182  5.481482  5.481482 
dram[4]:  5.300000  5.300000  6.509434  6.634615  8.347826  8.533334  6.157895  6.381818  6.052631  6.052631  5.818182  5.818182  5.818182  5.818182  5.584906  5.584906 
dram[5]:  5.951613  6.150000  6.142857  6.254546  7.320755  7.461538  6.611111  6.611111  6.236363  6.236363  5.333333  5.423729  5.517241  5.614035  5.034483  5.034483 
dram[6]:  4.759494  4.759494  5.913793  5.716667  6.450000  6.450000  5.721312  5.453125  5.181818  5.181818  4.571429  4.571429  5.517241  5.714286  4.774194  4.774194 
dram[7]:  6.421052  6.310345  5.276923  5.359375  7.519231  7.377358  6.321429  6.321429  5.428571  5.516129  6.037736  6.400000  6.037736  6.153846  5.345455  5.444445 
average row locality = 43690/7324 = 5.965320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       808       804       704       704       800       800       724       724       720       720       640       640       640       640       592       592 
dram[1]:       796       800       716       716       800       800       724       724       712       712       640       640       640       640       584       584 
dram[2]:       796       796       720       720       808       808       728       728       708       708       640       640       640       640       592       592 
dram[3]:       784       784       724       724       800       800       732       732       728       728       640       640       640       640       592       592 
dram[4]:       784       784       720       720       796       796       732       732       720       720       640       640       640       640       592       592 
dram[5]:       784       784       716       716       808       808       740       740       720       720       640       640       640       640       584       584 
dram[6]:       796       796       716       716       804       804       728       728       712       712       640       640       640       640       592       592 
dram[7]:       780       780       712       712       812       812       732       732       716       716       640       640       640       640       588       588 
total dram reads = 90032
bank skew: 812/584 = 1.39
chip skew: 11280/11228 = 1.00
number of total write accesses:
dram[0]:       704       704       644       644       740       740       664       664       660       660       640       640       640       640       592       592 
dram[1]:       688       688       656       656       740       740       672       672       648       648       640       640       640       640       584       584 
dram[2]:       700       700       656       656       744       744       672       672       652       652       640       640       640       640       592       592 
dram[3]:       692       692       668       668       744       744       680       680       652       652       640       640       640       640       592       592 
dram[4]:       700       700       660       660       740       740       672       672       660       660       640       640       640       640       592       592 
dram[5]:       692       692       660       660       744       744       688       688       652       652       640       640       640       640       584       584 
dram[6]:       708       708       656       656       744       744       668       668       656       656       640       640       640       640       592       592 
dram[7]:       684       684       660       660       752       752       684       684       652       652       640       640       640       640       588       588 
total dram writes = 84728
bank skew: 752/584 = 1.29
chip skew: 10616/10536 = 1.01
average mf latency per bank:
dram[0]:        181       179       194       189       193       194       179       180       175       176       176       176       188       190       196       191
dram[1]:        192       191       202       204       186       189       189       192       182       185       189       190       195       191       213       216
dram[2]:        134       139       145       150       139       146       143       148       139       144       129       134       135       141       146       152
dram[3]:        134       142       155       161       135       142       138       144       142       149       140       142       142       147       149       156
dram[4]:        103       108       112       117       109       114       107       111       109       112       101       106       104       109       121       125
dram[5]:        118       118       130       130       108       110       117       117       110       114       106       107       112       113       123       124
dram[6]:        103       101       118       119       109       112       102       103        90        91        92        92       101       100       117       116
dram[7]:        119       124       118       122       112       114       112       116       108       114       110       114       126       130       131       136
maximum mf latency per bank:
dram[0]:       2460      2468      2519      2859      2855      2862      2320      2331      2678      2672      2264      2364      2461      2612      2152      2290
dram[1]:       2284      2435      2723      2817      3164      3203      2779      2787      2534      3003      2373      2631      2387      2394      2416      2552
dram[2]:       2202      2210      2467      2475      1986      1994      2290      2312      2055      2097      1860      2029      2360      2367      1702      1713
dram[3]:       2033      1925      2611      2714      2059      2074      2216      2225      2006      2079      2008      2189      1770      1747      1750      1857
dram[4]:       1772      1780      2245      2269      1919      1940      1804      1814      1935      1943      1554      1623      1808      1819      1988      2040
dram[5]:       1604      1630      1947      2032      1702      1723      1651      1716      1944      1967      1829      1837      1647      1718      1627      1778
dram[6]:       2060      2074      2031      2431      1807      1816      1797      1774      1453      1510      1481      1497      1750      1692      1676      1682
dram[7]:       1838      1714      1581      1715      1857      1812      2194      2362      1792      1792      2017      2023      1854      1817      1702      1714
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57056 n_nop=33813 n_act=878 n_pre=862 n_ref_event=0 n_req=5455 n_rd=684 n_rd_L2_A=10568 n_write=10568 n_wr_bk=0 bw_util=0.7649
n_activity=48563 dram_eff=0.8986
bk0: 808a 23040i bk1: 804a 22966i bk2: 704a 24359i bk3: 704a 24720i bk4: 800a 20743i bk5: 800a 20134i bk6: 724a 23363i bk7: 724a 22728i bk8: 720a 23855i bk9: 720a 22998i bk10: 640a 26325i bk11: 640a 26037i bk12: 640a 25306i bk13: 640a 25756i bk14: 592a 27706i bk15: 592a 27583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839230
Row_Buffer_Locality_read = 0.993246
Row_Buffer_Locality_write = 0.675246
Bank_Level_Parallism = 10.961263
Bank_Level_Parallism_Col = 10.701895
Bank_Level_Parallism_Ready = 6.086375
write_to_read_ratio_blp_rw_average = 0.459648
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.764863 
total_CMD = 57056 
util_bw = 43640 
Wasted_Col = 4768 
Wasted_Row = 32 
Idle = 8616 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 683 
WTRc_limit = 24101 
RTWc_limit = 23988 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24101 
RTWc_limit_alone = 23988 

Commands details: 
total_CMD = 57056 
n_nop = 33813 
Read = 684 
Write = 10568 
L2_Alloc = 10568 
L2_WB = 0 
n_act = 878 
n_pre = 862 
n_ref = 0 
n_req = 5455 
total_req = 21820 

Dual Bus Interface Util: 
issued_total_row = 1740 
issued_total_col = 21820 
Row_Bus_Util =  0.030496 
CoL_Bus_Util = 0.382431 
Either_Row_CoL_Bus_Util = 0.407372 
Issued_on_Two_Bus_Simul_Util = 0.005556 
issued_two_Eff = 0.013639 
queue_avg = 52.168659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.1687
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57056 n_nop=33878 n_act=881 n_pre=865 n_ref_event=0 n_req=5441 n_rd=692 n_rd_L2_A=10536 n_write=10536 n_wr_bk=0 bw_util=0.7629
n_activity=48598 dram_eff=0.8957
bk0: 796a 23136i bk1: 800a 22792i bk2: 716a 24084i bk3: 716a 23532i bk4: 800a 20092i bk5: 800a 19560i bk6: 724a 23294i bk7: 724a 22761i bk8: 712a 24358i bk9: 712a 23631i bk10: 640a 25775i bk11: 640a 25659i bk12: 640a 25164i bk13: 640a 25357i bk14: 584a 28543i bk15: 584a 27798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838081
Row_Buffer_Locality_read = 0.992875
Row_Buffer_Locality_write = 0.673121
Bank_Level_Parallism = 11.007891
Bank_Level_Parallism_Col = 10.756662
Bank_Level_Parallism_Ready = 6.082019
write_to_read_ratio_blp_rw_average = 0.464719
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.762900 
total_CMD = 57056 
util_bw = 43528 
Wasted_Col = 4830 
Wasted_Row = 67 
Idle = 8631 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 741 
WTRc_limit = 24113 
RTWc_limit = 24169 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24113 
RTWc_limit_alone = 24169 

Commands details: 
total_CMD = 57056 
n_nop = 33878 
Read = 692 
Write = 10536 
L2_Alloc = 10536 
L2_WB = 0 
n_act = 881 
n_pre = 865 
n_ref = 0 
n_req = 5441 
total_req = 21764 

Dual Bus Interface Util: 
issued_total_row = 1746 
issued_total_col = 21764 
Row_Bus_Util =  0.030602 
CoL_Bus_Util = 0.381450 
Either_Row_CoL_Bus_Util = 0.406232 
Issued_on_Two_Bus_Simul_Util = 0.005819 
issued_two_Eff = 0.014324 
queue_avg = 52.132065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.1321
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57056 n_nop=33682 n_act=962 n_pre=946 n_ref_event=0 n_req=5464 n_rd=672 n_rd_L2_A=10592 n_write=10592 n_wr_bk=0 bw_util=0.7661
n_activity=48622 dram_eff=0.899
bk0: 796a 22487i bk1: 796a 22606i bk2: 720a 24205i bk3: 720a 23811i bk4: 808a 20239i bk5: 808a 20201i bk6: 728a 22244i bk7: 728a 22223i bk8: 708a 23121i bk9: 708a 23082i bk10: 640a 25716i bk11: 640a 25540i bk12: 640a 25417i bk13: 640a 24897i bk14: 592a 27273i bk15: 592a 27146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823938
Row_Buffer_Locality_read = 0.990057
Row_Buffer_Locality_write = 0.647281
Bank_Level_Parallism = 11.096719
Bank_Level_Parallism_Col = 10.800710
Bank_Level_Parallism_Ready = 6.180933
write_to_read_ratio_blp_rw_average = 0.461613
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.766124 
total_CMD = 57056 
util_bw = 43712 
Wasted_Col = 4779 
Wasted_Row = 32 
Idle = 8533 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 707 
WTRc_limit = 23958 
RTWc_limit = 24151 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 23958 
RTWc_limit_alone = 24151 

Commands details: 
total_CMD = 57056 
n_nop = 33682 
Read = 672 
Write = 10592 
L2_Alloc = 10592 
L2_WB = 0 
n_act = 962 
n_pre = 946 
n_ref = 0 
n_req = 5464 
total_req = 21856 

Dual Bus Interface Util: 
issued_total_row = 1908 
issued_total_col = 21856 
Row_Bus_Util =  0.033441 
CoL_Bus_Util = 0.383062 
Either_Row_CoL_Bus_Util = 0.409668 
Issued_on_Two_Bus_Simul_Util = 0.006835 
issued_two_Eff = 0.016685 
queue_avg = 52.111065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.1111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57056 n_nop=33781 n_act=876 n_pre=860 n_ref_event=0 n_req=5474 n_rd=664 n_rd_L2_A=10616 n_write=10616 n_wr_bk=0 bw_util=0.7675
n_activity=48803 dram_eff=0.8973
bk0: 784a 23043i bk1: 784a 22662i bk2: 724a 22936i bk3: 724a 22749i bk4: 800a 20048i bk5: 800a 19907i bk6: 732a 22822i bk7: 732a 22555i bk8: 728a 23806i bk9: 728a 23145i bk10: 640a 25772i bk11: 640a 25829i bk12: 640a 24763i bk13: 640a 24906i bk14: 592a 27979i bk15: 592a 27844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839971
Row_Buffer_Locality_read = 0.992199
Row_Buffer_Locality_write = 0.678222
Bank_Level_Parallism = 11.049736
Bank_Level_Parallism_Col = 10.785447
Bank_Level_Parallism_Ready = 6.108526
write_to_read_ratio_blp_rw_average = 0.467255
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.767527 
total_CMD = 57056 
util_bw = 43792 
Wasted_Col = 4830 
Wasted_Row = 48 
Idle = 8386 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 679 
WTRc_limit = 23931 
RTWc_limit = 24183 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 23931 
RTWc_limit_alone = 24183 

Commands details: 
total_CMD = 57056 
n_nop = 33781 
Read = 664 
Write = 10616 
L2_Alloc = 10616 
L2_WB = 0 
n_act = 876 
n_pre = 860 
n_ref = 0 
n_req = 5474 
total_req = 21896 

Dual Bus Interface Util: 
issued_total_row = 1736 
issued_total_col = 21896 
Row_Bus_Util =  0.030426 
CoL_Bus_Util = 0.383763 
Either_Row_CoL_Bus_Util = 0.407933 
Issued_on_Two_Bus_Simul_Util = 0.006257 
issued_two_Eff = 0.015338 
queue_avg = 52.169552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.1696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57056 n_nop=33758 n_act=888 n_pre=872 n_ref_event=0 n_req=5464 n_rd=640 n_rd_L2_A=10608 n_write=10608 n_wr_bk=0 bw_util=0.7661
n_activity=48571 dram_eff=0.9
bk0: 784a 22225i bk1: 784a 21868i bk2: 720a 23718i bk3: 720a 23530i bk4: 796a 20831i bk5: 796a 20421i bk6: 732a 23624i bk7: 732a 23319i bk8: 720a 23232i bk9: 720a 23332i bk10: 640a 25124i bk11: 640a 24819i bk12: 640a 25342i bk13: 640a 25254i bk14: 592a 27217i bk15: 592a 27202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837482
Row_Buffer_Locality_read = 0.991110
Row_Buffer_Locality_write = 0.674585
Bank_Level_Parallism = 11.080215
Bank_Level_Parallism_Col = 10.808393
Bank_Level_Parallism_Ready = 6.139411
write_to_read_ratio_blp_rw_average = 0.464815
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.766124 
total_CMD = 57056 
util_bw = 43712 
Wasted_Col = 4766 
Wasted_Row = 23 
Idle = 8555 

BW Util Bottlenecks: 
RCDc_limit = 51 
RCDWRc_limit = 776 
WTRc_limit = 23955 
RTWc_limit = 24091 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 23955 
RTWc_limit_alone = 24091 

Commands details: 
total_CMD = 57056 
n_nop = 33758 
Read = 640 
Write = 10608 
L2_Alloc = 10608 
L2_WB = 0 
n_act = 888 
n_pre = 872 
n_ref = 0 
n_req = 5464 
total_req = 21856 

Dual Bus Interface Util: 
issued_total_row = 1760 
issued_total_col = 21856 
Row_Bus_Util =  0.030847 
CoL_Bus_Util = 0.383062 
Either_Row_CoL_Bus_Util = 0.408336 
Issued_on_Two_Bus_Simul_Util = 0.005573 
issued_two_Eff = 0.013649 
queue_avg = 50.551178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.5512
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57056 n_nop=33747 n_act=906 n_pre=890 n_ref_event=0 n_req=5466 n_rd=664 n_rd_L2_A=10600 n_write=10600 n_wr_bk=0 bw_util=0.7664
n_activity=48982 dram_eff=0.8927
bk0: 784a 23835i bk1: 784a 23296i bk2: 716a 23593i bk3: 716a 23589i bk4: 808a 20359i bk5: 808a 20019i bk6: 740a 22479i bk7: 740a 22575i bk8: 720a 23725i bk9: 720a 23444i bk10: 640a 25800i bk11: 640a 25888i bk12: 640a 25477i bk13: 640a 25939i bk14: 584a 28717i bk15: 584a 28544i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834248
Row_Buffer_Locality_read = 0.991122
Row_Buffer_Locality_write = 0.667547
Bank_Level_Parallism = 10.888691
Bank_Level_Parallism_Col = 10.637029
Bank_Level_Parallism_Ready = 6.086689
write_to_read_ratio_blp_rw_average = 0.459826
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.766405 
total_CMD = 57056 
util_bw = 43728 
Wasted_Col = 4951 
Wasted_Row = 120 
Idle = 8257 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 746 
WTRc_limit = 24262 
RTWc_limit = 23842 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24262 
RTWc_limit_alone = 23842 

Commands details: 
total_CMD = 57056 
n_nop = 33747 
Read = 664 
Write = 10600 
L2_Alloc = 10600 
L2_WB = 0 
n_act = 906 
n_pre = 890 
n_ref = 0 
n_req = 5466 
total_req = 21864 

Dual Bus Interface Util: 
issued_total_row = 1796 
issued_total_col = 21864 
Row_Bus_Util =  0.031478 
CoL_Bus_Util = 0.383202 
Either_Row_CoL_Bus_Util = 0.408528 
Issued_on_Two_Bus_Simul_Util = 0.006152 
issued_two_Eff = 0.015059 
queue_avg = 51.181522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.1815
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57056 n_nop=33534 n_act=1031 n_pre=1015 n_ref_event=0 n_req=5466 n_rd=648 n_rd_L2_A=10608 n_write=10608 n_wr_bk=0 bw_util=0.7664
n_activity=48805 dram_eff=0.896
bk0: 796a 23293i bk1: 796a 23214i bk2: 716a 24011i bk3: 716a 23662i bk4: 804a 21011i bk5: 804a 20799i bk6: 728a 23645i bk7: 728a 23326i bk8: 712a 24609i bk9: 712a 24162i bk10: 640a 25510i bk11: 640a 25012i bk12: 640a 25265i bk13: 640a 25403i bk14: 592a 27843i bk15: 592a 27648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811379
Row_Buffer_Locality_read = 0.991827
Row_Buffer_Locality_write = 0.619910
Bank_Level_Parallism = 10.887271
Bank_Level_Parallism_Col = 10.579812
Bank_Level_Parallism_Ready = 6.078710
write_to_read_ratio_blp_rw_average = 0.457620
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.766405 
total_CMD = 57056 
util_bw = 43728 
Wasted_Col = 4909 
Wasted_Row = 58 
Idle = 8361 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 946 
WTRc_limit = 24074 
RTWc_limit = 23473 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24074 
RTWc_limit_alone = 23473 

Commands details: 
total_CMD = 57056 
n_nop = 33534 
Read = 648 
Write = 10608 
L2_Alloc = 10608 
L2_WB = 0 
n_act = 1031 
n_pre = 1015 
n_ref = 0 
n_req = 5466 
total_req = 21864 

Dual Bus Interface Util: 
issued_total_row = 2046 
issued_total_col = 21864 
Row_Bus_Util =  0.035860 
CoL_Bus_Util = 0.383202 
Either_Row_CoL_Bus_Util = 0.412262 
Issued_on_Two_Bus_Simul_Util = 0.006800 
issued_two_Eff = 0.016495 
queue_avg = 47.759956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.76
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57056 n_nop=33771 n_act=903 n_pre=887 n_ref_event=0 n_req=5460 n_rd=640 n_rd_L2_A=10600 n_write=10600 n_wr_bk=0 bw_util=0.7656
n_activity=48779 dram_eff=0.8955
bk0: 780a 23841i bk1: 780a 23672i bk2: 712a 24082i bk3: 712a 24031i bk4: 812a 20765i bk5: 812a 20528i bk6: 732a 23952i bk7: 732a 23825i bk8: 716a 23990i bk9: 716a 24072i bk10: 640a 25097i bk11: 640a 25290i bk12: 640a 24951i bk13: 640a 25045i bk14: 588a 28054i bk15: 588a 28112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834615
Row_Buffer_Locality_read = 0.995018
Row_Buffer_Locality_write = 0.664528
Bank_Level_Parallism = 10.880666
Bank_Level_Parallism_Col = 10.609868
Bank_Level_Parallism_Ready = 6.036538
write_to_read_ratio_blp_rw_average = 0.462731
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.765564 
total_CMD = 57056 
util_bw = 43680 
Wasted_Col = 4907 
Wasted_Row = 55 
Idle = 8414 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 757 
WTRc_limit = 24049 
RTWc_limit = 23632 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24049 
RTWc_limit_alone = 23632 

Commands details: 
total_CMD = 57056 
n_nop = 33771 
Read = 640 
Write = 10600 
L2_Alloc = 10600 
L2_WB = 0 
n_act = 903 
n_pre = 887 
n_ref = 0 
n_req = 5460 
total_req = 21840 

Dual Bus Interface Util: 
issued_total_row = 1790 
issued_total_col = 21840 
Row_Bus_Util =  0.031373 
CoL_Bus_Util = 0.382782 
Either_Row_CoL_Bus_Util = 0.408108 
Issued_on_Two_Bus_Simul_Util = 0.006047 
issued_two_Eff = 0.014816 
queue_avg = 49.714088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7141

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2020, Miss = 1407, Miss_rate = 0.697, Pending_hits = 19, Reservation_fails = 32
L2_cache_bank[1]: Access = 2000, Miss = 1406, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[2]: Access = 2000, Miss = 1403, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 28
L2_cache_bank[3]: Access = 2020, Miss = 1404, Miss_rate = 0.695, Pending_hits = 19, Reservation_fails = 33
L2_cache_bank[4]: Access = 2020, Miss = 1408, Miss_rate = 0.697, Pending_hits = 19, Reservation_fails = 25
L2_cache_bank[5]: Access = 2020, Miss = 1408, Miss_rate = 0.697, Pending_hits = 19, Reservation_fails = 26
L2_cache_bank[6]: Access = 2000, Miss = 1410, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 24
L2_cache_bank[7]: Access = 2000, Miss = 1410, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 27
L2_cache_bank[8]: Access = 2000, Miss = 1406, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[9]: Access = 2000, Miss = 1406, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[10]: Access = 2020, Miss = 1408, Miss_rate = 0.697, Pending_hits = 19, Reservation_fails = 19
L2_cache_bank[11]: Access = 2020, Miss = 1408, Miss_rate = 0.697, Pending_hits = 19, Reservation_fails = 13
L2_cache_bank[12]: Access = 2000, Miss = 1407, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[13]: Access = 2000, Miss = 1407, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[14]: Access = 2000, Miss = 1405, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 18
L2_cache_bank[15]: Access = 2000, Miss = 1405, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 20
L2_total_cache_accesses = 32120
L2_total_cache_misses = 22508
L2_total_cache_miss_rate = 0.7007
L2_total_cache_pending_hits = 114
L2_total_cache_reservation_fails = 377
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5080
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21182
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 95
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6400
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 377
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.169

icnt_total_pkts_mem_to_simt=58160
icnt_total_pkts_simt_to_mem=134520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 58.790537
	minimum = 6.000000
	maximum = 2044.000000
Network latency average = 40.501869
	minimum = 6.000000
	maximum = 1777.000000
Slowest packet = 41121
Flit latency average = 31.431192
	minimum = 6.000000
	maximum = 1777.000000
Slowest flit = 118534
Fragmentation average = 0.896846
	minimum = 0.000000
	maximum = 1628.000000
Injected packet rate average = 0.038561
	minimum = 0.000000 (at node 36)
	maximum = 0.061566 (at node 30)
Accepted packet rate average = 0.038561
	minimum = 0.000000 (at node 36)
	maximum = 0.061566 (at node 30)
Injected flit rate average = 0.115684
	minimum = 0.000000 (at node 36)
	maximum = 0.187702 (at node 30)
Accepted flit rate average= 0.115684
	minimum = 0.000000 (at node 36)
	maximum = 0.181695 (at node 30)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 67.028464 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 1937.500000 (2 samples)
Network latency average = 47.349638 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 1622.500000 (2 samples)
Flit latency average = 49.757956 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 1620.500000 (2 samples)
Fragmentation average = 2.092782 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 1521.500000 (2 samples)
Injected packet rate average = 0.027292 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.043456 (2 samples)
Accepted packet rate average = 0.027292 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.043456 (2 samples)
Injected flit rate average = 0.081866 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.153724 (2 samples)
Accepted flit rate average = 0.081866 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.153380 (2 samples)
Injected packet size average = 2.999696 (2 samples)
Accepted packet size average = 2.999696 (2 samples)
Hops average = 1.000000 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 149333 (inst/sec)
gpgpu_simulation_rate = 1389 (cycle/sec)
gpgpu_silicon_slowdown = 1156947x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6450..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a674e1043d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10mul_kernelIdEvPT_PKS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10mul_kernelIdEvPT_PKS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10mul_kernelIdEvPT_PKS0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 10163
gpu_sim_insn = 1536000
gpu_ipc =     151.1365
gpu_tot_sim_cycle = 43506
gpu_tot_sim_insn = 5120000
gpu_tot_ipc =     117.6849
gpu_tot_issued_cta = 300
gpu_occupancy = 71.4385% 
gpu_tot_occupancy = 70.0223% 
max_total_param_size = 0
gpu_stall_dramfull = 252860
gpu_stall_icnt2sh    = 56508
partiton_level_parallism =       1.2634
partiton_level_parallism_total  =       1.0334
partiton_level_parallism_util =       2.8958
partiton_level_parallism_util_total  =       2.7224
L2_BW  =     119.7507 GB/Sec
L2_BW_total  =      97.9517 GB/Sec
gpu_total_sim_rate=165161

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83200
	L1I_total_cache_misses = 5877
	L1I_total_cache_miss_rate = 0.0706
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19990
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32000
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0400
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3592
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3592
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 77323
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5877
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19990
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5737
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 83200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3592
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19990
ctas_completed 300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 104, 
gpgpu_n_tot_thrd_icount = 5120000
gpgpu_n_tot_w_icount = 160000
gpgpu_n_stall_shd_mem = 664926
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12800
gpgpu_n_mem_write_global = 32000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 204800
gpgpu_n_store_insn = 512000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3592
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3592
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1206645	W0_Idle:243656	W0_Scoreboard:75891	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:160000
single_issue_nums: WS0:73600	WS1:73600	
dual_issue_nums: WS0:3200	WS1:3200	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102400 {8:12800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4352000 {136:32000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1740800 {136:12800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256000 {8:32000,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmflatency = 3203 
max_icnt2mem_latency = 1126 
maxmrqlatency = 2043 
max_icnt2sh_latency = 105 
averagemflatency = 723 
avg_icnt2mem_latency = 91 
avg_mrq_latency = 312 
avg_icnt2sh_latency = 8 
mrq_lat_table:5103 	75 	311 	1143 	1731 	3910 	6491 	10483 	15318 	10511 	1416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8249 	10000 	15292 	10831 	448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1799 	16919 	7761 	3908 	4500 	4929 	4029 	1108 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32409 	6756 	4448 	1137 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	7 	51 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      4008      4051      2716      2713      3504      3504      2849      2930      2734      2917      3037      3050      2961      2915      4902      4893 
dram[1]:      4327      4329      3566      3388      4355      4332      3094      3334      3264      3240      3296      3298      2624      2638      5435      5434 
dram[2]:      3970      3470      2760      2690      3746      3740      2756      2762      3024      2998      2986      2981      3107      3107      4792      4791 
dram[3]:      4486      4495      3176      3169      4107      4102      2797      2794      3422      3417      3950      3943      3118      3120      5234      5233 
dram[4]:      4134      4129      2604      2604      3838      3839      3043      3039      2969      2961      2937      2933      3819      3826      4560      4560 
dram[5]:      4298      4301      3289      3279      3824      3808      2889      2886      3376      3428      3435      3435      3714      3723      4906      4905 
dram[6]:      4250      4205      2528      2527      3175      3176      2949      2945      3402      3402      3078      3063      4136      4128      4481      4480 
dram[7]:      4680      4666      3085      3250      4151      4145      3028      3012      3411      3399      3594      3594      3287      3302      5740      5740 
average row accesses per activate:
dram[0]:  7.523809  7.276923  7.622951  7.500000 10.234042 10.456522  8.054545  8.054545  7.000000  7.350000  6.028986  6.400000  8.320000  8.851064  6.644068  6.533333 
dram[1]:  7.655738  7.548387  7.596774  7.721312  9.431373 10.020833  8.396227  9.270833  7.927273  8.226415  6.400000  6.400000  6.709677  6.400000  6.062500  6.576271 
dram[2]:  6.184210  6.103896  7.492064  7.375000  8.066667  8.344828  7.689655  7.964286  7.927273  7.927273  5.698630  5.698630  7.172414  7.172414  6.125000  6.125000 
dram[3]:  6.369863  6.369863  8.654546  8.654546  9.094339  9.450980  8.634615  8.634615  8.018182  8.166667  6.400000  6.500000  7.172414  7.172414  6.877193  6.877193 
dram[4]:  6.397260  6.397260  8.298245  8.446428  9.411765  9.600000  7.450000  7.706897  7.350000  7.350000  7.172414  7.172414  7.172414  7.172414  7.000000  7.000000 
dram[5]:  7.153846  7.380952  7.866667  8.000000  8.344828  8.491228  7.947369  7.947369  7.568965  7.568965  6.603175  6.709677  6.819672  6.933333  6.360656  6.360656 
dram[6]:  5.698795  5.698795  7.596774  7.359375  7.430769  7.430769  6.953125  6.641791  6.347826  6.347826  5.698630  5.698630  6.819672  7.050848  6.030769  6.030769 
dram[7]:  7.700000  7.573771  6.633803  6.728571  8.696428  8.543859  7.627119  7.627119  6.636364  6.738461  7.428571  7.849057  7.428571  7.563636  6.724138  6.842105 
average row locality = 56492/7753 = 7.286470
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1000       996       960       960       992       992       916       916       912       912       832       832       832       832       784       784 
dram[1]:       988       992       972       972       992       992       916       916       904       904       832       832       832       832       776       776 
dram[2]:       988       988       976       976      1000      1000       920       920       900       900       832       832       832       832       784       784 
dram[3]:       976       976       980       980       992       992       924       924       920       920       832       832       832       832       784       784 
dram[4]:       976       976       976       976       988       988       924       924       912       912       832       832       832       832       784       784 
dram[5]:       976       976       972       972      1000      1000       932       932       912       912       832       832       832       832       776       776 
dram[6]:       992       992       972       972       996       996       920       920       904       904       832       832       832       832       784       784 
dram[7]:       972       972       968       968      1004      1004       924       924       908       908       832       832       832       832       780       780 
total dram reads = 115640
bank skew: 1004/776 = 1.29
chip skew: 14480/14428 = 1.00
number of total write accesses:
dram[0]:       896       896       900       900       932       932       856       856       852       852       832       832       832       832       784       784 
dram[1]:       880       880       912       912       932       932       864       864       840       840       832       832       832       832       776       776 
dram[2]:       892       892       912       912       936       936       864       864       844       844       832       832       832       832       784       784 
dram[3]:       884       884       924       924       936       936       872       872       844       844       832       832       832       832       784       784 
dram[4]:       892       892       916       916       932       932       864       864       852       852       832       832       832       832       784       784 
dram[5]:       884       884       916       916       936       936       880       880       844       844       832       832       832       832       776       776 
dram[6]:       900       900       912       912       936       936       860       860       848       848       832       832       832       832       784       784 
dram[7]:       876       876       916       916       944       944       876       876       844       844       832       832       832       832       780       780 
total dram writes = 110328
bank skew: 944/776 = 1.22
chip skew: 13816/13736 = 1.01
average mf latency per bank:
dram[0]:        182       176       191       181       193       187       177       175       177       173       174       171       186       183       190       180
dram[1]:        184       185       192       197       187       188       182       186       177       178       181       183       186       185       198       202
dram[2]:        140       143       144       149       139       145       144       148       142       146       131       134       139       144       143       147
dram[3]:        142       148       157       162       145       152       145       150       145       150       142       145       144       148       151       157
dram[4]:        112       116       121       126       120       125       115       119       118       122       109       115       115       119       127       131
dram[5]:        127       128       142       143       121       124       126       127       119       122       117       118       121       123       129       132
dram[6]:        110       109       125       127       116       119       107       109       101       103       103       103       110       110       123       123
dram[7]:        127       131       130       133       129       131       120       124       118       122       116       120       133       137       133       138
maximum mf latency per bank:
dram[0]:       2460      2468      2519      2859      2855      2862      2320      2331      2678      2672      2264      2364      2461      2612      2152      2290
dram[1]:       2284      2435      2723      2817      3164      3203      2779      2787      2534      3003      2373      2631      2387      2394      2416      2552
dram[2]:       2202      2210      2467      2475      1986      1994      2290      2312      2055      2097      1860      2029      2360      2367      1702      1713
dram[3]:       2033      1925      2611      2714      2531      2539      2216      2225      2006      2079      2008      2189      1770      1747      1750      1857
dram[4]:       1772      1780      2245      2269      1919      1940      1804      1814      1935      1943      1554      1623      1808      1819      1988      2040
dram[5]:       1604      1630      2506      2513      1702      1723      1651      1716      1944      1967      1829      1837      1647      1718      1627      1778
dram[6]:       2060      2074      2047      2431      1807      1816      1797      1774      1568      1576      1481      1497      1750      1692      1676      1682
dram[7]:       1838      1714      1681      1715      2367      2382      2194      2362      1792      1792      2017      2023      1854      1817      1702      1714
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74446 n_nop=44718 n_act=928 n_pre=912 n_ref_event=0 n_req=7055 n_rd=684 n_rd_L2_A=13768 n_write=13768 n_wr_bk=0 bw_util=0.7581
n_activity=62892 dram_eff=0.8974
bk0: 1000a 31499i bk1: 996a 30502i bk2: 960a 29849i bk3: 960a 30447i bk4: 992a 28285i bk5: 992a 28269i bk6: 916a 31447i bk7: 916a 30964i bk8: 912a 30791i bk9: 912a 30269i bk10: 832a 34234i bk11: 832a 33313i bk12: 832a 33039i bk13: 832a 33377i bk14: 784a 35655i bk15: 784a 34758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868604
Row_Buffer_Locality_read = 0.994741
Row_Buffer_Locality_write = 0.736200
Bank_Level_Parallism = 11.021116
Bank_Level_Parallism_Col = 10.811529
Bank_Level_Parallism_Ready = 6.118970
write_to_read_ratio_blp_rw_average = 0.466263
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.758133 
total_CMD = 74446 
util_bw = 56440 
Wasted_Col = 6275 
Wasted_Row = 44 
Idle = 11687 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 735 
WTRc_limit = 31308 
RTWc_limit = 31477 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31308 
RTWc_limit_alone = 31477 

Commands details: 
total_CMD = 74446 
n_nop = 44718 
Read = 684 
Write = 13768 
L2_Alloc = 13768 
L2_WB = 0 
n_act = 928 
n_pre = 912 
n_ref = 0 
n_req = 7055 
total_req = 28220 

Dual Bus Interface Util: 
issued_total_row = 1840 
issued_total_col = 28220 
Row_Bus_Util =  0.024716 
CoL_Bus_Util = 0.379067 
Either_Row_CoL_Bus_Util = 0.399323 
Issued_on_Two_Bus_Simul_Util = 0.004460 
issued_two_Eff = 0.011168 
queue_avg = 51.469654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.4697
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74446 n_nop=44772 n_act=934 n_pre=918 n_ref_event=0 n_req=7041 n_rd=692 n_rd_L2_A=13736 n_write=13736 n_wr_bk=0 bw_util=0.7566
n_activity=62959 dram_eff=0.8947
bk0: 988a 31863i bk1: 992a 31632i bk2: 972a 29830i bk3: 972a 29215i bk4: 992a 27881i bk5: 992a 27687i bk6: 916a 31477i bk7: 916a 31046i bk8: 904a 32003i bk9: 904a 31493i bk10: 832a 33506i bk11: 832a 33533i bk12: 832a 33076i bk13: 832a 33336i bk14: 776a 36367i bk15: 776a 36052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867348
Row_Buffer_Locality_read = 0.994455
Row_Buffer_Locality_write = 0.733838
Bank_Level_Parallism = 10.968061
Bank_Level_Parallism_Col = 10.767826
Bank_Level_Parallism_Ready = 6.078409
write_to_read_ratio_blp_rw_average = 0.468228
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.756629 
total_CMD = 74446 
util_bw = 56328 
Wasted_Col = 6337 
Wasted_Row = 98 
Idle = 11683 

BW Util Bottlenecks: 
RCDc_limit = 92 
RCDWRc_limit = 816 
WTRc_limit = 31600 
RTWc_limit = 31383 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31600 
RTWc_limit_alone = 31383 

Commands details: 
total_CMD = 74446 
n_nop = 44772 
Read = 692 
Write = 13736 
L2_Alloc = 13736 
L2_WB = 0 
n_act = 934 
n_pre = 918 
n_ref = 0 
n_req = 7041 
total_req = 28164 

Dual Bus Interface Util: 
issued_total_row = 1852 
issued_total_col = 28164 
Row_Bus_Util =  0.024877 
CoL_Bus_Util = 0.378314 
Either_Row_CoL_Bus_Util = 0.398598 
Issued_on_Two_Bus_Simul_Util = 0.004594 
issued_two_Eff = 0.011525 
queue_avg = 51.479462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.4795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74446 n_nop=44589 n_act=1012 n_pre=996 n_ref_event=0 n_req=7064 n_rd=672 n_rd_L2_A=13792 n_write=13792 n_wr_bk=0 bw_util=0.7591
n_activity=62945 dram_eff=0.8978
bk0: 988a 30412i bk1: 988a 30711i bk2: 976a 29864i bk3: 976a 29283i bk4: 1000a 27936i bk5: 1000a 27918i bk6: 920a 30165i bk7: 920a 30182i bk8: 900a 30963i bk9: 900a 30820i bk10: 832a 33551i bk11: 832a 33427i bk12: 832a 33339i bk13: 832a 32555i bk14: 784a 35233i bk15: 784a 34820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.856738
Row_Buffer_Locality_read = 0.992257
Row_Buffer_Locality_write = 0.714617
Bank_Level_Parallism = 11.098961
Bank_Level_Parallism_Col = 10.863304
Bank_Level_Parallism_Ready = 6.178893
write_to_read_ratio_blp_rw_average = 0.467337
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.759101 
total_CMD = 74446 
util_bw = 56512 
Wasted_Col = 6256 
Wasted_Row = 58 
Idle = 11620 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 789 
WTRc_limit = 31217 
RTWc_limit = 31503 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31217 
RTWc_limit_alone = 31503 

Commands details: 
total_CMD = 74446 
n_nop = 44589 
Read = 672 
Write = 13792 
L2_Alloc = 13792 
L2_WB = 0 
n_act = 1012 
n_pre = 996 
n_ref = 0 
n_req = 7064 
total_req = 28256 

Dual Bus Interface Util: 
issued_total_row = 2008 
issued_total_col = 28256 
Row_Bus_Util =  0.026973 
CoL_Bus_Util = 0.379550 
Either_Row_CoL_Bus_Util = 0.401056 
Issued_on_Two_Bus_Simul_Util = 0.005467 
issued_two_Eff = 0.013632 
queue_avg = 51.339764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.3398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74446 n_nop=44676 n_act=932 n_pre=916 n_ref_event=0 n_req=7074 n_rd=664 n_rd_L2_A=13816 n_write=13816 n_wr_bk=0 bw_util=0.7602
n_activity=63082 dram_eff=0.8971
bk0: 976a 31227i bk1: 976a 31283i bk2: 980a 28218i bk3: 980a 28095i bk4: 992a 27686i bk5: 992a 27486i bk6: 924a 30290i bk7: 924a 30027i bk8: 920a 31602i bk9: 920a 30871i bk10: 832a 33549i bk11: 832a 33691i bk12: 832a 32974i bk13: 832a 32926i bk14: 784a 35613i bk15: 784a 35477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868250
Row_Buffer_Locality_read = 0.993923
Row_Buffer_Locality_write = 0.736537
Bank_Level_Parallism = 11.083700
Bank_Level_Parallism_Col = 10.870109
Bank_Level_Parallism_Ready = 6.119939
write_to_read_ratio_blp_rw_average = 0.471599
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.760175 
total_CMD = 74446 
util_bw = 56592 
Wasted_Col = 6255 
Wasted_Row = 72 
Idle = 11527 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 734 
WTRc_limit = 31198 
RTWc_limit = 31655 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31198 
RTWc_limit_alone = 31655 

Commands details: 
total_CMD = 74446 
n_nop = 44676 
Read = 664 
Write = 13816 
L2_Alloc = 13816 
L2_WB = 0 
n_act = 932 
n_pre = 916 
n_ref = 0 
n_req = 7074 
total_req = 28296 

Dual Bus Interface Util: 
issued_total_row = 1848 
issued_total_col = 28296 
Row_Bus_Util =  0.024823 
CoL_Bus_Util = 0.380088 
Either_Row_CoL_Bus_Util = 0.399887 
Issued_on_Two_Bus_Simul_Util = 0.005024 
issued_two_Eff = 0.012563 
queue_avg = 51.606735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.6067
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74446 n_nop=44655 n_act=942 n_pre=926 n_ref_event=0 n_req=7064 n_rd=640 n_rd_L2_A=13808 n_write=13808 n_wr_bk=0 bw_util=0.7591
n_activity=62859 dram_eff=0.899
bk0: 976a 29584i bk1: 976a 29193i bk2: 976a 29234i bk3: 976a 29123i bk4: 988a 28187i bk5: 988a 27782i bk6: 924a 31517i bk7: 924a 31321i bk8: 912a 30623i bk9: 912a 30690i bk10: 832a 32569i bk11: 832a 32261i bk12: 832a 33064i bk13: 832a 32914i bk14: 784a 34458i bk15: 784a 34408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866648
Row_Buffer_Locality_read = 0.993079
Row_Buffer_Locality_write = 0.734357
Bank_Level_Parallism = 11.175363
Bank_Level_Parallism_Col = 10.956582
Bank_Level_Parallism_Ready = 6.184237
write_to_read_ratio_blp_rw_average = 0.469836
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.759101 
total_CMD = 74446 
util_bw = 56512 
Wasted_Col = 6200 
Wasted_Row = 47 
Idle = 11687 

BW Util Bottlenecks: 
RCDc_limit = 51 
RCDWRc_limit = 811 
WTRc_limit = 31161 
RTWc_limit = 31419 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31161 
RTWc_limit_alone = 31419 

Commands details: 
total_CMD = 74446 
n_nop = 44655 
Read = 640 
Write = 13808 
L2_Alloc = 13808 
L2_WB = 0 
n_act = 942 
n_pre = 926 
n_ref = 0 
n_req = 7064 
total_req = 28256 

Dual Bus Interface Util: 
issued_total_row = 1868 
issued_total_col = 28256 
Row_Bus_Util =  0.025092 
CoL_Bus_Util = 0.379550 
Either_Row_CoL_Bus_Util = 0.400169 
Issued_on_Two_Bus_Simul_Util = 0.004473 
issued_two_Eff = 0.011178 
queue_avg = 50.178238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.1782
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0xc018dd00, atomic=0 1 entries : 0x7f68d9779cc0 :  mf: uid=211144, sid19:w61, part=5, addr=0xc018dd00, load , size=128, unknown  status = IN_PARTITION_DRAM (43505), 

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc018dd80, atomic=0 1 entries : 0x7f68d8260ca0 :  mf: uid=211143, sid19:w61, part=5, addr=0xc018dd80, load , size=128, unknown  status = IN_PARTITION_DRAM (43505), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74446 n_nop=44654 n_act=960 n_pre=944 n_ref_event=0 n_req=7066 n_rd=664 n_rd_L2_A=13794 n_write=13800 n_wr_bk=0 bw_util=0.7592
n_activity=63283 dram_eff=0.8931
bk0: 976a 32325i bk1: 976a 31601i bk2: 970a 29441i bk3: 968a 29205i bk4: 1000a 28279i bk5: 1000a 28024i bk6: 932a 30263i bk7: 932a 30455i bk8: 912a 31815i bk9: 912a 31491i bk10: 832a 33468i bk11: 832a 33844i bk12: 832a 33791i bk13: 832a 34219i bk14: 776a 37365i bk15: 776a 36952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864138
Row_Buffer_Locality_read = 0.993086
Row_Buffer_Locality_write = 0.728985
Bank_Level_Parallism = 10.873300
Bank_Level_Parallism_Col = 10.670648
Bank_Level_Parallism_Ready = 6.056539
write_to_read_ratio_blp_rw_average = 0.465585
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.759154 
total_CMD = 74446 
util_bw = 56516 
Wasted_Col = 6413 
Wasted_Row = 151 
Idle = 11366 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 777 
WTRc_limit = 31496 
RTWc_limit = 31141 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31496 
RTWc_limit_alone = 31141 

Commands details: 
total_CMD = 74446 
n_nop = 44654 
Read = 664 
Write = 13800 
L2_Alloc = 13794 
L2_WB = 0 
n_act = 960 
n_pre = 944 
n_ref = 0 
n_req = 7066 
total_req = 28258 

Dual Bus Interface Util: 
issued_total_row = 1904 
issued_total_col = 28258 
Row_Bus_Util =  0.025576 
CoL_Bus_Util = 0.379577 
Either_Row_CoL_Bus_Util = 0.400183 
Issued_on_Two_Bus_Simul_Util = 0.004970 
issued_two_Eff = 0.012419 
queue_avg = 50.802971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.803
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74446 n_nop=44421 n_act=1087 n_pre=1071 n_ref_event=0 n_req=7068 n_rd=656 n_rd_L2_A=13808 n_write=13808 n_wr_bk=0 bw_util=0.7595
n_activity=63229 dram_eff=0.8943
bk0: 992a 30956i bk1: 992a 30812i bk2: 972a 29595i bk3: 972a 29201i bk4: 996a 29000i bk5: 996a 28703i bk6: 920a 32038i bk7: 920a 31607i bk8: 904a 32187i bk9: 904a 31670i bk10: 832a 33060i bk11: 832a 32724i bk12: 832a 32974i bk13: 832a 33036i bk14: 784a 35289i bk15: 784a 35033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846208
Row_Buffer_Locality_read = 0.993086
Row_Buffer_Locality_write = 0.692352
Bank_Level_Parallism = 10.950352
Bank_Level_Parallism_Col = 10.705982
Bank_Level_Parallism_Ready = 6.101742
write_to_read_ratio_blp_rw_average = 0.464191
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.759530 
total_CMD = 74446 
util_bw = 56544 
Wasted_Col = 6421 
Wasted_Row = 94 
Idle = 11387 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 995 
WTRc_limit = 31358 
RTWc_limit = 30845 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31358 
RTWc_limit_alone = 30845 

Commands details: 
total_CMD = 74446 
n_nop = 44421 
Read = 656 
Write = 13808 
L2_Alloc = 13808 
L2_WB = 0 
n_act = 1087 
n_pre = 1071 
n_ref = 0 
n_req = 7068 
total_req = 28272 

Dual Bus Interface Util: 
issued_total_row = 2158 
issued_total_col = 28272 
Row_Bus_Util =  0.028987 
CoL_Bus_Util = 0.379765 
Either_Row_CoL_Bus_Util = 0.403312 
Issued_on_Two_Bus_Simul_Util = 0.005440 
issued_two_Eff = 0.013489 
queue_avg = 47.970837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.9708
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xc018df00, atomic=0 1 entries : 0x7f68e3f824e0 :  mf: uid=211164, sid19:w63, part=7, addr=0xc018df00, load , size=128, unknown  status = IN_PARTITION_DRAM (43500), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc018df80, atomic=0 1 entries : 0x7f68e370c440 :  mf: uid=211163, sid19:w63, part=7, addr=0xc018df80, load , size=128, unknown  status = IN_PARTITION_DRAM (43505), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=74446 n_nop=44667 n_act=959 n_pre=943 n_ref_event=0 n_req=7060 n_rd=640 n_rd_L2_A=13800 n_write=13800 n_wr_bk=0 bw_util=0.7587
n_activity=63130 dram_eff=0.8947
bk0: 972a 31911i bk1: 972a 31882i bk2: 968a 29925i bk3: 968a 29827i bk4: 1004a 28719i bk5: 1004a 28475i bk6: 924a 32350i bk7: 924a 32511i bk8: 908a 32161i bk9: 908a 32160i bk10: 832a 33501i bk11: 832a 33456i bk12: 832a 33286i bk13: 832a 33300i bk14: 780a 36220i bk15: 780a 36394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864164
Row_Buffer_Locality_read = 0.996122
Row_Buffer_Locality_write = 0.726087
Bank_Level_Parallism = 10.833619
Bank_Level_Parallism_Col = 10.614795
Bank_Level_Parallism_Ready = 6.019751
write_to_read_ratio_blp_rw_average = 0.466605
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.758671 
total_CMD = 74446 
util_bw = 56479 
Wasted_Col = 6422 
Wasted_Row = 79 
Idle = 11466 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 830 
WTRc_limit = 31255 
RTWc_limit = 30749 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31255 
RTWc_limit_alone = 30749 

Commands details: 
total_CMD = 74446 
n_nop = 44667 
Read = 640 
Write = 13800 
L2_Alloc = 13800 
L2_WB = 0 
n_act = 959 
n_pre = 943 
n_ref = 0 
n_req = 7060 
total_req = 28240 

Dual Bus Interface Util: 
issued_total_row = 1902 
issued_total_col = 28240 
Row_Bus_Util =  0.025549 
CoL_Bus_Util = 0.379335 
Either_Row_CoL_Bus_Util = 0.400008 
Issued_on_Two_Bus_Simul_Util = 0.004876 
issued_two_Eff = 0.012190 
queue_avg = 49.610683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6107

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2820, Miss = 1807, Miss_rate = 0.641, Pending_hits = 19, Reservation_fails = 88
L2_cache_bank[1]: Access = 2800, Miss = 1806, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 62
L2_cache_bank[2]: Access = 2800, Miss = 1803, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 43
L2_cache_bank[3]: Access = 2820, Miss = 1804, Miss_rate = 0.640, Pending_hits = 19, Reservation_fails = 56
L2_cache_bank[4]: Access = 2820, Miss = 1808, Miss_rate = 0.641, Pending_hits = 19, Reservation_fails = 57
L2_cache_bank[5]: Access = 2820, Miss = 1808, Miss_rate = 0.641, Pending_hits = 19, Reservation_fails = 58
L2_cache_bank[6]: Access = 2800, Miss = 1810, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 36
L2_cache_bank[7]: Access = 2800, Miss = 1810, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[8]: Access = 2800, Miss = 1806, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 60
L2_cache_bank[9]: Access = 2800, Miss = 1806, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 61
L2_cache_bank[10]: Access = 2820, Miss = 1808, Miss_rate = 0.641, Pending_hits = 19, Reservation_fails = 41
L2_cache_bank[11]: Access = 2820, Miss = 1808, Miss_rate = 0.641, Pending_hits = 19, Reservation_fails = 36
L2_cache_bank[12]: Access = 2820, Miss = 1808, Miss_rate = 0.641, Pending_hits = 19, Reservation_fails = 23
L2_cache_bank[13]: Access = 2820, Miss = 1808, Miss_rate = 0.641, Pending_hits = 19, Reservation_fails = 25
L2_cache_bank[14]: Access = 2800, Miss = 1805, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 36
L2_cache_bank[15]: Access = 2800, Miss = 1805, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 45
L2_total_cache_accesses = 44960
L2_total_cache_misses = 28910
L2_total_cache_miss_rate = 0.6430
L2_total_cache_pending_hits = 152
L2_total_cache_reservation_fails = 766
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 766
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 133
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 133
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 140
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 766
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.166

icnt_total_pkts_mem_to_simt=96760
icnt_total_pkts_simt_to_mem=172960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 87.250117
	minimum = 6.000000
	maximum = 1368.000000
Network latency average = 57.097858
	minimum = 6.000000
	maximum = 1358.000000
Slowest packet = 70900
Flit latency average = 39.459008
	minimum = 6.000000
	maximum = 1354.000000
Slowest flit = 214688
Fragmentation average = 1.197858
	minimum = 0.000000
	maximum = 1149.000000
Injected packet rate average = 0.027420
	minimum = 0.000000 (at node 36)
	maximum = 0.043778 (at node 32)
Accepted packet rate average = 0.027420
	minimum = 0.000000 (at node 36)
	maximum = 0.043778 (at node 32)
Injected flit rate average = 0.082259
	minimum = 0.000000 (at node 36)
	maximum = 0.133469 (at node 32)
Accepted flit rate average= 0.082259
	minimum = 0.000000 (at node 36)
	maximum = 0.129198 (at node 32)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 73.769015 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 1747.666667 (3 samples)
Network latency average = 50.599045 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 1534.333333 (3 samples)
Flit latency average = 46.324973 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 1531.666667 (3 samples)
Fragmentation average = 1.794474 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 1397.333333 (3 samples)
Injected packet rate average = 0.027334 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.043563 (3 samples)
Accepted packet rate average = 0.027334 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.043563 (3 samples)
Injected flit rate average = 0.081997 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.146972 (3 samples)
Accepted flit rate average = 0.081997 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.145319 (3 samples)
Injected packet size average = 2.999797 (3 samples)
Accepted packet size average = 2.999797 (3 samples)
Hops average = 1.000000 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 165161 (inst/sec)
gpgpu_simulation_rate = 1403 (cycle/sec)
gpgpu_silicon_slowdown = 1145402x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6430..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6428..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a674e1040f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10add_kernelIdEvPKT_S2_PS0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 12853
gpu_sim_insn = 1945600
gpu_ipc =     151.3732
gpu_tot_sim_cycle = 56359
gpu_tot_sim_insn = 7065600
gpu_tot_ipc =     125.3677
gpu_tot_issued_cta = 400
gpu_occupancy = 65.3244% 
gpu_tot_occupancy = 68.9620% 
max_total_param_size = 0
gpu_stall_dramfull = 323431
gpu_stall_icnt2sh    = 93951
partiton_level_parallism =       1.4938
partiton_level_parallism_total  =       1.1384
partiton_level_parallism_util =       3.1159
partiton_level_parallism_util_total  =       2.8293
L2_BW  =     141.5897 GB/Sec
L2_BW_total  =     107.9036 GB/Sec
gpu_total_sim_rate=168228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115200
	L1I_total_cache_misses = 5877
	L1I_total_cache_miss_rate = 0.0510
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 19990
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41600
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0308
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3592
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 40320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3592
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 109323
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5877
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 19990
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5737
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41600
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3592
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19990
ctas_completed 400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 7065600
gpgpu_n_tot_w_icount = 220800
gpgpu_n_stall_shd_mem = 846052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25600
gpgpu_n_mem_write_global = 38400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 409600
gpgpu_n_store_insn = 614400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1331200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3592
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3592
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1517681	W0_Idle:289551	W0_Scoreboard:150962	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:220800
single_issue_nums: WS0:100800	WS1:100800	
dual_issue_nums: WS0:4800	WS1:4800	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204800 {8:25600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5222400 {136:38400,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3481600 {136:25600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 307200 {8:38400,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmflatency = 4017 
max_icnt2mem_latency = 1126 
maxmrqlatency = 3304 
max_icnt2sh_latency = 105 
averagemflatency = 683 
avg_icnt2mem_latency = 100 
avg_mrq_latency = 298 
avg_icnt2sh_latency = 8 
mrq_lat_table:8984 	139 	537 	1580 	2612 	5347 	8509 	13062 	18336 	12445 	2014 	146 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13275 	15389 	21590 	12935 	831 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2625 	21026 	11903 	6763 	6491 	7116 	5902 	2324 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	43289 	11865 	7237 	1554 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	12 	67 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        35        32        32        32        32        40        42        32        32        32        32 
dram[1]:        32        32        32        32        33        33        32        32        32        32        41        41        32        32        34        34 
dram[2]:        32        32        32        32        32        32        32        32        32        32        38        38        32        32        32        32 
dram[3]:        32        32        32        32        34        33        32        32        32        32        42        42        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        41        41        32        32        34        34 
dram[5]:        32        32        32        32        32        32        32        32        32        32        43        43        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        43        44        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        33        32        32        32        32        32 
maximum service time to same row:
dram[0]:      4008      4051      2716      2713      3504      3504      2849      2930      2734      2917      3037      3050      2961      2915      4902      4893 
dram[1]:      4327      4329      3566      3388      4355      4332      3094      3334      3264      3240      3296      3298      2624      2638      5435      5434 
dram[2]:      3970      3470      2760      2690      3746      3740      2756      2762      3024      2998      2986      2981      3107      3107      4792      4791 
dram[3]:      4486      4495      3176      3169      4107      4102      2797      2794      3422      3417      3950      3943      3118      3120      5234      5233 
dram[4]:      4134      4129      2604      2604      3838      3839      3043      3039      2969      2961      2937      2933      3819      3826      4560      4560 
dram[5]:      4298      4301      3289      3279      3824      3808      2889      2886      3376      3428      3435      3435      3714      3723      4906      4905 
dram[6]:      4250      4205      2528      2527      3175      3176      2949      2945      3402      3402      3078      3063      4136      4128      4481      4480 
dram[7]:      4680      4666      3085      3250      4151      4145      3028      3012      3411      3399      3594      3594      3287      3302      5740      5740 
average row accesses per activate:
dram[0]:  6.479592  6.277228  6.593750  6.459184  7.134831  7.310345  6.807693  6.759494  6.848101  6.762500  6.193548  6.697674  7.240506  7.640000  5.393617  5.571429 
dram[1]:  5.990099  5.826923  6.840425  6.881721  7.695122  7.790123  6.831169  7.514286  7.444445  7.768116  6.821429  6.741177  6.064516  6.000000  5.860465  6.379747 
dram[2]:  5.099174  5.099174  6.736842  6.530612  6.870968  7.021978  6.974026  7.160000  6.884615  7.065790  5.948453  6.073684  6.152174  6.288889  5.538462  5.538462 
dram[3]:  5.733333  5.901961  7.000000  7.235955  7.193182  7.535714  7.146667  7.146667  7.742857  7.855072  6.620690  6.857143  6.277778  6.277778  6.468354  6.468354 
dram[4]:  5.567567  5.567567  6.924731  7.000000  7.088889  7.010989  6.658228  7.013333  6.797468  6.797468  6.556818  6.632184  6.219780  6.431818  6.644737  6.644737 
dram[5]:  5.872549  5.930693  6.396039  6.591837  6.223301  6.474748  6.782051  6.960526  7.105263  7.105263  6.857143  7.024390  5.884211  6.076087  5.521739  5.644444 
dram[6]:  4.709924  4.732824  6.666667  6.736842  5.981482  6.152381  6.247059  6.034091  5.642105  5.642105  6.020833  6.084210  5.958333  6.085106  5.733333  5.797753 
dram[7]:  6.123711  6.061224  6.046729  6.221154  6.806452  6.734043  6.620253  6.620253  6.469880  6.548780  6.568182  6.800000  6.448276  6.523256  5.916667  5.847059 
average row locality = 73711/11477 = 6.422497
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1444      1440      1368      1368      1332      1336      1164      1168      1192      1192      1216      1216      1192      1196      1084      1084 
dram[1]:      1396      1400      1388      1384      1316      1316      1152      1152      1176      1176      1212      1212      1176      1176      1080      1080 
dram[2]:      1408      1408      1384      1384      1336      1336      1172      1172      1176      1176      1220      1220      1176      1176      1080      1080 
dram[3]:      1380      1380      1388      1388      1316      1316      1168      1168      1196      1196      1216      1216      1180      1180      1092      1092 
dram[4]:      1396      1396      1388      1388      1328      1328      1156      1156      1188      1188      1220      1220      1176      1176      1084      1084 
dram[5]:      1376      1376      1396      1396      1340      1340      1164      1164      1188      1188      1216      1216      1168      1168      1088      1088 
dram[6]:      1416      1420      1384      1384      1348      1348      1164      1164      1180      1180      1224      1224      1188      1188      1104      1104 
dram[7]:      1364      1364      1396      1396      1320      1320      1148      1148      1184      1184      1224      1224      1168      1168      1080      1080 
total dram reads = 159092
bank skew: 1444/1080 = 1.34
chip skew: 20020/19768 = 1.01
number of total write accesses:
dram[0]:      1096      1096      1164      1164      1208      1208       960       968       972       972      1088      1088      1096      1096       944       944 
dram[1]:      1024      1024      1184      1176      1208      1208       952       952       968       968      1080      1080      1080      1080       936       936 
dram[2]:      1060      1060      1176      1176      1220      1220       976       976       972       972      1088      1088      1088      1088       936       936 
dram[3]:      1028      1028      1188      1188      1216      1216       976       976       972       972      1088      1088      1080      1080       952       952 
dram[4]:      1076      1076      1188      1188      1224      1224       948       948       960       960      1088      1088      1088      1088       936       936 
dram[5]:      1020      1020      1188      1188      1224      1224       952       952       972       972      1088      1088      1068      1068       944       944 
dram[6]:      1052      1060      1176      1176      1236      1236       960       960       964       964      1088      1088      1100      1100       960       960 
dram[7]:      1012      1012      1192      1192      1212      1212       944       944       964       964      1088      1088      1076      1076       908       908 
total dram writes = 135752
bank skew: 1236/908 = 1.36
chip skew: 17080/16792 = 1.02
average mf latency per bank:
dram[0]:        188       181       190       179       188       179       189       181       192       182       185       184       180       176       198       190
dram[1]:        178       179       183       188       180       180       189       191       184       185       183       187       175       174       198       202
dram[2]:        146       151       145       150       138       145       153       158       148       154       147       150       139       143       152       157
dram[3]:        145       152       153       158       143       149       153       159       158       164       153       158       141       144       158       164
dram[4]:        120       125       124       130       122       127       125       130       127       133       122       130       119       124       140       146
dram[5]:        130       132       139       142       119       123       137       139       132       137       133       140       125       127       131       134
dram[6]:        120       120       129       131       119       123       119       121       115       117       126       128       117       116       144       144
dram[7]:        126       130       126       131       125       128       128       132       127       132       118       122       129       132       135       140
maximum mf latency per bank:
dram[0]:       2460      2468      2736      3022      2855      2862      2320      2331      2678      2672      2916      2965      2461      2612      2444      2614
dram[1]:       2284      2435      2723      2817      3164      3203      2779      2787      2534      3003      2681      2725      2387      2394      2814      3119
dram[2]:       2202      2210      2467      2475      1986      1994      2290      2312      2055      2097      4009      4017      2360      2457      2453      2473
dram[3]:       2033      1925      2611      2714      2531      2539      2216      2225      3428      3494      2881      2920      1932      1796      2511      2648
dram[4]:       2316      2364      2691      2974      1919      1940      1804      1814      2268      2284      2738      2772      2159      2184      2301      2430
dram[5]:       1604      1630      2506      2513      1702      1733      1651      1716      3133      3262      3019      3053      2356      2367      1856      1906
dram[6]:       2060      2074      2088      2431      1807      1816      1797      1774      1568      1593      2896      2911      2151      1692      2806      2949
dram[7]:       1838      1847      1681      1715      2367      2382      2194      2362      1804      1865      3678      3665      1854      1817      2388      2423
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96440 n_nop=57088 n_act=1404 n_pre=1388 n_ref_event=0 n_req=9264 n_rd=4620 n_rd_L2_A=15372 n_write=15372 n_wr_bk=1692 bw_util=0.7685
n_activity=82377 dram_eff=0.8997
bk0: 1444a 42883i bk1: 1440a 41170i bk2: 1368a 38206i bk3: 1368a 38191i bk4: 1332a 36579i bk5: 1336a 35810i bk6: 1164a 44733i bk7: 1168a 43494i bk8: 1192a 43038i bk9: 1192a 42940i bk10: 1216a 43929i bk11: 1216a 42389i bk12: 1192a 43483i bk13: 1196a 42958i bk14: 1084a 48344i bk15: 1084a 46527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848554
Row_Buffer_Locality_read = 0.942377
Row_Buffer_Locality_write = 0.738631
Bank_Level_Parallism = 10.715737
Bank_Level_Parallism_Col = 10.461505
Bank_Level_Parallism_Ready = 5.847264
write_to_read_ratio_blp_rw_average = 0.457648
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.768478 
total_CMD = 96440 
util_bw = 74112 
Wasted_Col = 7711 
Wasted_Row = 112 
Idle = 14505 

BW Util Bottlenecks: 
RCDc_limit = 300 
RCDWRc_limit = 915 
WTRc_limit = 36328 
RTWc_limit = 36921 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36328 
RTWc_limit_alone = 36921 

Commands details: 
total_CMD = 96440 
n_nop = 57088 
Read = 4620 
Write = 15372 
L2_Alloc = 15372 
L2_WB = 1692 
n_act = 1404 
n_pre = 1388 
n_ref = 0 
n_req = 9264 
total_req = 37056 

Dual Bus Interface Util: 
issued_total_row = 2792 
issued_total_col = 37056 
Row_Bus_Util =  0.028951 
CoL_Bus_Util = 0.384239 
Either_Row_CoL_Bus_Util = 0.408046 
Issued_on_Two_Bus_Simul_Util = 0.005143 
issued_two_Eff = 0.012604 
queue_avg = 50.067089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.0671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96440 n_nop=57569 n_act=1364 n_pre=1348 n_ref_event=0 n_req=9162 n_rd=4540 n_rd_L2_A=15252 n_write=15252 n_wr_bk=1604 bw_util=0.76
n_activity=81806 dram_eff=0.896
bk0: 1396a 44166i bk1: 1400a 43954i bk2: 1388a 39578i bk3: 1384a 38547i bk4: 1316a 37986i bk5: 1316a 36959i bk6: 1152a 46300i bk7: 1152a 45666i bk8: 1176a 45253i bk9: 1176a 44569i bk10: 1212a 44863i bk11: 1212a 44207i bk12: 1176a 44102i bk13: 1176a 44205i bk14: 1080a 49204i bk15: 1080a 48422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851124
Row_Buffer_Locality_read = 0.946443
Row_Buffer_Locality_write = 0.739203
Bank_Level_Parallism = 10.514241
Bank_Level_Parallism_Col = 10.273650
Bank_Level_Parallism_Ready = 5.741145
write_to_read_ratio_blp_rw_average = 0.460527
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.760017 
total_CMD = 96440 
util_bw = 73296 
Wasted_Col = 7817 
Wasted_Row = 183 
Idle = 15144 

BW Util Bottlenecks: 
RCDc_limit = 397 
RCDWRc_limit = 957 
WTRc_limit = 36265 
RTWc_limit = 36750 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36265 
RTWc_limit_alone = 36750 

Commands details: 
total_CMD = 96440 
n_nop = 57569 
Read = 4540 
Write = 15252 
L2_Alloc = 15252 
L2_WB = 1604 
n_act = 1364 
n_pre = 1348 
n_ref = 0 
n_req = 9162 
total_req = 36648 

Dual Bus Interface Util: 
issued_total_row = 2712 
issued_total_col = 36648 
Row_Bus_Util =  0.028121 
CoL_Bus_Util = 0.380008 
Either_Row_CoL_Bus_Util = 0.403059 
Issued_on_Two_Bus_Simul_Util = 0.005071 
issued_two_Eff = 0.012580 
queue_avg = 49.646111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96440 n_nop=57118 n_act=1481 n_pre=1465 n_ref_event=0 n_req=9234 n_rd=4536 n_rd_L2_A=15368 n_write=15368 n_wr_bk=1664 bw_util=0.766
n_activity=82108 dram_eff=0.8997
bk0: 1408a 41822i bk1: 1408a 41194i bk2: 1384a 38794i bk3: 1384a 37193i bk4: 1336a 36909i bk5: 1336a 36267i bk6: 1172a 43287i bk7: 1172a 43472i bk8: 1176a 44356i bk9: 1176a 43631i bk10: 1220a 42696i bk11: 1220a 42217i bk12: 1176a 43762i bk13: 1176a 42272i bk14: 1080a 47215i bk15: 1080a 46780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839614
Row_Buffer_Locality_read = 0.942524
Row_Buffer_Locality_write = 0.719352
Bank_Level_Parallism = 10.792097
Bank_Level_Parallism_Col = 10.520266
Bank_Level_Parallism_Ready = 5.940741
write_to_read_ratio_blp_rw_average = 0.460988
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.765989 
total_CMD = 96440 
util_bw = 73872 
Wasted_Col = 7599 
Wasted_Row = 172 
Idle = 14797 

BW Util Bottlenecks: 
RCDc_limit = 289 
RCDWRc_limit = 937 
WTRc_limit = 35968 
RTWc_limit = 36735 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35968 
RTWc_limit_alone = 36735 

Commands details: 
total_CMD = 96440 
n_nop = 57118 
Read = 4536 
Write = 15368 
L2_Alloc = 15368 
L2_WB = 1664 
n_act = 1481 
n_pre = 1465 
n_ref = 0 
n_req = 9234 
total_req = 36936 

Dual Bus Interface Util: 
issued_total_row = 2946 
issued_total_col = 36936 
Row_Bus_Util =  0.030547 
CoL_Bus_Util = 0.382995 
Either_Row_CoL_Bus_Util = 0.407735 
Issued_on_Two_Bus_Simul_Util = 0.005807 
issued_two_Eff = 0.014241 
queue_avg = 49.677063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96440 n_nop=57368 n_act=1358 n_pre=1342 n_ref_event=0 n_req=9218 n_rd=4512 n_rd_L2_A=15360 n_write=15360 n_wr_bk=1640 bw_util=0.7647
n_activity=82017 dram_eff=0.8991
bk0: 1380a 44090i bk1: 1380a 43850i bk2: 1388a 37851i bk3: 1388a 37004i bk4: 1316a 37100i bk5: 1316a 36168i bk6: 1168a 44503i bk7: 1168a 44047i bk8: 1196a 44244i bk9: 1196a 43191i bk10: 1216a 44519i bk11: 1216a 44084i bk12: 1180a 44848i bk13: 1180a 44394i bk14: 1092a 47936i bk15: 1092a 47391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.852680
Row_Buffer_Locality_read = 0.947262
Row_Buffer_Locality_write = 0.742118
Bank_Level_Parallism = 10.646046
Bank_Level_Parallism_Col = 10.394197
Bank_Level_Parallism_Ready = 5.807435
write_to_read_ratio_blp_rw_average = 0.462528
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.764662 
total_CMD = 96440 
util_bw = 73744 
Wasted_Col = 7604 
Wasted_Row = 149 
Idle = 14943 

BW Util Bottlenecks: 
RCDc_limit = 267 
RCDWRc_limit = 865 
WTRc_limit = 35695 
RTWc_limit = 36981 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35695 
RTWc_limit_alone = 36981 

Commands details: 
total_CMD = 96440 
n_nop = 57368 
Read = 4512 
Write = 15360 
L2_Alloc = 15360 
L2_WB = 1640 
n_act = 1358 
n_pre = 1342 
n_ref = 0 
n_req = 9218 
total_req = 36872 

Dual Bus Interface Util: 
issued_total_row = 2700 
issued_total_col = 36872 
Row_Bus_Util =  0.027997 
CoL_Bus_Util = 0.382331 
Either_Row_CoL_Bus_Util = 0.405143 
Issued_on_Two_Bus_Simul_Util = 0.005185 
issued_two_Eff = 0.012797 
queue_avg = 49.803215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.8032
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96440 n_nop=57251 n_act=1406 n_pre=1390 n_ref_event=0 n_req=9222 n_rd=4520 n_rd_L2_A=15352 n_write=15352 n_wr_bk=1664 bw_util=0.765
n_activity=81944 dram_eff=0.9003
bk0: 1396a 41161i bk1: 1396a 40116i bk2: 1388a 38012i bk3: 1388a 37526i bk4: 1328a 36677i bk5: 1328a 36222i bk6: 1156a 46544i bk7: 1156a 45909i bk8: 1188a 44184i bk9: 1188a 43918i bk10: 1220a 42597i bk11: 1220a 41940i bk12: 1176a 43658i bk13: 1176a 43230i bk14: 1084a 47258i bk15: 1084a 46486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.847538
Row_Buffer_Locality_read = 0.943237
Row_Buffer_Locality_write = 0.735778
Bank_Level_Parallism = 10.764359
Bank_Level_Parallism_Col = 10.502220
Bank_Level_Parallism_Ready = 5.874706
write_to_read_ratio_blp_rw_average = 0.463135
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.764994 
total_CMD = 96440 
util_bw = 73776 
Wasted_Col = 7585 
Wasted_Row = 132 
Idle = 14947 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 930 
WTRc_limit = 35723 
RTWc_limit = 36707 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 35723 
RTWc_limit_alone = 36707 

Commands details: 
total_CMD = 96440 
n_nop = 57251 
Read = 4520 
Write = 15352 
L2_Alloc = 15352 
L2_WB = 1664 
n_act = 1406 
n_pre = 1390 
n_ref = 0 
n_req = 9222 
total_req = 36888 

Dual Bus Interface Util: 
issued_total_row = 2796 
issued_total_col = 36888 
Row_Bus_Util =  0.028992 
CoL_Bus_Util = 0.382497 
Either_Row_CoL_Bus_Util = 0.406356 
Issued_on_Two_Bus_Simul_Util = 0.005133 
issued_two_Eff = 0.012631 
queue_avg = 48.716476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.7165
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96440 n_nop=57304 n_act=1445 n_pre=1429 n_ref_event=0 n_req=9196 n_rd=4568 n_rd_L2_A=15304 n_write=15304 n_wr_bk=1608 bw_util=0.7628
n_activity=82254 dram_eff=0.8944
bk0: 1376a 45489i bk1: 1376a 44478i bk2: 1396a 38199i bk3: 1396a 37744i bk4: 1340a 37452i bk5: 1340a 37235i bk6: 1164a 45141i bk7: 1164a 45605i bk8: 1188a 45040i bk9: 1188a 44399i bk10: 1216a 44014i bk11: 1216a 44061i bk12: 1168a 43745i bk13: 1168a 44383i bk14: 1088a 49886i bk15: 1088a 49083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842866
Row_Buffer_Locality_read = 0.939614
Row_Buffer_Locality_write = 0.729186
Bank_Level_Parallism = 10.495477
Bank_Level_Parallism_Col = 10.239264
Bank_Level_Parallism_Ready = 5.774940
write_to_read_ratio_blp_rw_average = 0.454567
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.762837 
total_CMD = 96440 
util_bw = 73568 
Wasted_Col = 7854 
Wasted_Row = 224 
Idle = 14794 

BW Util Bottlenecks: 
RCDc_limit = 451 
RCDWRc_limit = 953 
WTRc_limit = 36296 
RTWc_limit = 36350 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36296 
RTWc_limit_alone = 36350 

Commands details: 
total_CMD = 96440 
n_nop = 57304 
Read = 4568 
Write = 15304 
L2_Alloc = 15304 
L2_WB = 1608 
n_act = 1445 
n_pre = 1429 
n_ref = 0 
n_req = 9196 
total_req = 36784 

Dual Bus Interface Util: 
issued_total_row = 2874 
issued_total_col = 36784 
Row_Bus_Util =  0.029801 
CoL_Bus_Util = 0.381418 
Either_Row_CoL_Bus_Util = 0.405807 
Issued_on_Two_Bus_Simul_Util = 0.005413 
issued_two_Eff = 0.013338 
queue_avg = 48.639370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=48.6394
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0xc0249e00, atomic=0 1 entries : 0x7f68da582ac0 :  mf: uid=278182, sid12:w30, part=6, addr=0xc0249e00, load , size=128, unknown  status = IN_PARTITION_DRAM (56358), 

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc0249e80, atomic=0 1 entries : 0x7f68e3b34260 :  mf: uid=278175, sid12:w30, part=6, addr=0xc0249e80, load , size=128, unknown  status = IN_PARTITION_DRAM (56358), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96440 n_nop=56743 n_act=1589 n_pre=1573 n_ref_event=0 n_req=9275 n_rd=4648 n_rd_L2_A=15367 n_write=15372 n_wr_bk=1708 bw_util=0.7693
n_activity=82658 dram_eff=0.8976
bk0: 1416a 42288i bk1: 1420a 41370i bk2: 1383a 38619i bk3: 1380a 37951i bk4: 1348a 37397i bk5: 1348a 36649i bk6: 1164a 46339i bk7: 1164a 45367i bk8: 1180a 45247i bk9: 1180a 44408i bk10: 1224a 43055i bk11: 1224a 42503i bk12: 1188a 42012i bk13: 1188a 41426i bk14: 1104a 48041i bk15: 1104a 46912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828679
Row_Buffer_Locality_read = 0.939660
Row_Buffer_Locality_write = 0.698595
Bank_Level_Parallism = 10.624653
Bank_Level_Parallism_Col = 10.327100
Bank_Level_Parallism_Ready = 5.813065
write_to_read_ratio_blp_rw_average = 0.454963
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.769287 
total_CMD = 96440 
util_bw = 74189 
Wasted_Col = 7867 
Wasted_Row = 132 
Idle = 14252 

BW Util Bottlenecks: 
RCDc_limit = 328 
RCDWRc_limit = 1184 
WTRc_limit = 36330 
RTWc_limit = 36386 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36330 
RTWc_limit_alone = 36386 

Commands details: 
total_CMD = 96440 
n_nop = 56743 
Read = 4648 
Write = 15372 
L2_Alloc = 15367 
L2_WB = 1708 
n_act = 1589 
n_pre = 1573 
n_ref = 0 
n_req = 9275 
total_req = 37095 

Dual Bus Interface Util: 
issued_total_row = 3162 
issued_total_col = 37095 
Row_Bus_Util =  0.032787 
CoL_Bus_Util = 0.384643 
Either_Row_CoL_Bus_Util = 0.411624 
Issued_on_Two_Bus_Simul_Util = 0.005807 
issued_two_Eff = 0.014107 
queue_avg = 47.263779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.2638
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96440 n_nop=57507 n_act=1431 n_pre=1415 n_ref_event=0 n_req=9140 n_rd=4520 n_rd_L2_A=15248 n_write=15248 n_wr_bk=1544 bw_util=0.7582
n_activity=81911 dram_eff=0.8927
bk0: 1364a 45962i bk1: 1364a 45680i bk2: 1396a 39227i bk3: 1396a 38915i bk4: 1320a 39043i bk5: 1320a 38249i bk6: 1148a 48047i bk7: 1148a 47982i bk8: 1184a 45809i bk9: 1184a 45575i bk10: 1224a 44669i bk11: 1224a 44266i bk12: 1168a 45107i bk13: 1168a 45036i bk14: 1080a 50439i bk15: 1080a 50444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843435
Row_Buffer_Locality_read = 0.940712
Row_Buffer_Locality_write = 0.728919
Bank_Level_Parallism = 10.301739
Bank_Level_Parallism_Col = 10.040832
Bank_Level_Parallism_Ready = 5.680456
write_to_read_ratio_blp_rw_average = 0.457989
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.758192 
total_CMD = 96440 
util_bw = 73120 
Wasted_Col = 8082 
Wasted_Row = 171 
Idle = 15067 

BW Util Bottlenecks: 
RCDc_limit = 437 
RCDWRc_limit = 1017 
WTRc_limit = 36028 
RTWc_limit = 35887 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36028 
RTWc_limit_alone = 35887 

Commands details: 
total_CMD = 96440 
n_nop = 57507 
Read = 4520 
Write = 15248 
L2_Alloc = 15248 
L2_WB = 1544 
n_act = 1431 
n_pre = 1415 
n_ref = 0 
n_req = 9140 
total_req = 36560 

Dual Bus Interface Util: 
issued_total_row = 2846 
issued_total_col = 36560 
Row_Bus_Util =  0.029511 
CoL_Bus_Util = 0.379096 
Either_Row_CoL_Bus_Util = 0.403702 
Issued_on_Two_Bus_Simul_Util = 0.004905 
issued_two_Eff = 0.012149 
queue_avg = 46.518600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.5186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4020, Miss = 2498, Miss_rate = 0.621, Pending_hits = 19, Reservation_fails = 96
L2_cache_bank[1]: Access = 4000, Miss = 2500, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 65
L2_cache_bank[2]: Access = 4000, Miss = 2474, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 46
L2_cache_bank[3]: Access = 4020, Miss = 2474, Miss_rate = 0.615, Pending_hits = 19, Reservation_fails = 61
L2_cache_bank[4]: Access = 4020, Miss = 2488, Miss_rate = 0.619, Pending_hits = 19, Reservation_fails = 58
L2_cache_bank[5]: Access = 4020, Miss = 2488, Miss_rate = 0.619, Pending_hits = 19, Reservation_fails = 59
L2_cache_bank[6]: Access = 4000, Miss = 2484, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[7]: Access = 4000, Miss = 2484, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 43
L2_cache_bank[8]: Access = 4000, Miss = 2484, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 74
L2_cache_bank[9]: Access = 4000, Miss = 2484, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 73
L2_cache_bank[10]: Access = 4020, Miss = 2484, Miss_rate = 0.618, Pending_hits = 19, Reservation_fails = 46
L2_cache_bank[11]: Access = 4020, Miss = 2484, Miss_rate = 0.618, Pending_hits = 19, Reservation_fails = 39
L2_cache_bank[12]: Access = 4020, Miss = 2502, Miss_rate = 0.622, Pending_hits = 19, Reservation_fails = 30
L2_cache_bank[13]: Access = 4020, Miss = 2503, Miss_rate = 0.623, Pending_hits = 19, Reservation_fails = 34
L2_cache_bank[14]: Access = 4000, Miss = 2471, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 43
L2_cache_bank[15]: Access = 4000, Miss = 2471, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 52
L2_total_cache_accesses = 64160
L2_total_cache_misses = 39773
L2_total_cache_miss_rate = 0.6199
L2_total_cache_pending_hits = 152
L2_total_cache_reservation_fails = 858
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30657
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 133
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 133
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 140
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 843
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.176

icnt_total_pkts_mem_to_simt=167160
icnt_total_pkts_simt_to_mem=217760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 103.170078
	minimum = 6.000000
	maximum = 1892.000000
Network latency average = 62.650729
	minimum = 6.000000
	maximum = 1520.000000
Slowest packet = 91955
Flit latency average = 36.159479
	minimum = 6.000000
	maximum = 1520.000000
Slowest flit = 271948
Fragmentation average = 0.596302
	minimum = 0.000000
	maximum = 898.000000
Injected packet rate average = 0.032420
	minimum = 0.000000 (at node 36)
	maximum = 0.050656 (at node 20)
Accepted packet rate average = 0.032420
	minimum = 0.000000 (at node 36)
	maximum = 0.050656 (at node 20)
Injected flit rate average = 0.097260
	minimum = 0.000000 (at node 36)
	maximum = 0.185740 (at node 20)
Accepted flit rate average= 0.097260
	minimum = 0.000000 (at node 36)
	maximum = 0.178311 (at node 13)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 81.119281 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 1783.750000 (4 samples)
Network latency average = 53.611966 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 1530.750000 (4 samples)
Flit latency average = 43.783600 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 1528.750000 (4 samples)
Fragmentation average = 1.494931 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 1272.500000 (4 samples)
Injected packet rate average = 0.028606 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.045336 (4 samples)
Accepted packet rate average = 0.028606 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.045336 (4 samples)
Injected flit rate average = 0.085813 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.156664 (4 samples)
Accepted flit rate average = 0.085813 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.153567 (4 samples)
Injected packet size average = 2.999855 (4 samples)
Accepted packet size average = 2.999855 (4 samples)
Hops average = 1.000000 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 168228 (inst/sec)
gpgpu_simulation_rate = 1341 (cycle/sec)
gpgpu_silicon_slowdown = 1198359x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6430..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6428..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a674e10463 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'.
GPGPU-Sim PTX: pushing kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 17055
gpu_sim_insn = 1945600
gpu_ipc =     114.0780
gpu_tot_sim_cycle = 73414
gpu_tot_sim_insn = 9011200
gpu_tot_ipc =     122.7450
gpu_tot_issued_cta = 500
gpu_occupancy = 67.7666% 
gpu_tot_occupancy = 68.6894% 
max_total_param_size = 0
gpu_stall_dramfull = 454225
gpu_stall_icnt2sh    = 106860
partiton_level_parallism =       1.1269
partiton_level_parallism_total  =       1.1358
partiton_level_parallism_util =       2.2217
partiton_level_parallism_util_total  =       2.6615
L2_BW  =     106.8161 GB/Sec
L2_BW_total  =     107.6510 GB/Sec
gpu_total_sim_rate=163840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147200
	L1I_total_cache_misses = 6837
	L1I_total_cache_miss_rate = 0.0464
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 22752
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51200
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3592
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 49920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3592
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 140363
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6837
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 22752
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6677
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51200
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3592
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 22752
ctas_completed 500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 278, 278, 278, 278, 277, 278, 279, 277, 278, 277, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 186, 185, 185, 185, 185, 185, 185, 
gpgpu_n_tot_thrd_icount = 9011200
gpgpu_n_tot_w_icount = 281600
gpgpu_n_stall_shd_mem = 1068225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38400
gpgpu_n_mem_write_global = 44800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 614400
gpgpu_n_store_insn = 716800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1638400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3592
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3592
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1888558	W0_Idle:355934	W0_Scoreboard:299615	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:281600
single_issue_nums: WS0:125426	WS1:125448	
dual_issue_nums: WS0:7687	WS1:7676	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 307200 {8:38400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6092800 {136:44800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5222400 {136:38400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 358400 {8:44800,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 4114 
max_icnt2mem_latency = 1126 
maxmrqlatency = 3304 
max_icnt2sh_latency = 105 
averagemflatency = 754 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 303 
avg_icnt2sh_latency = 8 
mrq_lat_table:13070 	160 	796 	2124 	3577 	7220 	11244 	16969 	23872 	16179 	3173 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13837 	17759 	30181 	19861 	1581 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3310 	23790 	14528 	8404 	9089 	11204 	9843 	3202 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57344 	15770 	8337 	1693 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	13 	83 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        35        32        32        32        32        40        42        32        32        32        32 
dram[1]:        32        32        32        32        33        33        32        32        32        32        41        41        32        32        34        34 
dram[2]:        32        32        32        32        32        32        32        32        32        32        38        38        32        32        32        32 
dram[3]:        32        32        32        32        34        33        32        32        32        32        42        42        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        41        41        32        32        34        34 
dram[5]:        32        32        32        32        32        32        32        32        32        32        43        43        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        43        44        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        33        32        32        32        32        32 
maximum service time to same row:
dram[0]:      4008      4051      2716      2713      3504      3504      2849      2930      2734      2917      3063      3050      2961      2915      4902      4893 
dram[1]:      4327      4329      3566      3388      4355      4332      3094      3334      3264      3240      3914      3661      2693      2699      5435      5434 
dram[2]:      3970      3470      2760      2690      3746      3740      2756      2762      3024      2998      3707      3469      3107      3107      4792      4791 
dram[3]:      4486      4495      3176      3169      4107      4102      2797      2794      3422      3417      3950      3943      3118      3120      5234      5233 
dram[4]:      4134      4129      2604      2604      3838      3839      3043      3039      2969      2961      2937      2933      3819      3826      4560      4560 
dram[5]:      4298      4301      3289      3279      3824      3808      2889      2886      3376      3428      3435      3435      3714      3723      4906      4905 
dram[6]:      4250      4205      2897      2765      3175      3176      2949      2945      3402      3402      3078      3063      4136      4128      4481      4480 
dram[7]:      4680      4666      3085      3250      4151      4145      3028      3012      3411      3399      3594      3594      3287      3302      5740      5740 
average row accesses per activate:
dram[0]:  5.329114  5.256250  6.007353  6.189394  6.559055  6.725806  6.614679  6.572727  6.372881  6.266667  6.276423  6.433333  6.560345  6.684210  4.807143  5.060150 
dram[1]:  5.366013  5.235669  6.080292  6.148148  7.119658  7.371681  6.669811  7.214286  6.456897  7.133333  6.347107  6.144000  5.338028  5.338028  5.129771  5.333333 
dram[2]:  4.674157  4.674157  6.110294  6.065693  6.064748  6.291045  6.455357  6.633028  6.384615  6.552631  5.916030  6.150794  5.354610  5.510949  4.682759  4.682759 
dram[3]:  5.331169  5.473333  6.167883  6.450382  7.025424  7.271930  6.911765  6.980198  6.444445  6.732143  6.200000  6.413223  5.960630  6.213115  5.183206  5.067164 
dram[4]:  5.085889  5.280255  5.964286  6.007194  6.666667  6.666667  6.596330  6.596330  5.806201  5.851562  6.404959  6.567797  5.361702  5.518248  5.524590  5.524590 
dram[5]:  5.042683  5.234177  5.827586  6.079137  5.854167  5.936620  6.555555  6.679245  6.113821  6.016000  6.487395  6.598290  5.323944  5.518248  4.927007  5.037313 
dram[6]:  4.860465  4.958580  5.648649  5.687075  5.944056  6.204380  6.153846  5.950413  5.237762  5.095238  5.686131  5.813433  5.595588  5.765152  5.051852  5.089552 
dram[7]:  5.137500  5.641379  5.464052  5.805555  6.446154  6.496124  6.454545  6.396396  5.604477  5.681818  6.054688  6.300813  5.514706  5.769231  5.169231  5.129771 
average row locality = 98768/16844 = 5.863690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1952      1948      1888      1888      1868      1872      1624      1628      1724      1724      1752      1752      1708      1712      1488      1488 
dram[1]:      1924      1928      1928      1924      1860      1860      1592      1592      1716      1716      1740      1740      1704      1704      1508      1508 
dram[2]:      1916      1916      1924      1924      1888      1888      1624      1624      1708      1708      1764      1764      1688      1688      1508      1508 
dram[3]:      1908      1908      1960      1960      1844      1844      1576      1576      1740      1740      1764      1768      1700      1704      1516      1516 
dram[4]:      1900      1900      1932      1932      1880      1880      1616      1616      1720      1720      1760      1760      1688      1688      1508      1508 
dram[5]:      1936      1936      1968      1968      1884      1884      1596      1596      1732      1732      1752      1752      1700      1700      1512      1512 
dram[6]:      1936      1940      1944      1944      1912      1912      1616      1616      1720      1720      1772      1772      1704      1704      1520      1520 
dram[7]:      1916      1904      1936      1936      1872      1872      1600      1600      1728      1724      1756      1756      1680      1680      1532      1532 
total dram reads = 224468
bank skew: 1968/1488 = 1.32
chip skew: 28252/27944 = 1.01
number of total write accesses:
dram[0]:      1416      1416      1380      1380      1464      1464      1260      1264      1284      1284      1336      1336      1336      1336      1204      1204 
dram[1]:      1360      1360      1404      1396      1472      1472      1236      1236      1280      1280      1332      1332      1328      1328      1180      1180 
dram[2]:      1412      1412      1400      1400      1484      1484      1268      1268      1280      1280      1336      1336      1332      1332      1208      1208 
dram[3]:      1376      1376      1420      1420      1472      1472      1244      1244      1276      1276      1336      1336      1328      1328      1200      1200 
dram[4]:      1416      1416      1408      1408      1480      1480      1260      1260      1276      1276      1340      1340      1336      1336      1188      1188 
dram[5]:      1372      1372      1412      1412      1488      1488      1236      1236      1276      1276      1336      1336      1324      1324      1188      1188 
dram[6]:      1408      1412      1400      1400      1488      1488      1264      1264      1276      1276      1344      1344      1340      1340      1208      1208 
dram[7]:      1372      1368      1408      1408      1480      1480      1240      1240      1276      1276      1344      1344      1320      1320      1156      1156 
total dram writes = 170604
bank skew: 1488/1156 = 1.29
chip skew: 21460/21176 = 1.01
average mf latency per bank:
dram[0]:        181       177       192       186       186       180       186       184       182       177       192       190       180       178       187       184
dram[1]:        185       184       197       201       190       190       193       194       182       184       192       193       182       182       199       203
dram[2]:        151       156       163       169       149       156       163       169       154       160       165       171       150       155       155       160
dram[3]:        155       163       176       176       159       163       163       170       164       170       164       169       154       158       164       170
dram[4]:        129       133       139       144       136       139       140       142       133       139       136       145       129       133       147       154
dram[5]:        144       147       162       165       137       142       155       158       147       150       151       158       146       149       148       151
dram[6]:        130       133       143       145       135       138       137       136       127       129       142       145       128       128       145       146
dram[7]:        139       145       146       151       142       144       142       145       138       140       138       141       146       150       148       150
maximum mf latency per bank:
dram[0]:       2460      2493      3064      3071      2855      2862      2770      2807      2678      2836      2920      2993      2922      2938      2444      2614
dram[1]:       3227      3246      3916      4114      3164      3203      3172      3178      3202      3213      3086      3101      3128      3090      2814      3119
dram[2]:       2202      2210      2834      3520      2519      2559      3086      3095      3271      3279      4009      4017      3200      3217      2484      2473
dram[3]:       2571      2647      3801      3821      3120      3161      2445      2450      3428      3494      2989      3012      3061      3078      2511      2648
dram[4]:       2567      2364      3622      3651      3300      2682      3435      3446      3022      3043      3057      3126      2692      2706      2301      2430
dram[5]:       2413      2619      3646      3665      2839      2846      3217      3225      3472      3498      3019      3053      3360      3376      2713      2723
dram[6]:       2060      2631      2455      2585      2562      2719      2176      2158      3034      3051      3195      3231      3041      3058      2806      2949
dram[7]:       2598      2887      2993      3008      3018      2752      2388      2485      2933      2706      3678      3665      3303      3307      2388      2423
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125624 n_nop=72886 n_act=2041 n_pre=2025 n_ref_event=0 n_req=12345 n_rd=9468 n_rd_L2_A=18548 n_write=18548 n_wr_bk=2816 bw_util=0.7862
n_activity=109221 dram_eff=0.9042
bk0: 1952a 52286i bk1: 1948a 51191i bk2: 1888a 49584i bk3: 1888a 48771i bk4: 1868a 46592i bk5: 1872a 45836i bk6: 1624a 55535i bk7: 1628a 54339i bk8: 1724a 53269i bk9: 1724a 53087i bk10: 1752a 55017i bk11: 1752a 53331i bk12: 1708a 54267i bk13: 1712a 53828i bk14: 1488a 60248i bk15: 1488a 57841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834751
Row_Buffer_Locality_read = 0.902199
Row_Buffer_Locality_write = 0.746302
Bank_Level_Parallism = 10.829856
Bank_Level_Parallism_Col = 10.544241
Bank_Level_Parallism_Ready = 5.764216
write_to_read_ratio_blp_rw_average = 0.467044
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.786156 
total_CMD = 125624 
util_bw = 98760 
Wasted_Col = 9817 
Wasted_Row = 167 
Idle = 16880 

BW Util Bottlenecks: 
RCDc_limit = 735 
RCDWRc_limit = 1056 
WTRc_limit = 45827 
RTWc_limit = 46837 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45827 
RTWc_limit_alone = 46837 

Commands details: 
total_CMD = 125624 
n_nop = 72886 
Read = 9468 
Write = 18548 
L2_Alloc = 18548 
L2_WB = 2816 
n_act = 2041 
n_pre = 2025 
n_ref = 0 
n_req = 12345 
total_req = 49380 

Dual Bus Interface Util: 
issued_total_row = 4066 
issued_total_col = 49380 
Row_Bus_Util =  0.032366 
CoL_Bus_Util = 0.393078 
Either_Row_CoL_Bus_Util = 0.419808 
Issued_on_Two_Bus_Simul_Util = 0.005636 
issued_two_Eff = 0.013425 
queue_avg = 51.698360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.6984
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125624 n_nop=73192 n_act=2024 n_pre=2008 n_ref_event=0 n_req=12280 n_rd=9492 n_rd_L2_A=18452 n_write=18452 n_wr_bk=2724 bw_util=0.782
n_activity=109033 dram_eff=0.901
bk0: 1924a 54461i bk1: 1928a 54120i bk2: 1928a 50313i bk3: 1924a 49057i bk4: 1860a 48050i bk5: 1860a 46939i bk6: 1592a 57050i bk7: 1592a 56391i bk8: 1716a 56591i bk9: 1716a 55000i bk10: 1740a 57190i bk11: 1740a 56386i bk12: 1704a 55289i bk13: 1704a 55419i bk14: 1508a 62146i bk15: 1508a 60946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835179
Row_Buffer_Locality_read = 0.902376
Row_Buffer_Locality_write = 0.746505
Bank_Level_Parallism = 10.577712
Bank_Level_Parallism_Col = 10.299479
Bank_Level_Parallism_Ready = 5.667774
write_to_read_ratio_blp_rw_average = 0.466318
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.782016 
total_CMD = 125624 
util_bw = 98240 
Wasted_Col = 10024 
Wasted_Row = 219 
Idle = 17141 

BW Util Bottlenecks: 
RCDc_limit = 813 
RCDWRc_limit = 1108 
WTRc_limit = 45680 
RTWc_limit = 46337 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45680 
RTWc_limit_alone = 46337 

Commands details: 
total_CMD = 125624 
n_nop = 73192 
Read = 9492 
Write = 18452 
L2_Alloc = 18452 
L2_WB = 2724 
n_act = 2024 
n_pre = 2008 
n_ref = 0 
n_req = 12280 
total_req = 49120 

Dual Bus Interface Util: 
issued_total_row = 4032 
issued_total_col = 49120 
Row_Bus_Util =  0.032096 
CoL_Bus_Util = 0.391008 
Either_Row_CoL_Bus_Util = 0.417372 
Issued_on_Two_Bus_Simul_Util = 0.005731 
issued_two_Eff = 0.013732 
queue_avg = 51.520355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.5204
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125624 n_nop=72625 n_act=2179 n_pre=2163 n_ref_event=0 n_req=12370 n_rd=9480 n_rd_L2_A=18560 n_write=18560 n_wr_bk=2880 bw_util=0.7877
n_activity=109490 dram_eff=0.9038
bk0: 1916a 52139i bk1: 1916a 51092i bk2: 1924a 50162i bk3: 1924a 48025i bk4: 1888a 47001i bk5: 1888a 45924i bk6: 1624a 54234i bk7: 1624a 54336i bk8: 1708a 55230i bk9: 1708a 53511i bk10: 1764a 55829i bk11: 1764a 54811i bk12: 1688a 54688i bk13: 1688a 52871i bk14: 1508a 57976i bk15: 1508a 57520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823848
Row_Buffer_Locality_read = 0.899287
Row_Buffer_Locality_write = 0.725187
Bank_Level_Parallism = 10.804073
Bank_Level_Parallism_Col = 10.494444
Bank_Level_Parallism_Ready = 5.769718
write_to_read_ratio_blp_rw_average = 0.471545
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.787748 
total_CMD = 125624 
util_bw = 98960 
Wasted_Col = 9832 
Wasted_Row = 211 
Idle = 16621 

BW Util Bottlenecks: 
RCDc_limit = 721 
RCDWRc_limit = 1130 
WTRc_limit = 45361 
RTWc_limit = 47000 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45361 
RTWc_limit_alone = 47000 

Commands details: 
total_CMD = 125624 
n_nop = 72625 
Read = 9480 
Write = 18560 
L2_Alloc = 18560 
L2_WB = 2880 
n_act = 2179 
n_pre = 2163 
n_ref = 0 
n_req = 12370 
total_req = 49480 

Dual Bus Interface Util: 
issued_total_row = 4342 
issued_total_col = 49480 
Row_Bus_Util =  0.034563 
CoL_Bus_Util = 0.393874 
Either_Row_CoL_Bus_Util = 0.421886 
Issued_on_Two_Bus_Simul_Util = 0.006551 
issued_two_Eff = 0.015529 
queue_avg = 51.718613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.7186
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125624 n_nop=73038 n_act=1996 n_pre=1980 n_ref_event=0 n_req=12332 n_rd=9464 n_rd_L2_A=18560 n_write=18560 n_wr_bk=2744 bw_util=0.7853
n_activity=109225 dram_eff=0.9032
bk0: 1908a 54984i bk1: 1908a 54365i bk2: 1960a 48675i bk3: 1960a 47344i bk4: 1844a 47130i bk5: 1844a 46571i bk6: 1576a 56246i bk7: 1576a 55791i bk8: 1740a 54928i bk9: 1740a 54027i bk10: 1764a 56562i bk11: 1768a 55905i bk12: 1700a 56690i bk13: 1704a 56137i bk14: 1516a 61869i bk15: 1516a 61044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838145
Row_Buffer_Locality_read = 0.905367
Row_Buffer_Locality_write = 0.749718
Bank_Level_Parallism = 10.624188
Bank_Level_Parallism_Col = 10.338873
Bank_Level_Parallism_Ready = 5.673107
write_to_read_ratio_blp_rw_average = 0.470024
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.785328 
total_CMD = 125624 
util_bw = 98656 
Wasted_Col = 9863 
Wasted_Row = 164 
Idle = 16941 

BW Util Bottlenecks: 
RCDc_limit = 695 
RCDWRc_limit = 1037 
WTRc_limit = 44972 
RTWc_limit = 47014 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44972 
RTWc_limit_alone = 47014 

Commands details: 
total_CMD = 125624 
n_nop = 73038 
Read = 9464 
Write = 18560 
L2_Alloc = 18560 
L2_WB = 2744 
n_act = 1996 
n_pre = 1980 
n_ref = 0 
n_req = 12332 
total_req = 49328 

Dual Bus Interface Util: 
issued_total_row = 3976 
issued_total_col = 49328 
Row_Bus_Util =  0.031650 
CoL_Bus_Util = 0.392664 
Either_Row_CoL_Bus_Util = 0.418598 
Issued_on_Two_Bus_Simul_Util = 0.005715 
issued_two_Eff = 0.013654 
queue_avg = 51.667992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=51.668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125624 n_nop=72815 n_act=2087 n_pre=2071 n_ref_event=0 n_req=12354 n_rd=9480 n_rd_L2_A=18528 n_write=18528 n_wr_bk=2880 bw_util=0.7867
n_activity=109190 dram_eff=0.9051
bk0: 1900a 52121i bk1: 1900a 50859i bk2: 1932a 49378i bk3: 1932a 48330i bk4: 1880a 46653i bk5: 1880a 46185i bk6: 1616a 55669i bk7: 1616a 55054i bk8: 1720a 54146i bk9: 1720a 52710i bk10: 1760a 54702i bk11: 1760a 53589i bk12: 1688a 54742i bk13: 1688a 53811i bk14: 1508a 60462i bk15: 1508a 59206i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831067
Row_Buffer_Locality_read = 0.901314
Row_Buffer_Locality_write = 0.739163
Bank_Level_Parallism = 10.807881
Bank_Level_Parallism_Col = 10.508113
Bank_Level_Parallism_Ready = 5.732653
write_to_read_ratio_blp_rw_average = 0.473196
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.786729 
total_CMD = 125624 
util_bw = 98832 
Wasted_Col = 9720 
Wasted_Row = 168 
Idle = 16904 

BW Util Bottlenecks: 
RCDc_limit = 641 
RCDWRc_limit = 1066 
WTRc_limit = 44977 
RTWc_limit = 46757 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 44977 
RTWc_limit_alone = 46757 

Commands details: 
total_CMD = 125624 
n_nop = 72815 
Read = 9480 
Write = 18528 
L2_Alloc = 18528 
L2_WB = 2880 
n_act = 2087 
n_pre = 2071 
n_ref = 0 
n_req = 12354 
total_req = 49416 

Dual Bus Interface Util: 
issued_total_row = 4158 
issued_total_col = 49416 
Row_Bus_Util =  0.033099 
CoL_Bus_Util = 0.393364 
Either_Row_CoL_Bus_Util = 0.420373 
Issued_on_Two_Bus_Simul_Util = 0.006090 
issued_two_Eff = 0.014486 
queue_avg = 50.892227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.8922
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125624 n_nop=72672 n_act=2140 n_pre=2124 n_ref_event=0 n_req=12356 n_rd=9656 n_rd_L2_A=18504 n_write=18504 n_wr_bk=2760 bw_util=0.7869
n_activity=109839 dram_eff=0.8999
bk0: 1936a 55484i bk1: 1936a 54095i bk2: 1968a 47800i bk3: 1968a 47719i bk4: 1884a 47293i bk5: 1884a 46735i bk6: 1596a 56336i bk7: 1596a 56722i bk8: 1732a 55884i bk9: 1732a 55275i bk10: 1752a 55681i bk11: 1752a 55823i bk12: 1700a 53589i bk13: 1700a 54385i bk14: 1512a 63171i bk15: 1512a 62428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826805
Row_Buffer_Locality_read = 0.898153
Row_Buffer_Locality_write = 0.732318
Bank_Level_Parallism = 10.571533
Bank_Level_Parallism_Col = 10.277346
Bank_Level_Parallism_Ready = 5.660615
write_to_read_ratio_blp_rw_average = 0.463402
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.786856 
total_CMD = 125624 
util_bw = 98848 
Wasted_Col = 10115 
Wasted_Row = 248 
Idle = 16413 

BW Util Bottlenecks: 
RCDc_limit = 877 
RCDWRc_limit = 1133 
WTRc_limit = 45925 
RTWc_limit = 46423 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45925 
RTWc_limit_alone = 46423 

Commands details: 
total_CMD = 125624 
n_nop = 72672 
Read = 9656 
Write = 18504 
L2_Alloc = 18504 
L2_WB = 2760 
n_act = 2140 
n_pre = 2124 
n_ref = 0 
n_req = 12356 
total_req = 49424 

Dual Bus Interface Util: 
issued_total_row = 4264 
issued_total_col = 49424 
Row_Bus_Util =  0.033943 
CoL_Bus_Util = 0.393428 
Either_Row_CoL_Bus_Util = 0.421512 
Issued_on_Two_Bus_Simul_Util = 0.005859 
issued_two_Eff = 0.013899 
queue_avg = 50.957077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=50.9571
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125624 n_nop=72225 n_act=2252 n_pre=2236 n_ref_event=0 n_req=12428 n_rd=9688 n_rd_L2_A=18564 n_write=18564 n_wr_bk=2896 bw_util=0.7914
n_activity=110140 dram_eff=0.9027
bk0: 1936a 53171i bk1: 1940a 51957i bk2: 1944a 49041i bk3: 1944a 47890i bk4: 1912a 48019i bk5: 1912a 47019i bk6: 1616a 56731i bk7: 1616a 55890i bk8: 1720a 55650i bk9: 1720a 55089i bk10: 1772a 54698i bk11: 1772a 53806i bk12: 1704a 53138i bk13: 1704a 52421i bk14: 1520a 62512i bk15: 1520a 60630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818796
Row_Buffer_Locality_read = 0.900892
Row_Buffer_Locality_write = 0.710718
Bank_Level_Parallism = 10.628058
Bank_Level_Parallism_Col = 10.303332
Bank_Level_Parallism_Ready = 5.677426
write_to_read_ratio_blp_rw_average = 0.462636
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.791441 
total_CMD = 125624 
util_bw = 99424 
Wasted_Col = 10058 
Wasted_Row = 156 
Idle = 15986 

BW Util Bottlenecks: 
RCDc_limit = 687 
RCDWRc_limit = 1312 
WTRc_limit = 45640 
RTWc_limit = 46136 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45640 
RTWc_limit_alone = 46136 

Commands details: 
total_CMD = 125624 
n_nop = 72225 
Read = 9688 
Write = 18564 
L2_Alloc = 18564 
L2_WB = 2896 
n_act = 2252 
n_pre = 2236 
n_ref = 0 
n_req = 12428 
total_req = 49712 

Dual Bus Interface Util: 
issued_total_row = 4488 
issued_total_col = 49712 
Row_Bus_Util =  0.035726 
CoL_Bus_Util = 0.395721 
Either_Row_CoL_Bus_Util = 0.425070 
Issued_on_Two_Bus_Simul_Util = 0.006376 
issued_two_Eff = 0.015000 
queue_avg = 49.890186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.8902
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xc00bff00, atomic=0 1 entries : 0x7f68d9ceac10 :  mf: uid=350587, sid07:w63, part=7, addr=0xc00bff00, load , size=128, unknown  status = IN_PARTITION_DRAM (73413), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc00bff80, atomic=0 1 entries : 0x7f68d9b55d40 :  mf: uid=350586, sid07:w63, part=7, addr=0xc00bff80, load , size=128, unknown  status = IN_PARTITION_DRAM (73412), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125624 n_nop=72892 n_act=2126 n_pre=2110 n_ref_event=0 n_req=12303 n_rd=9576 n_rd_L2_A=18442 n_write=18448 n_wr_bk=2740 bw_util=0.7834
n_activity=109595 dram_eff=0.898
bk0: 1916a 55181i bk1: 1904a 54731i bk2: 1936a 51446i bk3: 1936a 50800i bk4: 1872a 48951i bk5: 1872a 47673i bk6: 1600a 58367i bk7: 1600a 57919i bk8: 1728a 55516i bk9: 1724a 56684i bk10: 1756a 57493i bk11: 1756a 56710i bk12: 1680a 56306i bk13: 1680a 55682i bk14: 1530a 64134i bk15: 1528a 63595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827197
Row_Buffer_Locality_read = 0.898801
Row_Buffer_Locality_write = 0.732490
Bank_Level_Parallism = 10.380618
Bank_Level_Parallism_Col = 10.083488
Bank_Level_Parallism_Ready = 5.592772
write_to_read_ratio_blp_rw_average = 0.465213
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.783385 
total_CMD = 125624 
util_bw = 98411 
Wasted_Col = 10394 
Wasted_Row = 207 
Idle = 16612 

BW Util Bottlenecks: 
RCDc_limit = 820 
RCDWRc_limit = 1197 
WTRc_limit = 45743 
RTWc_limit = 45790 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45743 
RTWc_limit_alone = 45790 

Commands details: 
total_CMD = 125624 
n_nop = 72892 
Read = 9576 
Write = 18448 
L2_Alloc = 18442 
L2_WB = 2740 
n_act = 2126 
n_pre = 2110 
n_ref = 0 
n_req = 12303 
total_req = 49206 

Dual Bus Interface Util: 
issued_total_row = 4236 
issued_total_col = 49206 
Row_Bus_Util =  0.033720 
CoL_Bus_Util = 0.391693 
Either_Row_CoL_Bus_Util = 0.419761 
Issued_on_Two_Bus_Simul_Util = 0.005652 
issued_two_Eff = 0.013464 
queue_avg = 49.328617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.3286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5220, Miss = 3501, Miss_rate = 0.671, Pending_hits = 19, Reservation_fails = 122
L2_cache_bank[1]: Access = 5200, Miss = 3503, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 98
L2_cache_bank[2]: Access = 5200, Miss = 3493, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 78
L2_cache_bank[3]: Access = 5220, Miss = 3493, Miss_rate = 0.669, Pending_hits = 19, Reservation_fails = 101
L2_cache_bank[4]: Access = 5220, Miss = 3505, Miss_rate = 0.671, Pending_hits = 19, Reservation_fails = 80
L2_cache_bank[5]: Access = 5220, Miss = 3505, Miss_rate = 0.671, Pending_hits = 19, Reservation_fails = 79
L2_cache_bank[6]: Access = 5200, Miss = 3502, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 76
L2_cache_bank[7]: Access = 5200, Miss = 3504, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 69
L2_cache_bank[8]: Access = 5200, Miss = 3501, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 106
L2_cache_bank[9]: Access = 5200, Miss = 3501, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 98
L2_cache_bank[10]: Access = 5220, Miss = 3520, Miss_rate = 0.674, Pending_hits = 19, Reservation_fails = 85
L2_cache_bank[11]: Access = 5220, Miss = 3520, Miss_rate = 0.674, Pending_hits = 19, Reservation_fails = 78
L2_cache_bank[12]: Access = 5220, Miss = 3531, Miss_rate = 0.676, Pending_hits = 19, Reservation_fails = 65
L2_cache_bank[13]: Access = 5220, Miss = 3532, Miss_rate = 0.677, Pending_hits = 19, Reservation_fails = 70
L2_cache_bank[14]: Access = 5220, Miss = 3505, Miss_rate = 0.671, Pending_hits = 19, Reservation_fails = 77
L2_cache_bank[15]: Access = 5200, Miss = 3501, Miss_rate = 0.673, Pending_hits = 0, Reservation_fails = 89
L2_total_cache_accesses = 83380
L2_total_cache_misses = 56117
L2_total_cache_miss_rate = 0.6730
L2_total_cache_pending_hits = 171
L2_total_cache_reservation_fails = 1371
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 152
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38400
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 332
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1039
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.191

icnt_total_pkts_mem_to_simt=237660
icnt_total_pkts_simt_to_mem=262580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 122.153902
	minimum = 6.000000
	maximum = 1694.000000
Network latency average = 74.925416
	minimum = 6.000000
	maximum = 1397.000000
Slowest packet = 130734
Flit latency average = 44.220404
	minimum = 6.000000
	maximum = 1397.000000
Slowest flit = 387534
Fragmentation average = 1.513684
	minimum = 0.000000
	maximum = 1103.000000
Injected packet rate average = 0.024458
	minimum = 0.000000 (at node 36)
	maximum = 0.038811 (at node 34)
Accepted packet rate average = 0.024458
	minimum = 0.000000 (at node 36)
	maximum = 0.038811 (at node 34)
Injected flit rate average = 0.073373
	minimum = 0.000000 (at node 36)
	maximum = 0.143157 (at node 34)
Accepted flit rate average= 0.073373
	minimum = 0.000000 (at node 36)
	maximum = 0.134536 (at node 7)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 89.326205 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 1765.800000 (5 samples)
Network latency average = 57.874656 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 1504.000000 (5 samples)
Flit latency average = 43.870961 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 1502.400000 (5 samples)
Fragmentation average = 1.498682 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 1238.600000 (5 samples)
Injected packet rate average = 0.027776 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.044031 (5 samples)
Accepted packet rate average = 0.027776 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.044031 (5 samples)
Injected flit rate average = 0.083325 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.153963 (5 samples)
Accepted flit rate average = 0.083325 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.149761 (5 samples)
Injected packet size average = 2.999880 (5 samples)
Accepted packet size average = 2.999880 (5 samples)
Hops average = 1.000000 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 55 sec (55 sec)
gpgpu_simulation_rate = 163840 (inst/sec)
gpgpu_simulation_rate = 1334 (cycle/sec)
gpgpu_silicon_slowdown = 1204647x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeb66c6408..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeb66c6404..

GPGPU-Sim PTX: cudaLaunch for 0x0x55a674e104bf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x880 (CUDAStream.1.sm_30.ptx:489) @%p1 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x900 (CUDAStream.1.sm_30.ptx:511) shr.u32 %r24, %r2, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f0 (CUDAStream.1.sm_30.ptx:506) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (CUDAStream.1.sm_30.ptx:508) st.shared.f64 [%r5], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x910 (CUDAStream.1.sm_30.ptx:513) @%p3 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x938 (CUDAStream.1.sm_30.ptx:520) @%p4 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (CUDAStream.1.sm_30.ptx:532) shr.u32 %r21, %r10, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9a0 (CUDAStream.1.sm_30.ptx:536) @%p5 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9b0 (CUDAStream.1.sm_30.ptx:540) @%p6 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (CUDAStream.1.sm_30.ptx:549) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' to stream 0, gridDim= (256,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads shmem
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 36598
gpu_sim_insn = 34622720
gpu_ipc =     946.0276
gpu_tot_sim_cycle = 110012
gpu_tot_sim_insn = 43633920
gpu_tot_ipc =     396.6287
gpu_tot_issued_cta = 756
gpu_occupancy = 92.3515% 
gpu_tot_occupancy = 76.6696% 
max_total_param_size = 0
gpu_stall_dramfull = 496662
gpu_stall_icnt2sh    = 208259
partiton_level_parallism =       0.3584
partiton_level_parallism_total  =       0.8771
partiton_level_parallism_util =       3.1162
partiton_level_parallism_util_total  =       2.7154
L2_BW  =      33.9687 GB/Sec
L2_BW_total  =      83.1389 GB/Sec
gpu_total_sim_rate=386140

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 799040
	L1I_total_cache_misses = 9577
	L1I_total_cache_miss_rate = 0.0120
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28728
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 83968
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0152
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3592
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3592
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789463
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9577
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28728
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9357
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 83968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 799040

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3592
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 28728
ctas_completed 756, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1921, 1452, 1384, 1384, 1314, 1316, 1313, 1314, 1245, 1245, 1245, 1246, 1244, 1246, 1244, 1245, 1184, 1184, 1184, 1184, 1184, 1184, 1183, 1183, 1183, 1183, 1182, 1183, 1184, 1182, 1183, 1182, 1583, 1184, 1123, 1124, 1063, 1063, 1062, 1064, 1003, 1004, 1004, 1002, 1004, 1002, 1004, 1004, 952, 952, 952, 952, 952, 952, 952, 952, 952, 952, 951, 951, 951, 951, 951, 951, 
gpgpu_n_tot_thrd_icount = 44929024
gpgpu_n_tot_w_icount = 1404032
gpgpu_n_stall_shd_mem = 1145827
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51200
gpgpu_n_mem_write_global = 45056
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 819200
gpgpu_n_store_insn = 717056
gpgpu_n_shmem_insn = 1150464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2686976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3592
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3592
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1970551	W0_Idle:491330	W0_Scoreboard:408970	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1392512
single_issue_nums: WS0:670736	WS1:664370	
dual_issue_nums: WS0:19032	WS1:15431	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 409600 {8:51200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6103040 {40:256,136:44800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6963200 {136:51200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360448 {8:45056,}
traffic_breakdown_memtocore[INST_ACC_R] = 29920 {136:220,}
maxmflatency = 4114 
max_icnt2mem_latency = 1126 
maxmrqlatency = 3304 
max_icnt2sh_latency = 136 
averagemflatency = 713 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 301 
avg_icnt2sh_latency = 9 
mrq_lat_table:13902 	184 	843 	2209 	3742 	7461 	11623 	17551 	24777 	16708 	3208 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16896 	23836 	33534 	20427 	1582 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	6599 	25148 	16416 	9502 	10376 	13174 	11811 	3460 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	58847 	20890 	13008 	3215 	314 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	21 	88 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        35        32        32        32        32        40        42        32        32        32        32 
dram[1]:        32        32        32        32        33        33        32        32        32        32        41        41        32        32        34        34 
dram[2]:        32        32        32        32        32        32        32        32        32        32        38        38        32        32        32        32 
dram[3]:        32        32        32        32        34        33        32        32        32        32        42        42        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        41        41        32        32        34        34 
dram[5]:        32        32        32        32        32        32        32        32        32        32        43        43        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        43        44        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        33        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5874      5865      2716      2713      3504      3504      4594      4602      5278      5304      5355      5446      2961      2915      4902      4893 
dram[1]:      6057      4329      3566      3388      4355      4332      5288      9901      4999      4981      5374      5320      2693      2699      5435      5434 
dram[2]:      3970      3470      2760      2690      3746      3740     11658     14779      5256      5253      5619      5616      3107      3107      4792      4791 
dram[3]:      4486      4495      3176      3169      4107      4102     16095     16360      5258      5269      5788      5611      3118      3120      5234      5233 
dram[4]:      4134      4129      2604      2604      3838      3839     20252     21511      5011      5004      5674      5437      3819      3826      4560      4560 
dram[5]:      4298      4301      3289      3279      3824      3808     24300     25895      5180      5098      5690      5591      3714      3723      4906      4905 
dram[6]:      4250      4205      2897      2765      3175      3176     27232     30525      4961      4947      5758      5710      4136      4128      4481      4480 
dram[7]:      4680      4666      3085      3250      4151      4145     31474     33182      5159      5166      5711      5653      3287      3302     31138     32891 
average row accesses per activate:
dram[0]:  5.255952  5.127907  5.965517  6.178571  6.407407  6.560606  6.474138  6.418803  6.165354  6.069767  6.320312  6.472000  6.391667  6.508474  4.746575  4.950000 
dram[1]:  5.350000  5.150602  6.054422  6.166667  7.056911  7.294117  6.456141  7.096154  6.385246  7.009009  6.392000  6.193799  5.347222  5.347222  5.082089  5.198473 
dram[2]:  4.617021  4.666667  6.055172  6.055172  5.891892  6.140845  6.327731  6.482759  6.377049  6.429752  5.955883  6.183206  5.197279  5.342658  4.598684  4.598684 
dram[3]:  5.325000  5.496774  5.993333  6.421429  6.975806  7.208333  6.833333  6.897196  6.246032  6.504132  6.263566  6.472000  5.961240  6.209677  5.088889  4.978261 
dram[4]:  4.948276  5.125000  5.912752  6.034246  6.541353  6.541353  6.422414  6.448276  5.652174  5.693430  6.428571  6.585366  5.210885  5.356643  5.445312  5.445312 
dram[5]:  4.936781  5.174699  5.863636  6.101351  5.885906  5.965986  6.417391  6.589286  5.902256  5.902256  6.544715  6.652893  5.349650  5.543478  4.920863  5.029412 
dram[6]:  4.748634  4.865922  5.679487  5.753247  5.821192  6.062069  5.976000  5.798450  5.045161  5.045161  5.800000  5.927007  5.391608  5.546762  4.957747  4.992908 
dram[7]:  5.035503  5.542484  5.496933  5.894737  6.426471  6.522388  6.316239  6.262712  5.528169  5.681159  6.160306  6.404762  5.521739  5.772727  5.097015  5.059259 
average row locality = 102592/17687 = 5.800418
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2088      2084      2044      2044      1952      1956      1696      1700      1836      1836      1892      1892      1732      1736      1552      1552 
dram[1]:      2024      2020      2128      2124      1968      1968      1660      1660      1828      1824      1856      1856      1748      1748      1524      1524 
dram[2]:      2048      2048      2084      2084      1976      1976      1700      1700      1820      1820      1896      1896      1720      1720      1572      1572 
dram[3]:      2004      2004      2156      2156      1952      1952      1644      1644      1856      1856      1888      1892      1744      1748      1532      1532 
dram[4]:      2016      2016      2088      2088      1972      1972      1688      1688      1832      1832      1896      1896      1728      1728      1568      1568 
dram[5]:      2036      2036      2176      2176      1996      1996      1664      1664      1848      1848      1876      1876      1736      1736      1528      1528 
dram[6]:      2052      2056      2116      2116      2004      2004      1696      1696      1840      1840      1904      1904      1744      1744      1584      1584 
dram[7]:      2012      2000      2148      2148      1984      1984      1672      1672      1852      1848      1884      1884      1720      1720      1552      1552 
total dram reads = 237056
bank skew: 2176/1524 = 1.43
chip skew: 29884/29460 = 1.01
number of total write accesses:
dram[0]:      1444      1444      1416      1416      1508      1508      1296      1298      1296      1296      1344      1344      1336      1336      1220      1220 
dram[1]:      1400      1400      1432      1428      1504      1504      1281      1283      1288      1288      1340      1340      1332      1332      1200      1200 
dram[2]:      1424      1424      1428      1428      1512      1512      1306      1305      1292      1292      1344      1344      1336      1336      1224      1224 
dram[3]:      1404      1404      1440      1440      1508      1508      1299      1299      1292      1292      1344      1344      1332      1332      1216      1216 
dram[4]:      1428      1428      1436      1436      1508      1508      1283      1286      1288      1288      1344      1344      1336      1336      1220      1220 
dram[5]:      1400      1400      1436      1436      1512      1512      1285      1285      1292      1292      1344      1344      1324      1324      1208      1208 
dram[6]:      1424      1428      1428      1428      1512      1512      1289      1290      1288      1288      1344      1344      1340      1340      1232      1232 
dram[7]:      1392      1392      1436      1436      1512      1512      1281      1281      1288      1288      1344      1344      1328      1328      1180      1180 
total dram writes = 173207
bank skew: 1512/1180 = 1.28
chip skew: 21731/21522 = 1.01
average mf latency per bank:
dram[0]:        191       186       203       197       192       186       194       192       187       182       197       196       192       189       199       195
dram[1]:        195       191       206       207       197       194       201       199       189       187       202       201       195       192       213       214
dram[2]:        162       167       171       179       156       163       172       178       161       167       172       179       162       167       167       173
dram[3]:        164       172       181       183       166       169       171       179       170       175       172       179       165       169       175       181
dram[4]:        139       142       149       153       143       145       149       148       140       145       145       153       140       143       160       165
dram[5]:        151       155       170       175       143       148       161       164       152       156       160       167       157       161       159       163
dram[6]:        139       141       152       156       141       143       144       143       133       135       149       151       139       138       157       158
dram[7]:        147       154       154       159       149       150       150       153       144       146       146       148       157       161       160       162
maximum mf latency per bank:
dram[0]:       2460      2493      3064      3071      2855      2862      2770      2807      2678      2836      2920      2993      2922      2938      2444      2614
dram[1]:       3227      3246      3916      4114      3164      3203      3172      3178      3202      3213      3086      3101      3128      3090      2814      3119
dram[2]:       2202      2210      2834      3520      2519      2559      3086      3095      3271      3279      4009      4017      3200      3217      2484      2473
dram[3]:       2571      2647      3801      3821      3120      3161      2445      2450      3428      3494      2989      3012      3061      3078      2511      2648
dram[4]:       2567      2364      3622      3651      3300      2682      3435      3446      3022      3043      3057      3126      2692      2706      2301      2430
dram[5]:       2413      2619      3646      3665      2839      2846      3217      3225      3472      3498      3019      3053      3360      3376      2713      2723
dram[6]:       2060      2631      2455      2585      2562      2719      2176      2158      3034      3051      3195      3231      3041      3058      2806      2949
dram[7]:       2598      2887      2993      3008      3018      2752      2388      2485      2933      2706      3678      3665      3303      3307      2388      2423
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188252 n_nop=133372 n_act=2159 n_pre=2143 n_ref_event=0 n_req=12833 n_rd=11036 n_rd_L2_A=18556 n_write=18554 n_wr_bk=3168 bw_util=0.5452
n_activity=113754 dram_eff=0.9022
bk0: 2088a 111988i bk1: 2084a 110992i bk2: 2044a 108857i bk3: 2044a 107801i bk4: 1952a 106045i bk5: 1956a 105280i bk6: 1696a 115256i bk7: 1700a 114299i bk8: 1836a 113386i bk9: 1836a 113410i bk10: 1892a 115700i bk11: 1892a 113843i bk12: 1732a 116235i bk13: 1736a 116075i bk14: 1552a 120497i bk15: 1552a 117761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831840
Row_Buffer_Locality_read = 0.896323
Row_Buffer_Locality_write = 0.744066
Bank_Level_Parallism = 10.782821
Bank_Level_Parallism_Col = 10.497850
Bank_Level_Parallism_Ready = 5.739540
write_to_read_ratio_blp_rw_average = 0.464714
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.545163 
total_CMD = 188252 
util_bw = 102628 
Wasted_Col = 10070 
Wasted_Row = 275 
Idle = 75279 

BW Util Bottlenecks: 
RCDc_limit = 892 
RCDWRc_limit = 1077 
WTRc_limit = 46171 
RTWc_limit = 47419 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46171 
RTWc_limit_alone = 47419 

Commands details: 
total_CMD = 188252 
n_nop = 133372 
Read = 11036 
Write = 18554 
L2_Alloc = 18556 
L2_WB = 3168 
n_act = 2159 
n_pre = 2143 
n_ref = 0 
n_req = 12833 
total_req = 51314 

Dual Bus Interface Util: 
issued_total_row = 4302 
issued_total_col = 51314 
Row_Bus_Util =  0.022852 
CoL_Bus_Util = 0.272581 
Either_Row_CoL_Bus_Util = 0.291524 
Issued_on_Two_Bus_Simul_Util = 0.003910 
issued_two_Eff = 0.013411 
queue_avg = 35.594719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188252 n_nop=133766 n_act=2117 n_pre=2101 n_ref_event=0 n_req=12756 n_rd=11000 n_rd_L2_A=18460 n_write=18456 n_wr_bk=3096 bw_util=0.542
n_activity=113275 dram_eff=0.9007
bk0: 2024a 114493i bk1: 2020a 114778i bk2: 2128a 109791i bk3: 2124a 108364i bk4: 1968a 107226i bk5: 1968a 106015i bk6: 1660a 116078i bk7: 1660a 115542i bk8: 1828a 116353i bk9: 1824a 114709i bk10: 1856a 117668i bk11: 1856a 116720i bk12: 1748a 116778i bk13: 1748a 117258i bk14: 1524a 122256i bk15: 1524a 121472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834039
Row_Buffer_Locality_read = 0.899117
Row_Buffer_Locality_write = 0.745131
Bank_Level_Parallism = 10.579638
Bank_Level_Parallism_Col = 10.301126
Bank_Level_Parallism_Ready = 5.679011
write_to_read_ratio_blp_rw_average = 0.466245
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.541954 
total_CMD = 188252 
util_bw = 102024 
Wasted_Col = 10198 
Wasted_Row = 271 
Idle = 75759 

BW Util Bottlenecks: 
RCDc_limit = 904 
RCDWRc_limit = 1129 
WTRc_limit = 45867 
RTWc_limit = 46835 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45867 
RTWc_limit_alone = 46835 

Commands details: 
total_CMD = 188252 
n_nop = 133766 
Read = 11000 
Write = 18456 
L2_Alloc = 18460 
L2_WB = 3096 
n_act = 2117 
n_pre = 2101 
n_ref = 0 
n_req = 12756 
total_req = 51012 

Dual Bus Interface Util: 
issued_total_row = 4218 
issued_total_col = 51012 
Row_Bus_Util =  0.022406 
CoL_Bus_Util = 0.270977 
Either_Row_CoL_Bus_Util = 0.289431 
Issued_on_Two_Bus_Simul_Util = 0.003952 
issued_two_Eff = 0.013655 
queue_avg = 35.445732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.4457
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188252 n_nop=133181 n_act=2293 n_pre=2277 n_ref_event=0 n_req=12843 n_rd=11064 n_rd_L2_A=18568 n_write=18563 n_wr_bk=3168 bw_util=0.5457
n_activity=113680 dram_eff=0.9036
bk0: 2048a 112361i bk1: 2048a 111345i bk2: 2084a 109849i bk3: 2084a 107230i bk4: 1976a 106124i bk5: 1976a 105014i bk6: 1700a 113535i bk7: 1700a 113631i bk8: 1820a 115086i bk9: 1820a 113290i bk10: 1896a 116502i bk11: 1896a 115442i bk12: 1720a 116533i bk13: 1720a 113830i bk14: 1572a 118162i bk15: 1572a 117885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821459
Row_Buffer_Locality_read = 0.893629
Row_Buffer_Locality_write = 0.723091
Bank_Level_Parallism = 10.796246
Bank_Level_Parallism_Col = 10.484176
Bank_Level_Parallism_Ready = 5.745542
write_to_read_ratio_blp_rw_average = 0.470922
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.545683 
total_CMD = 188252 
util_bw = 102726 
Wasted_Col = 9999 
Wasted_Row = 274 
Idle = 75253 

BW Util Bottlenecks: 
RCDc_limit = 827 
RCDWRc_limit = 1159 
WTRc_limit = 45667 
RTWc_limit = 47382 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45667 
RTWc_limit_alone = 47382 

Commands details: 
total_CMD = 188252 
n_nop = 133181 
Read = 11064 
Write = 18563 
L2_Alloc = 18568 
L2_WB = 3168 
n_act = 2293 
n_pre = 2277 
n_ref = 0 
n_req = 12843 
total_req = 51363 

Dual Bus Interface Util: 
issued_total_row = 4570 
issued_total_col = 51363 
Row_Bus_Util =  0.024276 
CoL_Bus_Util = 0.272842 
Either_Row_CoL_Bus_Util = 0.292539 
Issued_on_Two_Bus_Simul_Util = 0.004579 
issued_two_Eff = 0.015653 
queue_avg = 35.553997 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.554
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188252 n_nop=133604 n_act=2091 n_pre=2075 n_ref_event=0 n_req=12812 n_rd=10992 n_rd_L2_A=18568 n_write=18566 n_wr_bk=3104 bw_util=0.5443
n_activity=113638 dram_eff=0.9016
bk0: 2004a 114904i bk1: 2004a 113933i bk2: 2156a 108289i bk3: 2156a 106727i bk4: 1952a 106374i bk5: 1952a 105763i bk6: 1644a 116510i bk7: 1644a 114886i bk8: 1856a 114597i bk9: 1856a 113686i bk10: 1888a 117078i bk11: 1892a 116233i bk12: 1744a 118283i bk13: 1748a 117515i bk14: 1532a 122919i bk15: 1532a 122057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836794
Row_Buffer_Locality_read = 0.901488
Row_Buffer_Locality_write = 0.748617
Bank_Level_Parallism = 10.607552
Bank_Level_Parallism_Col = 10.325816
Bank_Level_Parallism_Ready = 5.692121
write_to_read_ratio_blp_rw_average = 0.467192
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.544270 
total_CMD = 188252 
util_bw = 102460 
Wasted_Col = 10039 
Wasted_Row = 260 
Idle = 75493 

BW Util Bottlenecks: 
RCDc_limit = 815 
RCDWRc_limit = 1051 
WTRc_limit = 45177 
RTWc_limit = 47356 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45177 
RTWc_limit_alone = 47356 

Commands details: 
total_CMD = 188252 
n_nop = 133604 
Read = 10992 
Write = 18566 
L2_Alloc = 18568 
L2_WB = 3104 
n_act = 2091 
n_pre = 2075 
n_ref = 0 
n_req = 12812 
total_req = 51230 

Dual Bus Interface Util: 
issued_total_row = 4166 
issued_total_col = 51230 
Row_Bus_Util =  0.022130 
CoL_Bus_Util = 0.272135 
Either_Row_CoL_Bus_Util = 0.290292 
Issued_on_Two_Bus_Simul_Util = 0.003973 
issued_two_Eff = 0.013688 
queue_avg = 35.507935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.5079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188252 n_nop=133397 n_act=2205 n_pre=2189 n_ref_event=0 n_req=12823 n_rd=11040 n_rd_L2_A=18536 n_write=18537 n_wr_bk=3152 bw_util=0.5446
n_activity=113460 dram_eff=0.9037
bk0: 2016a 112149i bk1: 2016a 110701i bk2: 2088a 108781i bk3: 2088a 107688i bk4: 1972a 105899i bk5: 1972a 105423i bk6: 1688a 115663i bk7: 1688a 114839i bk8: 1832a 113624i bk9: 1832a 112075i bk10: 1896a 115178i bk11: 1896a 113753i bk12: 1728a 116248i bk13: 1728a 115354i bk14: 1568a 120387i bk15: 1568a 118967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828043
Row_Buffer_Locality_read = 0.894915
Row_Buffer_Locality_write = 0.736968
Bank_Level_Parallism = 10.819911
Bank_Level_Parallism_Col = 10.518456
Bank_Level_Parallism_Ready = 5.750204
write_to_read_ratio_blp_rw_average = 0.471516
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.544642 
total_CMD = 188252 
util_bw = 102530 
Wasted_Col = 9876 
Wasted_Row = 241 
Idle = 75605 

BW Util Bottlenecks: 
RCDc_limit = 735 
RCDWRc_limit = 1085 
WTRc_limit = 45228 
RTWc_limit = 47181 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45228 
RTWc_limit_alone = 47181 

Commands details: 
total_CMD = 188252 
n_nop = 133397 
Read = 11040 
Write = 18537 
L2_Alloc = 18536 
L2_WB = 3152 
n_act = 2205 
n_pre = 2189 
n_ref = 0 
n_req = 12823 
total_req = 51265 

Dual Bus Interface Util: 
issued_total_row = 4394 
issued_total_col = 51265 
Row_Bus_Util =  0.023341 
CoL_Bus_Util = 0.272321 
Either_Row_CoL_Bus_Util = 0.291391 
Issued_on_Two_Bus_Simul_Util = 0.004271 
issued_two_Eff = 0.014657 
queue_avg = 34.886780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.8868
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188252 n_nop=133239 n_act=2231 n_pre=2215 n_ref_event=0 n_req=12832 n_rd=11208 n_rd_L2_A=18512 n_write=18506 n_wr_bk=3096 bw_util=0.5452
n_activity=114036 dram_eff=0.9001
bk0: 2036a 116184i bk1: 2036a 114637i bk2: 2176a 107290i bk3: 2176a 106875i bk4: 1996a 107257i bk5: 1996a 106596i bk6: 1664a 116322i bk7: 1664a 116855i bk8: 1848a 115706i bk9: 1848a 115071i bk10: 1876a 116239i bk11: 1876a 116211i bk12: 1736a 115786i bk13: 1736a 116626i bk14: 1528a 123929i bk15: 1528a 123128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826138
Row_Buffer_Locality_read = 0.894213
Row_Buffer_Locality_write = 0.732506
Bank_Level_Parallism = 10.519947
Bank_Level_Parallism_Col = 10.227118
Bank_Level_Parallism_Ready = 5.661757
write_to_read_ratio_blp_rw_average = 0.459096
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.545248 
total_CMD = 188252 
util_bw = 102644 
Wasted_Col = 10260 
Wasted_Row = 308 
Idle = 75040 

BW Util Bottlenecks: 
RCDc_limit = 958 
RCDWRc_limit = 1153 
WTRc_limit = 46126 
RTWc_limit = 46710 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46126 
RTWc_limit_alone = 46710 

Commands details: 
total_CMD = 188252 
n_nop = 133239 
Read = 11208 
Write = 18506 
L2_Alloc = 18512 
L2_WB = 3096 
n_act = 2231 
n_pre = 2215 
n_ref = 0 
n_req = 12832 
total_req = 51322 

Dual Bus Interface Util: 
issued_total_row = 4446 
issued_total_col = 51322 
Row_Bus_Util =  0.023617 
CoL_Bus_Util = 0.272624 
Either_Row_CoL_Bus_Util = 0.292231 
Issued_on_Two_Bus_Simul_Util = 0.004011 
issued_two_Eff = 0.013724 
queue_avg = 35.014370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=35.0144
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188252 n_nop=132752 n_act=2374 n_pre=2358 n_ref_event=0 n_req=12903 n_rd=11312 n_rd_L2_A=18572 n_write=18567 n_wr_bk=3152 bw_util=0.5482
n_activity=114498 dram_eff=0.9014
bk0: 2052a 113190i bk1: 2056a 111919i bk2: 2116a 108397i bk3: 2116a 107034i bk4: 2004a 107356i bk5: 2004a 106349i bk6: 1696a 117231i bk7: 1696a 116344i bk8: 1840a 115497i bk9: 1840a 114884i bk10: 1904a 115801i bk11: 1904a 114657i bk12: 1744a 114869i bk13: 1744a 114194i bk14: 1584a 122593i bk15: 1584a 120717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816012
Row_Buffer_Locality_read = 0.893722
Row_Buffer_Locality_write = 0.709131
Bank_Level_Parallism = 10.595604
Bank_Level_Parallism_Col = 10.272452
Bank_Level_Parallism_Ready = 5.676358
write_to_read_ratio_blp_rw_average = 0.459194
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.548233 
total_CMD = 188252 
util_bw = 103206 
Wasted_Col = 10238 
Wasted_Row = 261 
Idle = 74547 

BW Util Bottlenecks: 
RCDc_limit = 810 
RCDWRc_limit = 1338 
WTRc_limit = 45912 
RTWc_limit = 46417 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45912 
RTWc_limit_alone = 46417 

Commands details: 
total_CMD = 188252 
n_nop = 132752 
Read = 11312 
Write = 18567 
L2_Alloc = 18572 
L2_WB = 3152 
n_act = 2374 
n_pre = 2358 
n_ref = 0 
n_req = 12903 
total_req = 51603 

Dual Bus Interface Util: 
issued_total_row = 4732 
issued_total_col = 51603 
Row_Bus_Util =  0.025137 
CoL_Bus_Util = 0.274117 
Either_Row_CoL_Bus_Util = 0.294818 
Issued_on_Two_Bus_Simul_Util = 0.004436 
issued_two_Eff = 0.015045 
queue_avg = 34.282436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=34.2824
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188252 n_nop=133416 n_act=2218 n_pre=2202 n_ref_event=0 n_req=12790 n_rd=11176 n_rd_L2_A=18456 n_write=18450 n_wr_bk=3072 bw_util=0.5435
n_activity=113979 dram_eff=0.8976
bk0: 2012a 115616i bk1: 2000a 115031i bk2: 2148a 110855i bk3: 2148a 110042i bk4: 1984a 108368i bk5: 1984a 107185i bk6: 1672a 118455i bk7: 1672a 117993i bk8: 1852a 115337i bk9: 1848a 116560i bk10: 1884a 118062i bk11: 1884a 117180i bk12: 1720a 117373i bk13: 1720a 116847i bk14: 1552a 124421i bk15: 1552a 123725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826583
Row_Buffer_Locality_read = 0.895248
Row_Buffer_Locality_write = 0.732070
Bank_Level_Parallism = 10.364885
Bank_Level_Parallism_Col = 10.070300
Bank_Level_Parallism_Ready = 5.607967
write_to_read_ratio_blp_rw_average = 0.461474
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.543463 
total_CMD = 188252 
util_bw = 102308 
Wasted_Col = 10552 
Wasted_Row = 272 
Idle = 75120 

BW Util Bottlenecks: 
RCDc_limit = 907 
RCDWRc_limit = 1231 
WTRc_limit = 46010 
RTWc_limit = 46046 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46010 
RTWc_limit_alone = 46046 

Commands details: 
total_CMD = 188252 
n_nop = 133416 
Read = 11176 
Write = 18450 
L2_Alloc = 18456 
L2_WB = 3072 
n_act = 2218 
n_pre = 2202 
n_ref = 0 
n_req = 12790 
total_req = 51154 

Dual Bus Interface Util: 
issued_total_row = 4420 
issued_total_col = 51154 
Row_Bus_Util =  0.023479 
CoL_Bus_Util = 0.271731 
Either_Row_CoL_Bus_Util = 0.291290 
Issued_on_Two_Bus_Simul_Util = 0.003920 
issued_two_Eff = 0.013458 
queue_avg = 33.916172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=33.9162

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6056, Miss = 3698, Miss_rate = 0.611, Pending_hits = 41, Reservation_fails = 126
L2_cache_bank[1]: Access = 6036, Miss = 3700, Miss_rate = 0.613, Pending_hits = 20, Reservation_fails = 101
L2_cache_bank[2]: Access = 6036, Miss = 3684, Miss_rate = 0.610, Pending_hits = 19, Reservation_fails = 80
L2_cache_bank[3]: Access = 6036, Miss = 3681, Miss_rate = 0.610, Pending_hits = 21, Reservation_fails = 104
L2_cache_bank[4]: Access = 6036, Miss = 3704, Miss_rate = 0.614, Pending_hits = 20, Reservation_fails = 80
L2_cache_bank[5]: Access = 6036, Miss = 3704, Miss_rate = 0.614, Pending_hits = 19, Reservation_fails = 79
L2_cache_bank[6]: Access = 6016, Miss = 3694, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 76
L2_cache_bank[7]: Access = 6016, Miss = 3696, Miss_rate = 0.614, Pending_hits = 2, Reservation_fails = 69
L2_cache_bank[8]: Access = 6016, Miss = 3697, Miss_rate = 0.615, Pending_hits = 2, Reservation_fails = 106
L2_cache_bank[9]: Access = 6016, Miss = 3697, Miss_rate = 0.615, Pending_hits = 5, Reservation_fails = 98
L2_cache_bank[10]: Access = 6036, Miss = 3715, Miss_rate = 0.615, Pending_hits = 19, Reservation_fails = 87
L2_cache_bank[11]: Access = 6036, Miss = 3715, Miss_rate = 0.615, Pending_hits = 19, Reservation_fails = 79
L2_cache_bank[12]: Access = 6036, Miss = 3735, Miss_rate = 0.619, Pending_hits = 19, Reservation_fails = 65
L2_cache_bank[13]: Access = 6036, Miss = 3736, Miss_rate = 0.619, Pending_hits = 20, Reservation_fails = 70
L2_cache_bank[14]: Access = 6036, Miss = 3706, Miss_rate = 0.614, Pending_hits = 19, Reservation_fails = 77
L2_cache_bank[15]: Access = 6016, Miss = 3702, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 89
L2_total_cache_accesses = 96496
L2_total_cache_misses = 59264
L2_total_cache_miss_rate = 0.6142
L2_total_cache_pending_hits = 247
L2_total_cache_reservation_fails = 1386
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 209
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 209
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 347
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1039
L2_cache_data_port_util = 0.089
L2_cache_fill_port_util = 0.135

icnt_total_pkts_mem_to_simt=302216
icnt_total_pkts_simt_to_mem=275952
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 85.328797
	minimum = 6.000000
	maximum = 1344.000000
Network latency average = 52.515287
	minimum = 6.000000
	maximum = 1089.000000
Slowest packet = 179060
Flit latency average = 29.653975
	minimum = 6.000000
	maximum = 1089.000000
Slowest flit = 534110
Fragmentation average = 0.000191
	minimum = 0.000000
	maximum = 1.000000
Injected packet rate average = 0.007778
	minimum = 0.000000 (at node 36)
	maximum = 0.012393 (at node 20)
Accepted packet rate average = 0.007778
	minimum = 0.000000 (at node 36)
	maximum = 0.012393 (at node 20)
Injected flit rate average = 0.023105
	minimum = 0.000000 (at node 36)
	maximum = 0.061018 (at node 20)
Accepted flit rate average= 0.023105
	minimum = 0.000000 (at node 36)
	maximum = 0.047853 (at node 0)
Injected packet length average = 2.970723
Accepted packet length average = 2.970723
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 88.659970 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 1695.500000 (6 samples)
Network latency average = 56.981428 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 1434.833333 (6 samples)
Flit latency average = 41.501463 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 1433.500000 (6 samples)
Fragmentation average = 1.248933 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 1032.333333 (6 samples)
Injected packet rate average = 0.024443 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.038758 (6 samples)
Accepted packet rate average = 0.024443 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.038758 (6 samples)
Injected flit rate average = 0.073288 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.138472 (6 samples)
Accepted flit rate average = 0.073288 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.132776 (6 samples)
Injected packet size average = 2.998334 (6 samples)
Accepted packet size average = 2.998334 (6 samples)
Hops average = 1.000000 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 53 sec (113 sec)
gpgpu_simulation_rate = 386140 (inst/sec)
gpgpu_simulation_rate = 973 (cycle/sec)
gpgpu_silicon_slowdown = 1651593x
Function    MBytes/sec  Min (sec)   Max         Average     
Copy        0.264       6.20862     6.20862     6.20862     
Mul         0.218       7.50932     7.50932     7.50932     
Add         0.232       10.61161    10.61161    10.61161    
Triad       0.190       12.91440    12.91440    12.91440    
Dot         0.028       58.25721    58.25721    58.25721    
GPGPU-Sim: *** exit detected ***
