
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003320                       # Number of seconds simulated
sim_ticks                                  3320168595                       # Number of ticks simulated
final_tick                               574879740747                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75014                       # Simulator instruction rate (inst/s)
host_op_rate                                   102642                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 246592                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887052                       # Number of bytes of host memory used
host_seconds                                 13464.22                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1381990327                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       140928                       # Number of bytes read from this memory
system.physmem.bytes_read::total               146304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        41728                       # Number of bytes written to this memory
system.physmem.bytes_written::total             41728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1101                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1143                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             326                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  326                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1619195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     42446037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                44065232                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1619195                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1619195                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12568036                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12568036                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12568036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1619195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     42446037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               56633269                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   16                       # Number of system calls
system.switch_cpus.numCycles                  7962036                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2860844                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2492010                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       189494                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1430104                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1380438                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           200999                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5778                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3495131                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15873841                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2860844                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1581437                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3362060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          878252                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         329900                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1718325                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         90477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7874641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.325006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.295230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4512581     57.31%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           599788      7.62%     64.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           295429      3.75%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           219833      2.79%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           184328      2.34%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           158245      2.01%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            54583      0.69%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           196424      2.49%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1653430     21.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7874641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.359311                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.993691                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3619782                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        306660                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3247169                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         16392                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         684633                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       314941                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2919                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17750706                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4683                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         684633                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3770502                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          125317                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        42200                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3111407                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        140577                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17187906                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            23                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          70973                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         57078                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     22765066                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      78272031                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     78272031                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14914599                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          7850376                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2191                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1189                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            362921                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2622239                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       600621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         7354                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       199569                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16160374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2209                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13774977                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        18361                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4667659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     12716269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7874641                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.749283                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.859186                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2814342     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1673908     21.26%     57.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       853137     10.83%     67.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       998415     12.68%     80.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       743883      9.45%     89.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       477396      6.06%     96.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       205084      2.60%     98.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        61274      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        47202      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7874641                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           58858     72.81%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          12765     15.79%     88.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          9212     11.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10813032     78.50%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109927      0.80%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc          999      0.01%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2353051     17.08%     96.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       497968      3.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13774977                       # Type of FU issued
system.switch_cpus.iq.rate                   1.730082                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               80835                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005868                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35523790                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     20830362                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13292418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13855812                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        22640                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       737458                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       157839                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         684633                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           69215                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          6762                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16162585                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        61830                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2622239                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       600621                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1174                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        95326                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       112394                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       207720                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13473554                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2251511                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       301422                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2736423                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2017531                       # Number of branches executed
system.switch_cpus.iew.exec_stores             484912                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.692225                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13317958                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13292418                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8003669                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          19739757                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.669475                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.405459                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11377306                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      4785365                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2085                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       187716                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7190008                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.582377                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.291851                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3349777     46.59%     46.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1536457     21.37%     67.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       836558     11.64%     79.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       306113      4.26%     83.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       262517      3.65%     87.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       116681      1.62%     89.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       281080      3.91%     93.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        77159      1.07%     94.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       423666      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7190008                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11377306                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2327553                       # Number of memory references committed
system.switch_cpus.commit.loads               1884774                       # Number of loads committed
system.switch_cpus.commit.membars                1030                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779483                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9936986                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       155199                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        423666                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             22928805                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            33010939                       # The number of ROB writes
system.switch_cpus.timesIdled                    3024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   87395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11377306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.796204                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.796204                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.255960                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.255960                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62368859                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17450103                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18298593                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2078                       # number of misc regfile writes
system.l2.replacements                           1143                       # number of replacements
system.l2.tagsinuse                      32766.566445                       # Cycle average of tags in use
system.l2.total_refs                           291328                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33908                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.591719                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          5518.935741                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      39.726961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     571.327512                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                      1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           26635.576232                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.168425                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001212                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.017436                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.812853                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999956                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4527                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4531                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1590                       # number of Writeback hits
system.l2.Writeback_hits::total                  1590                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    48                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4575                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4579                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4575                       # number of overall hits
system.l2.overall_hits::total                    4579                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1101                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1143                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1101                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1143                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1101                       # number of overall misses
system.l2.overall_misses::total                  1143                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      3500781                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     62903223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        66404004                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      3500781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     62903223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         66404004                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      3500781                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     62903223                       # number of overall miss cycles
system.l2.overall_miss_latency::total        66404004                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5674                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1590                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1590                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                48                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5676                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5722                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5676                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5722                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.195629                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.201445                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.193975                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199755                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.193975                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199755                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83351.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 57132.809264                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58096.241470                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83351.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 57132.809264                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58096.241470                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83351.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 57132.809264                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58096.241470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  326                       # number of writebacks
system.l2.writebacks::total                       326                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1101                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1143                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1143                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1143                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      3259273                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     56312518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     59571791                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      3259273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     56312518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59571791                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      3259273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     56312518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59571791                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.195629                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.201445                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.193975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.193975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.199755                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 77601.738095                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51146.701181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 52118.802275                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 77601.738095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51146.701181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 52118.802275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 77601.738095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51146.701181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 52118.802275                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.icache.tagsinuse                557.847177                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001751184                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    564                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1776154.581560                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    42.851806                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     514.995372                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.068673                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.825313                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.893986                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1718265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1718265                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1718265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1718265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1718265                       # number of overall hits
system.cpu.icache.overall_hits::total         1718265                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           60                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           60                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           60                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      4704188                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4704188                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      4704188                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4704188                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      4704188                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4704188                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1718325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1718325                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1718325                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1718325                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1718325                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1718325                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 78403.133333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78403.133333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 78403.133333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78403.133333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 78403.133333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78403.133333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           46                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3839994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3839994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3839994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3839994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3839994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3839994                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 83478.130435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83478.130435                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 83478.130435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83478.130435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 83478.130435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83478.130435                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5676                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223025704                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5932                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               37597.050573                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   200.685335                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      55.314665                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.783927                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.216073                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2050863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050863                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       440420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         440420                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1144                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1144                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1039                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1039                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2491283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2491283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2491283                       # number of overall hits
system.cpu.dcache.overall_hits::total         2491283                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15657                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15801                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15801                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15801                       # number of overall misses
system.cpu.dcache.overall_misses::total         15801                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    573206758                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    573206758                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      4882388                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4882388                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    578089146                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    578089146                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    578089146                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    578089146                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2066520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2066520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2507084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2507084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2507084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2507084                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007577                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007577                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000327                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006303                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 36610.254710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36610.254710                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 33905.472222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33905.472222                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 36585.605088                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36585.605088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 36585.605088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36585.605088                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1590                       # number of writebacks
system.cpu.dcache.writebacks::total              1590                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        10029                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10029                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           96                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           96                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        10125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        10125                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10125                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5628                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5676                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    100982953                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    100982953                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1116231                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1116231                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    102099184                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    102099184                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    102099184                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    102099184                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002264                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002264                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002264                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002264                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 17942.955402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17942.955402                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 23254.812500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23254.812500                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17987.875969                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17987.875969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17987.875969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17987.875969                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
