from cheritest_tools import BaseCHERITestCase
import os
import tools.sim
expected_uncached=[
    0x0,
    0xf7ffffffffffffff,
    0x10,
    0xc00000007fffeac8,
    0x9000000040000ac0,
    0xc00000007fffe000,
    0x40000000,
    0x1000014,
    0x1000054,
    0x909090909090909,
    0xc00000007fffe0ff,
    0xfedcba9876543210,
    0x9000000040000ac0,
    0xffffffffffbfffff,
    0xe0e0e0e0e0e0e0e,
    0xf0f0f0f0f0f0f0f,
    0xac0,
    0xc00000007fffeac0,
    0xc00000007fffeac8,
    0xc00000007fffeac8,
    0x1414141414141414,
    0x1515151515151515,
    0xc00000007fffe0ff,
    0x2,
    0x1818181818181818,
    0x1919191919191919,
    0x0,
    0x1b1b1b1b1b1b1b1b,
    0x1c1c1c1c1c1c1c1c,
    0x9000000000007fe0,
    0x9000000000008000,
    0x9000000040000358,
  ]
expected_cached=[
    0x0,
    0xf7ffffffffffffff,
    0x10,
    0xc00000007fffeae8,
    0x9800000040000ae0,
    0xc00000007fffe000,
    0x40000000,
    0x1000014,
    0x1000054,
    0x909090909090909,
    0xc00000007fffe0ff,
    0xfedcba9876543210,
    0x9000000040000ae0,
    0xffffffffffbfffff,
    0xe0e0e0e0e0e0e0e,
    0xf0f0f0f0f0f0f0f,
    0xae0,
    0xc00000007fffeae0,
    0xc00000007fffeae8,
    0xc00000007fffeae8,
    0x1414141414141414,
    0x1515151515151515,
    0xc00000007fffe0ff,
    0x2,
    0x1818181818181818,
    0x1919191919191919,
    0x0,
    0x1b1b1b1b1b1b1b1b,
    0x1c1c1c1c1c1c1c1c,
    0x9800000000007fe0,
    0x9800000000008000,
    0x9800000040000378,
  ]
class test_regfuzz_tlb_00003146(BaseCHERITestCase):
  def test_registers_expected(self):
    cached=bool(int(os.getenv('CACHED',False)))
    expected=expected_cached if cached else expected_uncached
    for reg in xrange(len(tools.sim.MIPS_REG_NUM2NAME)):
      self.assertRegisterExpected(reg, expected[reg])

