// Seed: 687550598
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2  = 1'h0;
  assign id_13 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1#(.id_7(1)),
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri0 id_5
);
  tri0 id_8, id_9, id_10, id_11;
  wire id_12;
  assign id_9 = 1;
  wire id_13, id_14;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_12,
      id_13,
      id_14,
      id_13,
      id_13,
      id_12,
      id_14,
      id_12,
      id_14,
      id_14,
      id_13,
      id_14
  );
  assign id_5  = 1;
  assign id_11 = id_1;
  assign id_11 = id_2;
endmodule
