Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 22 22:10:49 2023
| Host         : DESKTOP-C15GLBI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_io_timing_summary_routed.rpt -pb top_io_timing_summary_routed.pb -rpx top_io_timing_summary_routed.rpx -warn_on_violation
| Design       : top_io
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     85          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (93)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (298)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (93)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: kboard/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: kboard/uut/db_clk/O_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: vga/clk_div/clock_pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/dmod480/sx_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/dmod480/sx_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/dmod480/sx_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/dmod480/sy_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/dmod480/sy_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/dmod480/sy_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/dmod480/sy_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/dmod480/sy_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (298)
--------------------------------------------------
 There are 298 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.419        0.000                      0                    3        0.347        0.000                      0                    3        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.419        0.000                      0                    3        0.347        0.000                      0                    3        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 vga/clk_div/clock_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/clk_div/clock_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.580ns (36.794%)  route 0.996ns (63.206%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.086    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/clk_div/clock_pulse_reg/Q
                         net (fo=2, routed)           0.996     6.539    vga/clk_div/clock_pulse_reg_0
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.663 r  vga/clk_div/clock_pulse_i_1/O
                         net (fo=1, routed)           0.000     6.663    vga/clk_div/clock_pulse_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.786    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    15.082    vga/clk_div/clock_pulse_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.429ns  (required time - arrival time)
  Source:                 kboard/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kboard/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.580ns (37.061%)  route 0.985ns (62.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.086    kboard/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  kboard/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.985     6.527    kboard/CLK50MHZ
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.651 r  kboard/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     6.651    kboard/CLK50MHZ_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.786    kboard/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    kboard/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.429    

Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 vga/clk_div/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/clk_div/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.743ns (52.394%)  route 0.675ns (47.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     5.086    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.505 f  vga/clk_div/counter_reg/Q
                         net (fo=2, routed)           0.675     6.180    vga/clk_div/counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.324     6.504 r  vga/clk_div/counter_i_1/O
                         net (fo=1, routed)           0.000     6.504    vga/clk_div/counter_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.445    14.786    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    vga/clk_div/counter_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.504    
  -------------------------------------------------------------------
                         slack                                  8.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga/clk_div/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/clk_div/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.770%)  route 0.228ns (50.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.563     1.446    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 f  vga/clk_div/counter_reg/Q
                         net (fo=2, routed)           0.228     1.802    vga/clk_div/counter
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.098     1.900 r  vga/clk_div/counter_i_1/O
                         net (fo=1, routed)           0.000     1.900    vga/clk_div/counter_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.959    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    vga/clk_div/counter_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga/clk_div/counter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/clk_div/clock_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.770%)  route 0.228ns (50.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.563     1.446    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/counter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  vga/clk_div/counter_reg/Q
                         net (fo=2, routed)           0.228     1.802    vga/clk_div/counter
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.098     1.900 r  vga/clk_div/clock_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.900    vga/clk_div/clock_pulse_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.959    vga/clk_div/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  vga/clk_div/clock_pulse_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    vga/clk_div/clock_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 kboard/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kboard/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.758%)  route 0.365ns (66.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.563     1.446    kboard/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  kboard/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.365     1.952    kboard/CLK50MHZ
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.997 r  kboard/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.997    kboard/CLK50MHZ_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.832     1.959    kboard/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  kboard/CLK50MHZ_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    kboard/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.460    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    kboard/ScanCode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    kboard/ScanCode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    kboard/ScanCode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36    kboard/ScanCode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    kboard/ScanCode_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    kboard/ScanCode_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    kboard/ScanCode_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    kboard/ScanCode_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   kboard/CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36    kboard/ScanCode_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           304 Endpoints
Min Delay           304 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vga_mem/byte_to_read1__3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            vga/vga_mem/byte_to_read_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.127ns  (logic 5.692ns (62.365%)  route 3.435ns (37.635%))
  Logic Levels:           4  (DSP48E1=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1                      0.000     0.000 r  vga/vga_mem/byte_to_read1__3/CLK
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      5.320     5.320 f  vga/vga_mem/byte_to_read1__3/P[13]
                         net (fo=1, routed)           1.164     6.484    vga/vga_mem/byte_to_read1__3_n_92
    SLICE_X12Y38         LUT5 (Prop_lut5_I3_O)        0.124     6.608 r  vga/vga_mem/byte_to_read_reg[7]_i_15/O
                         net (fo=2, routed)           1.095     7.703    vga/dmod480/byte_to_read_reg[7]_i_1_4
    SLICE_X13Y33         LUT5 (Prop_lut5_I2_O)        0.124     7.827 r  vga/dmod480/byte_to_read_reg[7]_i_7/O
                         net (fo=1, routed)           0.797     8.624    vga/dmod480/byte_to_read_reg[7]_i_7_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I4_O)        0.124     8.748 r  vga/dmod480/byte_to_read_reg[7]_i_1/O
                         net (fo=1, routed)           0.379     9.127    vga/vga_mem/VGA_Red_reg[2]
    SLICE_X13Y34         LDCE                                         r  vga/vga_mem/byte_to_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            kboard/uut/db_clk/O_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.529ns  (logic 1.892ns (28.986%)  route 4.636ns (71.014%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.455     4.903    kboard/uut/db_clk/PS2Clk_IBUF
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.118     5.021 r  kboard/uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.803     5.824    kboard/uut/db_clk/O_i_2_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.326     6.150 r  kboard/uut/db_clk/O_i_1/O
                         net (fo=1, routed)           0.379     6.529    kboard/uut/db_clk/O_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  kboard/uut/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.194ns  (logic 4.021ns (64.920%)  route 2.173ns (35.080%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  vga/vga_vsync_reg/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/vga_vsync_reg/Q
                         net (fo=1, routed)           2.173     2.691    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.194 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.194    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            kboard/uut/db_clk/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 1.892ns (31.006%)  route 4.211ns (68.994%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.455     4.903    kboard/uut/db_clk/PS2Clk_IBUF
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.118     5.021 r  kboard/uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.756     5.777    kboard/uut/db_clk/O_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I1_O)        0.326     6.103 r  kboard/uut/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.103    kboard/uut/db_clk/count[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  kboard/uut/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            kboard/uut/db_clk/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.100ns  (logic 1.892ns (31.022%)  route 4.208ns (68.978%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.455     4.903    kboard/uut/db_clk/PS2Clk_IBUF
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.118     5.021 r  kboard/uut/db_clk/O_i_2/O
                         net (fo=5, routed)           0.753     5.774    kboard/uut/db_clk/O_i_2_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.326     6.100 r  kboard/uut/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.100    kboard/uut/db_clk/count[4]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  kboard/uut/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/vga_mem/byte_to_read1__4/RSTC
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 1.565ns (25.674%)  route 4.531ns (74.326%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=17, routed)          3.132     4.574    vga/dmod480/reset_IBUF
    SLICE_X12Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.698 r  vga/dmod480/byte_to_read1_i_1/O
                         net (fo=16, routed)          1.399     6.097    vga/vga_mem/byte_to_read1__3_1
    DSP48_X0Y12          DSP48E1                                      r  vga/vga_mem/byte_to_read1__4/RSTC
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vga_hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.082ns  (logic 3.953ns (64.989%)  route 2.129ns (35.011%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  vga/vga_hsync_reg/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/vga_hsync_reg/Q
                         net (fo=1, routed)           2.129     2.585    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.082 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.082    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kboard/uut/db_data/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 1.576ns (26.015%)  route 4.482ns (73.985%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.717     5.169    kboard/uut/db_data/PS2Data_IBUF
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.293 r  kboard/uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.765     6.058    kboard/uut/db_data/Iv_i_1__0_n_0
    SLICE_X5Y39          FDRE                                         r  kboard/uut/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kboard/uut/db_data/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 1.576ns (26.015%)  route 4.482ns (73.985%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.717     5.169    kboard/uut/db_data/PS2Data_IBUF
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.293 r  kboard/uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.765     6.058    kboard/uut/db_data/Iv_i_1__0_n_0
    SLICE_X5Y39          FDRE                                         r  kboard/uut/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            kboard/uut/db_data/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.058ns  (logic 1.576ns (26.015%)  route 4.482ns (73.985%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           3.717     5.169    kboard/uut/db_data/PS2Data_IBUF
    SLICE_X4Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.293 r  kboard/uut/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.765     6.058    kboard/uut/db_data/Iv_i_1__0_n_0
    SLICE_X5Y39          FDRE                                         r  kboard/uut/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/uut/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[0]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[0]/Q
                         net (fo=3, routed)           0.113     0.254    kboard/uut/D[0]
    SLICE_X6Y36          FDRE                                         r  kboard/uut/keycode_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.119%)  route 0.127ns (49.881%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[6]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  kboard/uut/keycode_reg[6]/Q
                         net (fo=3, routed)           0.127     0.255    kboard/uut/D[6]
    SLICE_X6Y36          FDRE                                         r  kboard/uut/keycode_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.508%)  route 0.123ns (46.492%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[2]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[2]/Q
                         net (fo=3, routed)           0.123     0.264    kboard/uut/D[2]
    SLICE_X5Y37          FDRE                                         r  kboard/uut/keycode_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.167ns (61.335%)  route 0.105ns (38.665%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE                         0.000     0.000 r  kboard/uut/datacur_reg[1]/C
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kboard/uut/datacur_reg[1]/Q
                         net (fo=2, routed)           0.105     0.272    kboard/uut/p_1_in[1]
    SLICE_X5Y37          FDRE                                         r  kboard/uut/keycode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.146ns (52.665%)  route 0.131ns (47.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  kboard/uut/datacur_reg[6]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kboard/uut/datacur_reg[6]/Q
                         net (fo=2, routed)           0.131     0.277    kboard/uut/p_1_in[6]
    SLICE_X5Y37          FDRE                                         r  kboard/uut/keycode_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.167ns (56.750%)  route 0.127ns (43.250%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE                         0.000     0.000 r  kboard/uut/datacur_reg[7]/C
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kboard/uut/datacur_reg[7]/Q
                         net (fo=2, routed)           0.127     0.294    kboard/uut/p_1_in[7]
    SLICE_X7Y38          FDRE                                         r  kboard/uut/keycode_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.191ns (63.305%)  route 0.111ns (36.695%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  kboard/uut/cnt_reg[2]/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kboard/uut/cnt_reg[2]/Q
                         net (fo=13, routed)          0.111     0.257    kboard/uut/cnt_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.045     0.302 r  kboard/uut/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.302    kboard/uut/datacur[4]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  kboard/uut/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.619%)  route 0.168ns (54.381%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[1]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[1]/Q
                         net (fo=3, routed)           0.168     0.309    kboard/uut/D[1]
    SLICE_X6Y36          FDRE                                         r  kboard/uut/keycode_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/uut/keycode_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.128ns (40.319%)  route 0.189ns (59.681%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[4]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  kboard/uut/keycode_reg[4]/Q
                         net (fo=3, routed)           0.189     0.317    kboard/uut/D[4]
    SLICE_X7Y36          FDRE                                         r  kboard/uut/keycode_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/dmod480/sx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/dmod480/sx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE                         0.000     0.000 r  vga/dmod480/sx_reg[0]/C
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/dmod480/sx_reg[0]/Q
                         net (fo=8, routed)           0.137     0.278    vga/dmod480/sx[0]
    SLICE_X14Y35         LUT3 (Prop_lut3_I1_O)        0.045     0.323 r  vga/dmod480/byte_to_read1_i_9/O
                         net (fo=7, routed)           0.000     0.323    vga/dmod480/C[2]
    SLICE_X14Y35         FDRE                                         r  vga/dmod480/sx_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.284ns  (logic 0.732ns (22.289%)  route 2.552ns (77.711%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.955     7.357    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.152     7.509 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.927     8.435    vga/VGA_Blue_reg[2]_0
    SLICE_X1Y35          FDRE                                         r  vga/VGA_Blue_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[2]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.266ns  (logic 0.732ns (22.411%)  route 2.534ns (77.589%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.954     7.356    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.152     7.508 r  kboard/VGA_Red[2]_i_1/O
                         net (fo=3, routed)           0.910     8.418    vga/VGA_Red_reg[2]_0
    SLICE_X0Y38          FDRE                                         r  vga/VGA_Red_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.263ns  (logic 0.732ns (22.431%)  route 2.531ns (77.569%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.954     7.356    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.152     7.508 r  kboard/VGA_Red[2]_i_1/O
                         net (fo=3, routed)           0.907     8.415    vga/VGA_Red_reg[2]_0
    SLICE_X0Y38          FDRE                                         r  vga/VGA_Red_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.101ns  (logic 0.732ns (23.607%)  route 2.369ns (76.393%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.955     7.357    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.152     7.509 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.743     8.252    vga/VGA_Blue_reg[2]_0
    SLICE_X0Y35          FDRE                                         r  vga/VGA_Blue_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.990ns  (logic 0.732ns (24.484%)  route 2.258ns (75.516%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.955     7.357    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.152     7.509 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.632     8.141    vga/VGA_Blue_reg[2]_0
    SLICE_X0Y38          FDRE                                         r  vga/VGA_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.984ns  (logic 0.732ns (24.532%)  route 2.252ns (75.468%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.955     7.357    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.152     7.509 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.627     8.135    vga/VGA_Blue_reg[2]_0
    SLICE_X0Y38          FDRE                                         r  vga/VGA_Blue_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.981ns  (logic 0.732ns (24.559%)  route 2.249ns (75.441%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.954     7.356    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I0_O)        0.152     7.508 r  kboard/VGA_Red[2]_i_1/O
                         net (fo=3, routed)           0.624     8.132    vga/VGA_Red_reg[2]_0
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.946ns  (logic 0.704ns (23.898%)  route 2.242ns (76.102%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.954     7.356    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I1_O)        0.124     7.480 r  kboard/VGA_Red[3]_i_2/O
                         net (fo=1, routed)           0.618     8.097    vga/VGA_Red_reg[3]_0
    SLICE_X0Y35          FDRE                                         r  vga/VGA_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.732ns (25.291%)  route 2.162ns (74.709%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.955     7.357    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.152     7.509 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.537     8.046    vga/VGA_Blue_reg[2]_0
    SLICE_X1Y35          FDRE                                         r  vga/VGA_Blue_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.842ns  (logic 0.704ns (24.774%)  route 2.138ns (75.226%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.630     5.151    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  kboard/ScanCode_reg[3]/Q
                         net (fo=1, routed)           0.670     6.277    kboard/ScanCode[3]
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     6.401 r  kboard/VGA_Red[3]_i_3/O
                         net (fo=4, routed)           0.955     7.357    kboard/VGA_Red[3]_i_3_n_0
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.124     7.481 r  kboard/VGA_Blue[3]_i_1/O
                         net (fo=2, routed)           0.512     7.993    vga/VGA_Blue_reg[3]_0
    SLICE_X0Y35          FDRE                                         r  vga/VGA_Blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/ScanCode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.735%)  route 0.307ns (62.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[1]/Q
                         net (fo=4, routed)           0.207     1.820    kboard/ScanCode[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I0_O)        0.045     1.865 r  kboard/VGA_Blue[3]_i_1/O
                         net (fo=2, routed)           0.100     1.965    vga/VGA_Blue_reg[3]_0
    SLICE_X0Y35          FDRE                                         r  vga/VGA_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.187ns (36.781%)  route 0.321ns (63.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[0]/Q
                         net (fo=4, routed)           0.208     1.821    kboard/ScanCode[0]
    SLICE_X3Y35          LUT4 (Prop_lut4_I0_O)        0.046     1.867 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.113     1.981    vga/VGA_Blue_reg[2]_0
    SLICE_X1Y35          FDRE                                         r  vga/VGA_Blue_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.624%)  route 0.367ns (66.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[1]/Q
                         net (fo=4, routed)           0.207     1.820    kboard/ScanCode[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I0_O)        0.045     1.865 r  kboard/VGA_Blue[3]_i_1/O
                         net (fo=2, routed)           0.160     2.025    vga/VGA_Blue_reg[3]_0
    SLICE_X0Y35          FDRE                                         r  vga/VGA_Blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.186ns (33.308%)  route 0.372ns (66.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[0]/Q
                         net (fo=4, routed)           0.156     1.769    kboard/ScanCode[0]
    SLICE_X3Y35          LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  kboard/VGA_Red[3]_i_2/O
                         net (fo=1, routed)           0.217     2.031    vga/VGA_Red_reg[3]_0
    SLICE_X0Y35          FDRE                                         r  vga/VGA_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.190ns (33.149%)  route 0.383ns (66.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[0]/Q
                         net (fo=4, routed)           0.156     1.769    kboard/ScanCode[0]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.049     1.818 r  kboard/VGA_Red[2]_i_1/O
                         net (fo=3, routed)           0.227     2.045    vga/VGA_Red_reg[2]_0
    SLICE_X0Y37          FDRE                                         r  vga/VGA_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.187ns (32.244%)  route 0.393ns (67.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[0]/Q
                         net (fo=4, routed)           0.208     1.821    kboard/ScanCode[0]
    SLICE_X3Y35          LUT4 (Prop_lut4_I0_O)        0.046     1.867 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.185     2.052    vga/VGA_Blue_reg[2]_0
    SLICE_X1Y35          FDRE                                         r  vga/VGA_Blue_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.187ns (29.662%)  route 0.443ns (70.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[0]/Q
                         net (fo=4, routed)           0.208     1.821    kboard/ScanCode[0]
    SLICE_X3Y35          LUT4 (Prop_lut4_I0_O)        0.046     1.867 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.236     2.103    vga/VGA_Blue_reg[2]_0
    SLICE_X0Y38          FDRE                                         r  vga/VGA_Blue_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.187ns (29.389%)  route 0.449ns (70.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[0]/Q
                         net (fo=4, routed)           0.208     1.821    kboard/ScanCode[0]
    SLICE_X3Y35          LUT4 (Prop_lut4_I0_O)        0.046     1.867 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.241     2.108    vga/VGA_Blue_reg[2]_0
    SLICE_X0Y38          FDRE                                         r  vga/VGA_Blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Blue_reg[2]_lopt_replica_4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.187ns (28.448%)  route 0.470ns (71.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[0]/Q
                         net (fo=4, routed)           0.208     1.821    kboard/ScanCode[0]
    SLICE_X3Y35          LUT4 (Prop_lut4_I0_O)        0.046     1.867 r  kboard/VGA_Blue[2]_i_1/O
                         net (fo=6, routed)           0.262     2.129    vga/VGA_Blue_reg[2]_0
    SLICE_X0Y35          FDRE                                         r  vga/VGA_Blue_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kboard/ScanCode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_Red_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.190ns (27.822%)  route 0.493ns (72.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.589     1.472    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kboard/ScanCode_reg[0]/Q
                         net (fo=4, routed)           0.156     1.769    kboard/ScanCode[0]
    SLICE_X3Y35          LUT5 (Prop_lut5_I3_O)        0.049     1.818 r  kboard/VGA_Red[2]_i_1/O
                         net (fo=3, routed)           0.337     2.155    vga/VGA_Red_reg[2]_0
    SLICE_X0Y38          FDRE                                         r  vga/VGA_Red_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.289%)  route 2.256ns (71.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[8]/C
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kboard/uut/keycode_reg[8]/Q
                         net (fo=1, routed)           0.708     1.226    kboard/uut/sel0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124     1.350 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.452     1.802    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.926 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.567     2.494    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.124     2.618 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.528     3.146    kboard/uut_n_8
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.289%)  route 2.256ns (71.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[8]/C
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kboard/uut/keycode_reg[8]/Q
                         net (fo=1, routed)           0.708     1.226    kboard/uut/sel0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124     1.350 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.452     1.802    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.926 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.567     2.494    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.124     2.618 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.528     3.146    kboard/uut_n_8
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[1]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.289%)  route 2.256ns (71.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[8]/C
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kboard/uut/keycode_reg[8]/Q
                         net (fo=1, routed)           0.708     1.226    kboard/uut/sel0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124     1.350 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.452     1.802    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.926 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.567     2.494    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.124     2.618 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.528     3.146    kboard/uut_n_8
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[2]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.289%)  route 2.256ns (71.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[8]/C
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kboard/uut/keycode_reg[8]/Q
                         net (fo=1, routed)           0.708     1.226    kboard/uut/sel0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124     1.350 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.452     1.802    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.926 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.567     2.494    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.124     2.618 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.528     3.146    kboard/uut_n_8
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.289%)  route 2.256ns (71.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[8]/C
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kboard/uut/keycode_reg[8]/Q
                         net (fo=1, routed)           0.708     1.226    kboard/uut/sel0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124     1.350 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.452     1.802    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.926 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.567     2.494    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.124     2.618 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.528     3.146    kboard/uut_n_8
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[4]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.289%)  route 2.256ns (71.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[8]/C
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kboard/uut/keycode_reg[8]/Q
                         net (fo=1, routed)           0.708     1.226    kboard/uut/sel0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124     1.350 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.452     1.802    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.926 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.567     2.494    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.124     2.618 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.528     3.146    kboard/uut_n_8
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[5]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.289%)  route 2.256ns (71.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[8]/C
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kboard/uut/keycode_reg[8]/Q
                         net (fo=1, routed)           0.708     1.226    kboard/uut/sel0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124     1.350 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.452     1.802    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.926 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.567     2.494    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.124     2.618 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.528     3.146    kboard/uut_n_8
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[6]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.289%)  route 2.256ns (71.711%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[8]/C
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  kboard/uut/keycode_reg[8]/Q
                         net (fo=1, routed)           0.708     1.226    kboard/uut/sel0[0]
    SLICE_X6Y36          LUT4 (Prop_lut4_I3_O)        0.124     1.350 r  kboard/uut/ScanCode[7]_i_3/O
                         net (fo=1, routed)           0.452     1.802    kboard/uut/ScanCode[7]_i_3_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     1.926 r  kboard/uut/ScanCode[7]_i_2/O
                         net (fo=1, routed)           0.567     2.494    kboard/uut/ScanCode[7]_i_2_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.124     2.618 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.528     3.146    kboard/uut_n_8
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[7]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.456ns (41.801%)  route 0.635ns (58.199%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[7]/C
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kboard/uut/keycode_reg[7]/Q
                         net (fo=3, routed)           0.635     1.091    kboard/uut_n_0
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[7]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.081ns  (logic 0.419ns (38.747%)  route 0.662ns (61.253%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[4]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  kboard/uut/keycode_reg[4]/Q
                         net (fo=3, routed)           0.662     1.081    kboard/uut_n_3
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.512     4.853    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kboard/uut/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.421%)  route 0.131ns (50.579%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[6]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  kboard/uut/keycode_reg[6]/Q
                         net (fo=3, routed)           0.131     0.259    kboard/uut_n_1
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[6]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.713%)  route 0.137ns (49.287%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[0]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[0]/Q
                         net (fo=3, routed)           0.137     0.278    kboard/uut_n_7
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[1]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[1]/Q
                         net (fo=3, routed)           0.165     0.306    kboard/uut_n_6
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[1]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.002%)  route 0.179ns (55.998%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[5]/C
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[5]/Q
                         net (fo=3, routed)           0.179     0.320    kboard/uut_n_2
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[5]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.571%)  route 0.190ns (57.429%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[2]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[2]/Q
                         net (fo=3, routed)           0.190     0.331    kboard/uut_n_5
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[2]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.987%)  route 0.209ns (62.013%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[3]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  kboard/uut/keycode_reg[3]/Q
                         net (fo=3, routed)           0.209     0.337    kboard/uut_n_4
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[3]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.326%)  route 0.227ns (61.674%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[7]/C
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[7]/Q
                         net (fo=3, routed)           0.227     0.368    kboard/uut_n_0
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[7]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.917%)  route 0.249ns (66.083%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[4]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  kboard/uut/keycode_reg[4]/Q
                         net (fo=3, routed)           0.249     0.377    kboard/uut_n_3
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  kboard/ScanCode_reg[4]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.669%)  route 0.335ns (64.331%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[0]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[0]/Q
                         net (fo=3, routed)           0.157     0.298    kboard/uut/D[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.178     0.521    kboard/uut_n_8
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[0]/C

Slack:                    inf
  Source:                 kboard/uut/keycode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kboard/ScanCode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.669%)  route 0.335ns (64.331%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE                         0.000     0.000 r  kboard/uut/keycode_reg[0]/C
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kboard/uut/keycode_reg[0]/Q
                         net (fo=3, routed)           0.157     0.298    kboard/uut/D[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.343 r  kboard/uut/ScanCode[7]_i_1/O
                         net (fo=8, routed)           0.178     0.521    kboard/uut_n_8
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.859     1.986    kboard/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  kboard/ScanCode_reg[1]/C





