
---------- Begin Simulation Statistics ----------
final_tick                               1227482830500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60222                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703232                       # Number of bytes of host memory used
host_op_rate                                    60398                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23855.32                       # Real time elapsed on the host
host_tick_rate                               51455315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436613062                       # Number of instructions simulated
sim_ops                                    1440816816                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.227483                       # Number of seconds simulated
sim_ticks                                1227482830500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.011954                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183616914                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           213478365                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17644731                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        282866943                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27884591                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28855009                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          970418                       # Number of indirect misses.
system.cpu0.branchPred.lookups              364079336                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187979                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100281                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10878400                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546972                       # Number of branches committed
system.cpu0.commit.bw_lim_events             43065039                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309748                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      121906487                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316561435                       # Number of instructions committed
system.cpu0.commit.committedOps            1318665008                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2270578061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.580762                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.395793                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1667128997     73.42%     73.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    347932939     15.32%     88.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84210865      3.71%     92.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82142045      3.62%     96.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     30670174      1.35%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6806368      0.30%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5700082      0.25%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2921552      0.13%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     43065039      1.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2270578061                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143393                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273933176                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171141                       # Number of loads committed
system.cpu0.commit.membars                    4203731                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203737      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742071630     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271414     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185310     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318665008                       # Class of committed instruction
system.cpu0.commit.refs                     558456752                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316561435                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318665008                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.857721                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.857721                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            503182971                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6817299                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           179362454                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1471364903                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               771324930                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1000490680                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10888959                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19788216                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7646190                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  364079336                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                254653212                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1522419603                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6419278                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1517738709                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35310588                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148859                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         753458664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         211501505                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.620548                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2293533730                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.662664                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1234802195     53.84%     53.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               774999066     33.79%     87.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               143295001      6.25%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               115322466      5.03%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19947043      0.87%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2720839      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  341293      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     446      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105381      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2293533730                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      152269685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11008490                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345436011                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.584749                       # Inst execution rate
system.cpu0.iew.exec_refs                   626845894                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 171062659                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              392187658                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            452885219                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106242                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8617276                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           172425966                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1440499162                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            455783235                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6627223                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1430182145                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2075836                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15122112                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10888959                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19479835                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       253312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        28502294                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        60743                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9466                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8454076                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47714078                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19140355                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9466                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       752835                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10255655                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                662698850                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1418263160                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837923                       # average fanout of values written-back
system.cpu0.iew.wb_producers                555290434                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.579876                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1418396738                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1753449285                       # number of integer regfile reads
system.cpu0.int_regfile_writes              913468776                       # number of integer regfile writes
system.cpu0.ipc                              0.538294                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.538294                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205646      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            790466328     55.02%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848597      0.82%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100501      0.15%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           459051249     31.95%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          169136988     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1436809368                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     63                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                122                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               162                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3065762                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002134                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 487685     15.91%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2045911     66.73%     82.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               532161     17.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1435669421                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5170442810                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1418263109                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1562342176                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1434188993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1436809368                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310169                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      121834151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           224704                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           421                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22477560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2293533730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.626461                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.875492                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1304255318     56.87%     56.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          667079935     29.09%     85.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          223632365      9.75%     95.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           78481327      3.42%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16497335      0.72%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1433748      0.06%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1495415      0.07%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             376144      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             282143      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2293533730                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.587459                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19320169                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3712975                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           452885219                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          172425966                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2445803415                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9162248                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              430076738                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845205984                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14699734                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               785485645                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22447667                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                60578                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1793693941                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1461536432                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          948474573                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                992819851                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              36707360                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10888959                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74111195                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               103268585                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1793693897                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        151342                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5842                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30913972                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5826                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3668060324                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2904127265                       # The number of ROB writes
system.cpu0.timesIdled                       23416489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.771345                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21891130                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24116785                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3045036                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33343241                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1085122                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1110265                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           25143                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38084048                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47730                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100000                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2158826                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116598                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3667688                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300683                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22377248                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120051627                       # Number of instructions committed
system.cpu1.commit.committedOps             122151808                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    509338527                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.239824                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.976276                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    458851893     90.09%     90.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25391524      4.99%     95.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9119405      1.79%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6951091      1.36%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1747506      0.34%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       925412      0.18%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2078443      0.41%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       605565      0.12%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3667688      0.72%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    509338527                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797615                       # Number of function calls committed.
system.cpu1.commit.int_insts                116589177                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173782                       # Number of loads committed
system.cpu1.commit.membars                    4200125                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200125      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76658532     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273782     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9019225      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122151808                       # Class of committed instruction
system.cpu1.commit.refs                      41293019                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120051627                       # Number of Instructions Simulated
system.cpu1.committedOps                    122151808                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.297215                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.297215                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            405616866                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               932540                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20273216                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152589402                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28894692                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 71613706                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2160467                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2181465                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5336708                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38084048                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27462181                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    480000457                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               485747                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     167046885                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6093354                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073822                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          30575304                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22976252                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.323805                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         513622439                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.331068                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.759165                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               405273779     78.90%     78.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                68548799     13.35%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23216681      4.52%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12907987      2.51%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2630376      0.51%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  454004      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  590086      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     715      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           513622439                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2265212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2254372                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31061818                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.260699                       # Inst execution rate
system.cpu1.iew.exec_refs                    45576134                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11542299                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              328900502                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             36554038                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2451507                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2334323                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12711564                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          144484911                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34033835                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2050286                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134491329                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2171051                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12263766                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2160467                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17010320                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       109230                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1129006                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        46660                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2190                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        17929                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6380256                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1592327                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2190                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542340                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1712032                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77712096                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132911091                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.829233                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64441407                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.257636                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132992602                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170730661                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89312505                       # number of integer regfile writes
system.cpu1.ipc                              0.232709                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.232709                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200230      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86186479     63.12%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36627236     26.82%     93.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9527522      6.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136541615                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2753168                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020164                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 478009     17.36%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1849112     67.16%     84.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               426043     15.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135094537                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         789668920                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132911079                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        166819695                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137131488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136541615                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7353423                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22333102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           210111                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1052740                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11926820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    513622439                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.265840                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.739213                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          428459023     83.42%     83.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55717189     10.85%     94.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17491855      3.41%     97.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6069621      1.18%     98.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3760421      0.73%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             828635      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             810231      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             298104      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             187360      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      513622439                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.264673                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15789758                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1824193                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            36554038                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12711564                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       515887651                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1939062500                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              361922385                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81680274                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13532813                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                32651954                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7311971                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               106691                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189926201                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             149569835                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100659649                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 71718048                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23389487                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2160467                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             45137181                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18979375                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189926189                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32404                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               648                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28393071                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           648                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   650199635                       # The number of ROB reads
system.cpu1.rob.rob_writes                  293350383                       # The number of ROB writes
system.cpu1.timesIdled                          83415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20874429                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             18224784                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            41604243                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             705329                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3656535                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20837441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      41582304                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       325908                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       131439                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     61788482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5426712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    123580825                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5558151                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17641504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3865296                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16879424                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              340                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3194078                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3194068                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17641508                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1391                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     62417867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               62417867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1580855552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1580855552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              547                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20837575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20837575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20837575                       # Request fanout histogram
system.membus.respLayer1.occupancy       106751017250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         61159291323                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       916225300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   970865456.944769                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2331184500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1222901704000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4581126500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    225004040                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       225004040                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    225004040                       # number of overall hits
system.cpu0.icache.overall_hits::total      225004040                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29649172                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29649172                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29649172                       # number of overall misses
system.cpu0.icache.overall_misses::total     29649172                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 381602431496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 381602431496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 381602431496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 381602431496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    254653212                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    254653212                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    254653212                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    254653212                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.116430                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.116430                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.116430                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.116430                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12870.593199                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12870.593199                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12870.593199                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12870.593199                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2743                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.872727                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26475366                       # number of writebacks
system.cpu0.icache.writebacks::total         26475366                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3173773                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3173773                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3173773                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3173773                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26475399                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26475399                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26475399                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26475399                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 328328488496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 328328488496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 328328488496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 328328488496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.103966                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.103966                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.103966                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.103966                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12401.266870                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12401.266870                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12401.266870                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12401.266870                       # average overall mshr miss latency
system.cpu0.icache.replacements              26475366                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    225004040                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      225004040                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29649172                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29649172                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 381602431496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 381602431496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    254653212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    254653212                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.116430                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.116430                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12870.593199                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12870.593199                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3173773                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3173773                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26475399                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26475399                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 328328488496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 328328488496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.103966                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.103966                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12401.266870                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12401.266870                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          251478023                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26475366                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.498566                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        535781822                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       535781822                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    518297797                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       518297797                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    518297797                       # number of overall hits
system.cpu0.dcache.overall_hits::total      518297797                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50994381                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50994381                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50994381                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50994381                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1909663434876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1909663434876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1909663434876                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1909663434876                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    569292178                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    569292178                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    569292178                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    569292178                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089575                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089575                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089575                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37448.507020                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37448.507020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37448.507020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37448.507020                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15513091                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1206432                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           283048                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9203                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.807280                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   131.091166                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32592565                       # number of writebacks
system.cpu0.dcache.writebacks::total         32592565                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19310594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19310594                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19310594                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19310594                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31683787                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31683787                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31683787                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31683787                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 722643714688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 722643714688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 722643714688                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 722643714688                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.055655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.055655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.055655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055655                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22807.996869                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22807.996869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22807.996869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22807.996869                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32592565                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    378572487                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      378572487                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39538228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39538228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1214738010000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1214738010000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    418110715                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    418110715                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.094564                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.094564                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30723.127248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30723.127248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11700309                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11700309                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27837919                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27837919                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 555213977500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 555213977500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19944.521625                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19944.521625                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139725310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139725310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11456153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11456153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 694925424876                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 694925424876                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181463                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181463                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.075777                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.075777                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60659.579605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60659.579605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7610285                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7610285                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3845868                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3845868                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 167429737188                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 167429737188                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025439                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025439                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43534.967188                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43534.967188                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3031                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3031                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          899                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7446000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7446000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.228753                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.228753                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8282.536151                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8282.536151                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          885                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          885                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       846500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       846500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003562                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003562                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60464.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60464.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       637000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       637000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038561                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038561                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4275.167785                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4275.167785                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       488000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       488000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038561                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038561                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3275.167785                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3275.167785                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190632                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190632                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909649                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909649                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92096726500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92096726500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100281                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433108                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433108                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101244.245308                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101244.245308                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909649                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909649                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91187077500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91187077500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433108                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433108                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100244.245308                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100244.245308                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          552088729                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32593201                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.938770                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999319                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1175393739                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1175393739                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26391198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29463551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               83802                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              538446                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56476997                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26391198                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29463551                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              83802                       # number of overall hits
system.l2.overall_hits::.cpu1.data             538446                       # number of overall hits
system.l2.overall_hits::total                56476997                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             84201                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3127656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2075383                       # number of demand (read+write) misses
system.l2.demand_misses::total                5297133                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            84201                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3127656                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9893                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2075383                       # number of overall misses
system.l2.overall_misses::total               5297133                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8169064861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 351474499021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1203490444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 252002755507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     612849809833                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8169064861                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 351474499021                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1203490444                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 252002755507                       # number of overall miss cycles
system.l2.overall_miss_latency::total    612849809833                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26475399                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32591207                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           93695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2613829                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             61774130                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26475399                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32591207                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          93695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2613829                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            61774130                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.095966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.105587                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.794001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085750                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.095966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.105587                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.794001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085750                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 97018.620456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112376.328797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 121650.706965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121424.698722                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115694.623834                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 97018.620456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112376.328797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 121650.706965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121424.698722                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115694.623834                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2898989                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     73447                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.470489                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15111423                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3865296                       # number of writebacks
system.l2.writebacks::total                   3865296                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            254                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         326712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            220                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         174360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              501546                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           254                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        326712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           220                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        174360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             501546                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        83947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2800944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1901023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4795587                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        83947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2800944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1901023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16181085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20976672                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7310669863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 296745412348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1090127445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 216234665261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 521380874917                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7310669863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 296745412348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1090127445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 216234665261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1663095913765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2184476788682                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.085942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.103239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.727294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077631                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.085942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.103239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.727294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.339570                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 87086.731664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105944.785882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 112697.968055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113746.475062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108720.970950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 87086.731664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105944.785882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 112697.968055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113746.475062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102780.247046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104138.387094                       # average overall mshr miss latency
system.l2.replacements                       26125177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8667453                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8667453                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8667453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8667453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     52788932                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         52788932                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     52788932                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     52788932                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16181085                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16181085                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1663095913765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1663095913765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102780.247046                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102780.247046                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       150500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.724138                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.784615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5016.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2950.980392                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       605000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       416000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1021000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.724138                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.784615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19809.523810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20019.607843                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       121500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       141000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2702071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           178729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2880800                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2051713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1395285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3446998                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 220305219191                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 160976986449                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  381282205640                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4753784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1574014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6327798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.431596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.886450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.544739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107376.235951                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115372.118563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110612.830538                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       172982                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        84392                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           257374                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1878731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1310893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3189624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 186335621592                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 139264482333                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 325600103925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.395207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.832834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.504065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99181.639943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106236.346012                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102081.030217                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26391198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         83802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26475000                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        84201                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8169064861                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1203490444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9372555305                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26475399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        93695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26569094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.105587                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 97018.620456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 121650.706965                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99608.426733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          254                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          220                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           474                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        83947                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7310669863                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1090127445                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8400797308                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003171                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.103239                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 87086.731664                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 112697.968055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89732.934288                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26761480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       359717                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27121197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1075943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       680098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1756041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 131169279830                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91025769058                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 222195048888                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27837423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1039815                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28877238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.654057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 121910.993268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 133842.136072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126531.811551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       153730                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        89968                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       243698                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       922213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       590130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1512343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 110409790756                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  76970182928                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 187379973684                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.567534                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 119722.657082                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 130429.198529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 123900.446978                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          188                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               348                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          936                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          803                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1739                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13696417                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     12214417                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     25910834                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          963                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2087                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.832740                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833853                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.833253                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14632.924145                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15210.980075                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14899.847039                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          196                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          153                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          349                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          740                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          650                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1390                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     15139923                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     13353947                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     28493870                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.658363                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.674974                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.666028                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20459.355405                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20544.533846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20499.187050                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                   138769177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26125873                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.311561                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.066406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.426565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.836212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.068031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.099528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.503190                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.422913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.053540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.351612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1011987369                       # Number of tag accesses
system.l2.tags.data_accesses               1011987369                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5372544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     179630208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        619072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     121802560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1026052352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1333476736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5372544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       619072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5991616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247378944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247378944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          83946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2806722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1903165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16032068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20835574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3865296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3865296                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4376879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        146340302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           504343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         99229543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    835899555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1086350622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4376879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       504343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4881222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      201533527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201533527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      201533527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4376879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       146340302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          504343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        99229543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    835899555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1287884149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3739407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     83946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2663877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1883209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16024715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006506072250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229949                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229949                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31525487                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3524637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20835576                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3865296                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20835576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3865296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 170156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                125889                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1213893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1221475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1341070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2020626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1230333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1267525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1238290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1217542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1211969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1212461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1351078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1231274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1236093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1213881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1214139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1243771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            230090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           243361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           248791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233432                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1088875957298                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               103327100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1476352582298                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52690.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71440.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16867130                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1737513                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20835576                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3865296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2281027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2339498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1728043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1362718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1014635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  989684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  961073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  917850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  850611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  799054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1117837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2941516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1156191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 598765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 523528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 463762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 380747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 210107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  21522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 180871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 197979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 206415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 210255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 212981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 215589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 225734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 225281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 227714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 223144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 211573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  23929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  26291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  27453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  27932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  27633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  27542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  27336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  25816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  25564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  27603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5800154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.286919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.760468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   316.659338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2313734     39.89%     39.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1853070     31.95%     71.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       260525      4.49%     76.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       180607      3.11%     79.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       227842      3.93%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       194419      3.35%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       112340      1.94%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        56298      0.97%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       601319     10.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5800154                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.869493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.846657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    785.508743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229944    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229949                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.788072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203369     88.44%     88.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3515      1.53%     89.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15778      6.86%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5097      2.22%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1490      0.65%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              461      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              167      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229949                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1322586880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10889984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239320448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1333476864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247378944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1077.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1086.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1227482785500                       # Total gap between requests
system.mem_ctrls.avgGap                      49693.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5372544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    170488128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       619072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    120525376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1025581760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239320448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4376879.143646807410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 138892474.716370373964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 504342.695977123047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 98189052.429275497794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 835516175.474521160126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194968468.848167717457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        83946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2806722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1903165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16032070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3865296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3820855610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 181302953069                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    681580193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137027441257                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1153519752169                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29934765012390                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     45515.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64595.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     70462.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71999.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71950.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7744494.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20459605740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10874530755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         70790715240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9849445740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     96896152080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     256632958200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     255241442400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       720744850155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.173060                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 660369363274                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40988220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 526125247226                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20953529520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11137053675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         76760369280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9670128300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     96896152080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     391653529920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     141539908320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       748610671095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.874658                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 363070771398                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40988220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 823423839102                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11402511629.411764                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56460786883.949471                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 459546844000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   258269342000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 969213488500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27359847                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27359847                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27359847                       # number of overall hits
system.cpu1.icache.overall_hits::total       27359847                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       102334                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        102334                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       102334                       # number of overall misses
system.cpu1.icache.overall_misses::total       102334                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2547084000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2547084000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2547084000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2547084000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27462181                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27462181                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27462181                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27462181                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003726                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003726                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003726                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003726                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24889.909512                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24889.909512                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24889.909512                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24889.909512                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          207                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        93663                       # number of writebacks
system.cpu1.icache.writebacks::total            93663                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8639                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8639                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8639                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8639                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        93695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        93695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        93695                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        93695                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2290791000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2290791000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2290791000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2290791000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003412                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003412                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003412                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003412                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24449.447676                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24449.447676                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24449.447676                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24449.447676                       # average overall mshr miss latency
system.cpu1.icache.replacements                 93663                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27359847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27359847                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       102334                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       102334                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2547084000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2547084000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27462181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27462181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003726                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003726                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24889.909512                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24889.909512                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8639                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8639                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        93695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        93695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2290791000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2290791000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003412                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003412                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24449.447676                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24449.447676                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.985877                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26471460                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            93663                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           282.624516                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        325573000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.985877                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999559                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999559                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         55018057                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        55018057                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32860265                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32860265                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32860265                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32860265                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8603687                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8603687                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8603687                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8603687                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 933264056067                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 933264056067                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 933264056067                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 933264056067                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41463952                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41463952                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41463952                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41463952                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.207498                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.207498                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.207498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.207498                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108472.571825                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108472.571825                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108472.571825                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108472.571825                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8168728                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1094302                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           115188                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8566                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.916484                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   127.749475                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2614817                       # number of writebacks
system.cpu1.dcache.writebacks::total          2614817                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6759698                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6759698                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6759698                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6759698                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1843989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1843989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1843989                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1843989                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 186488014337                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 186488014337                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 186488014337                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 186488014337                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044472                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044472                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044472                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044472                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101132.932104                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101132.932104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101132.932104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101132.932104                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2614817                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27652982                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27652982                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4792186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4792186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 489786986000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 489786986000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32445168                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32445168                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.147701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.147701                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102205.337188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102205.337188                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3751885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3751885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1040301                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1040301                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97193289500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97193289500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032063                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032063                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93428.045825                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93428.045825                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5207283                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5207283                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3811501                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3811501                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 443477070067                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 443477070067                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018784                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018784                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.422618                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.422618                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116352.342572                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116352.342572                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3007813                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3007813                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       803688                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       803688                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  89294724837                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  89294724837                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089113                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111106.206435                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111106.206435                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          168                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7314500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7314500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.342857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.342857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43538.690476                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43538.690476                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2840500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2840500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093878                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093878                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        61750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        61750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       641500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       641500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5676.991150                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5676.991150                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4685.840708                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4685.840708                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328192                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328192                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771808                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771808                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77456905000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77456905000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100000                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100357.737935                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100357.737935                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771807                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771807                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76685097000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76685097000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367527                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367527                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99357.866669                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99357.866669                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.870410                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36802705                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2615682                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.070023                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        325584500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.870410                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.902200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.902200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89745499                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89745499                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1227482830500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          55447340                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12532749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     53108958                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22259881                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28061938                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             351                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6328609                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6328609                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26569094                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28878247                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2087                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2087                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79426163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97778535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       281053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7845603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             185331354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3388848896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4171761536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11990912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334633344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7907234688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        54189475                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247495616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        115979783                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051897                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              110095488     94.93%     94.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5750882      4.96%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 132136      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1277      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          115979783                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       123579292941                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48891452892                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39717906861                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3924360722                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         140718647                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1308136624000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 576542                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707416                       # Number of bytes of host memory used
host_op_rate                                   578166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2668.88                       # Real time elapsed on the host
host_tick_rate                               30220081                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538720492                       # Number of instructions simulated
sim_ops                                    1543054763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080654                       # Number of seconds simulated
sim_ticks                                 80653793500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.046194                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               29486787                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29770742                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3520882                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         36610840                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21202                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          41042                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19840                       # Number of indirect misses.
system.cpu0.branchPred.lookups               36746337                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6552                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2001                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3489376                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14219414                       # Number of branches committed
system.cpu0.commit.bw_lim_events               594293                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         127140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       48094289                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51810680                       # Number of instructions committed
system.cpu0.commit.committedOps              51871901                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    145469038                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.356584                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.938060                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    115267931     79.24%     79.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19784040     13.60%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5907448      4.06%     96.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1547213      1.06%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1240507      0.85%     98.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       873303      0.60%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       231682      0.16%     99.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22621      0.02%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       594293      0.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    145469038                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41791                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51755662                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10952196                       # Number of loads committed
system.cpu0.commit.membars                      91931                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        92354      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35686554     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4371      0.01%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10953797     21.12%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5131394      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51871901                       # Class of committed instruction
system.cpu0.commit.refs                      16085813                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51810680                       # Number of Instructions Simulated
system.cpu0.committedOps                     51871901                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.091551                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.091551                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             55423594                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                32406                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26049751                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             111512003                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12971473                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 80566435                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3490571                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                58856                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1339357                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   36746337                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8799251                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    139658732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                69614                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          590                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     126213489                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 303                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          294                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7044248                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.229413                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10609387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29507989                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.787971                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         153791430                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.824763                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.780129                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                54645121     35.53%     35.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                76914219     50.01%     85.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17929942     11.66%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3894936      2.53%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   86117      0.06%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13870      0.01%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  235810      0.15%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   17388      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   54027      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           153791430                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1859                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        6383922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3979541                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23944102                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.547009                       # Inst execution rate
system.cpu0.iew.exec_refs                    28821881                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8582032                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               36609193                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             20500404                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             77528                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2288856                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10736784                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           99892809                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             20239849                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2564767                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87617363                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                130837                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4668469                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3490571                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4985557                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        56865                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            6488                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      9548208                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5603167                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           304                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1767902                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2211639                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 45223717                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83132435                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748074                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 33830702                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519009                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      85034092                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               128408723                       # number of integer regfile reads
system.cpu0.int_regfile_writes               52473641                       # number of integer regfile writes
system.cpu0.ipc                              0.323462                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.323462                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            93340      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             60528926     67.12%     67.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5571      0.01%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1396      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            20496723     22.73%     89.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9053995     10.04%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            417      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           250      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              90182130                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2263                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4486                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2162                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2357                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     491225                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005447                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 430739     87.69%     87.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    36      0.01%     87.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    114      0.02%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     87.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 34786      7.08%     94.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25466      5.18%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               68      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              90577752                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         334963738                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83130273                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        147911641                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  99663885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 90182130                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             228924                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       48020910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           321309                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        101784                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23206793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    153791430                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.586392                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.907955                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           91500024     59.50%     59.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           44442112     28.90%     88.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           12212343      7.94%     96.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2778234      1.81%     98.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2002876      1.30%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             311513      0.20%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             422333      0.27%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              98397      0.06%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              23598      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      153791430                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.563021                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            90354                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4194                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            20500404                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10736784                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3169                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       160175352                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1132239                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               44182388                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32482264                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                962104                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16542684                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2905177                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                43069                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            159659042                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             106505904                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           64377193                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 77504069                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                901938                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3490571                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              5440670                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31894933                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1913                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       159657129                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6631048                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             77159                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3466169                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         77273                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   244829222                       # The number of ROB reads
system.cpu0.rob.rob_writes                  208255812                       # The number of ROB writes
system.cpu0.timesIdled                          75765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  937                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.399429                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27877352                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            28045787                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2537404                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31430457                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             18137                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          20950                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2813                       # Number of indirect misses.
system.cpu1.branchPred.lookups               31519237                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          782                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1569                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2534878                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14058977                       # Number of branches committed
system.cpu1.commit.bw_lim_events               954307                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         141856                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       39965845                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50296750                       # Number of instructions committed
system.cpu1.commit.committedOps              50366046                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    134407753                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.374726                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.040328                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107060297     79.65%     79.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18008862     13.40%     93.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4324612      3.22%     96.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1920198      1.43%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       675996      0.50%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1204971      0.90%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       225499      0.17%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        33011      0.02%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       954307      0.71%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    134407753                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11161                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50246053                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10813002                       # Number of loads committed
system.cpu1.commit.membars                     104123                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       104123      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35222308     69.93%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10814571     21.47%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4224624      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50366046                       # Class of committed instruction
system.cpu1.commit.refs                      15039195                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50296750                       # Number of Instructions Simulated
system.cpu1.committedOps                     50366046                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.834691                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.834691                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             54400010                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2624                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            24972911                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              98895377                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11920449                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 71095590                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2535382                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 5482                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1178503                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   31519237                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10455654                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    127681213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                64856                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     110532384                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5075816                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.221070                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10910813                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27895489                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.775254                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         141129934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.784435                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.747503                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                53577286     37.96%     37.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                67473430     47.81%     85.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17476598     12.38%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2463286      1.75%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   45832      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    5929      0.00%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3301      0.00%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   16179      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   68093      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           141129934                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1445828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2889130                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22240689                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.565278                       # Inst execution rate
system.cpu1.iew.exec_refs                    25727143                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6996030                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               35220210                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18883858                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             63843                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1423853                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8262909                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90257467                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18731113                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1956217                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80594931                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                123498                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4511506                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2535382                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4785159                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52269                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             106                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8070856                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4036716                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1036264                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1852866                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42739278                       # num instructions consuming a value
system.cpu1.iew.wb_count                     77172798                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740266                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31638416                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.541276                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78616981                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               118094954                       # number of integer regfile reads
system.cpu1.int_regfile_writes               49323876                       # number of integer regfile writes
system.cpu1.ipc                              0.352772                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.352772                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           104623      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             56339236     68.25%     68.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 425      0.00%     68.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18940882     22.94%     91.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7165702      8.68%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82551148                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     556460                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006741                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 515498     92.64%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39727      7.14%     99.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1235      0.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83002985                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         307068271                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     77172798                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        130148895                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  90038648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 82551148                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             218819                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       39891421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           279581                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         76963                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17698199                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    141129934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.584930                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.941099                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           85544290     60.61%     60.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           39192578     27.77%     88.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10888819      7.72%     96.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2197909      1.56%     97.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2362156      1.67%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             280597      0.20%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             534645      0.38%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             103794      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25146      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      141129934                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.578998                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           138429                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           23488                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18883858                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8262909                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    500                       # number of misc regfile reads
system.cpu1.numCycles                       142575762                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18645981                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               41605257                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32020069                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                607803                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14535264                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4030376                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42492                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            141713891                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              94988866                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           59132799                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 68983070                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                429143                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2535382                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              5731688                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                27112730                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       141713891                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7739273                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             63220                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2982990                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         63871                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   223783179                       # The number of ROB reads
system.cpu1.rob.rob_writes                  187386532                       # The number of ROB writes
system.cpu1.timesIdled                          15490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10441608                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8268909                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            19500802                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             101478                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1986768                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7859961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15692337                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38749                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29474                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2127952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1619252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4260877                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1648726                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7559895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       926806                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6905668                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1832                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1429                       # Transaction distribution
system.membus.trans_dist::ReadExReq            295953                       # Transaction distribution
system.membus.trans_dist::ReadExResp           295929                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7559893                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           756                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23548161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23548161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    562088320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               562088320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2692                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7859863                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7859863    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7859863                       # Request fanout histogram
system.membus.respLayer1.occupancy        39968411091                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             49.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20960570065                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    80653793500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    80653793500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 70                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16175342.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   21510364.856537                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        65000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     81235000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    80087656500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    566137000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8722439                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8722439                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8722439                       # number of overall hits
system.cpu0.icache.overall_hits::total        8722439                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76809                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76809                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76809                       # number of overall misses
system.cpu0.icache.overall_misses::total        76809                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4963878493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4963878493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4963878493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4963878493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8799248                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8799248                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8799248                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8799248                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008729                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008729                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008729                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008729                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64626.261154                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64626.261154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64626.261154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64626.261154                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        13784                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              223                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.811659                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71325                       # number of writebacks
system.cpu0.icache.writebacks::total            71325                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5480                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5480                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71329                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71329                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71329                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71329                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4603743993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4603743993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4603743993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4603743993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008106                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008106                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008106                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008106                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64542.387991                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64542.387991                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64542.387991                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64542.387991                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71325                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8722439                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8722439                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76809                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76809                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4963878493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4963878493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8799248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8799248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008729                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008729                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64626.261154                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64626.261154                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71329                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71329                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4603743993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4603743993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008106                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008106                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64542.387991                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64542.387991                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999351                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8795182                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71360                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           123.250869                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999351                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17669824                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17669824                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15854267                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15854267                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15854267                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15854267                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9216577                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9216577                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9216577                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9216577                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 854808740870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 854808740870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 854808740870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 854808740870                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     25070844                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25070844                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     25070844                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25070844                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.367621                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.367621                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.367621                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.367621                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 92746.877813                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92746.877813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 92746.877813                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92746.877813                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3812662                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       554799                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            61626                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6066                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.867751                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.460435                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1043410                       # number of writebacks
system.cpu0.dcache.writebacks::total          1043410                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8171234                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8171234                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8171234                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8171234                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1045343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1045343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1045343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1045343                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  98421422980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  98421422980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  98421422980                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  98421422980                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041696                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041696                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041696                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041696                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94152.276315                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94152.276315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94152.276315                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94152.276315                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1043410                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     13109113                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13109113                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6861962                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6861962                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 637819507000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 637819507000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19971075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19971075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.343595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.343595                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 92950.020271                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92950.020271                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6073009                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6073009                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       788953                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       788953                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  73427310500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  73427310500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039505                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039505                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93069.308945                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93069.308945                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2745154                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2745154                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2354615                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2354615                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 216989233870                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 216989233870                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5099769                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5099769                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.461710                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.461710                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 92154.867726                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92154.867726                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2098225                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2098225                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256390                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256390                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  24994112480                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  24994112480                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050275                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050275                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97484.739966                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97484.739966                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31552                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31552                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          677                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          677                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     28356000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     28356000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.021006                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021006                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41884.785820                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41884.785820                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          601                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          601                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           76                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1724500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1724500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002358                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22690.789474                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22690.789474                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        30966                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        30966                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          880                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          880                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9713500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9713500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        31846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        31846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027633                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027633                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11038.068182                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11038.068182                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          878                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          878                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8835500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8835500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027570                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027570                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10063.211845                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10063.211845                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1369                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1369                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          632                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          632                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9714500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9714500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2001                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2001                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.315842                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.315842                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15371.044304                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15371.044304                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          632                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          632                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9082500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9082500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.315842                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.315842                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14371.044304                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14371.044304                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975812                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16965686                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1044988                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.235293                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975812                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999244                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         51318796                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        51318796                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              234455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4417                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              226541                       # number of demand (read+write) hits
system.l2.demand_hits::total                   488611                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23198                       # number of overall hits
system.l2.overall_hits::.cpu0.data             234455                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4417                       # number of overall hits
system.l2.overall_hits::.cpu1.data             226541                       # number of overall hits
system.l2.overall_hits::total                  488611                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             48128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            805065                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            767694                       # number of demand (read+write) misses
system.l2.demand_misses::total                1631380                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            48128                       # number of overall misses
system.l2.overall_misses::.cpu0.data           805065                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10493                       # number of overall misses
system.l2.overall_misses::.cpu1.data           767694                       # number of overall misses
system.l2.overall_misses::total               1631380                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4240437496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  93948162937                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    962901498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  90913654083                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     190065156014                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4240437496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  93948162937                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    962901498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  90913654083                       # number of overall miss cycles
system.l2.overall_miss_latency::total    190065156014                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1039520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          994235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2119991                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1039520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         994235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2119991                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.674761                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.774458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.703756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.772145                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.769522                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.674761                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.774458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.703756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.772145                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.769522                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88107.494515                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 116696.369780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91766.081959                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118424.338451                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116505.753420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88107.494515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 116696.369780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91766.081959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118424.338451                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116505.753420                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1638696                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     26437                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      61.984945                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6179023                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              926806                       # number of writebacks
system.l2.writebacks::total                    926806                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            376                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         212762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         203065                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              416424                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           376                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        212762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        203065                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             416424                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        47752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       592303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       564629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1214956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        47752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       592303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       564629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6661369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7876325                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3740443002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  72580781282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    848981500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70284353907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 147454559691                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3740443002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  72580781282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    848981500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70284353907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 731060839499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 878515399190                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.669489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.569785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.688934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.567903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.573095                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.669489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.569785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.688934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.567903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      3.715263                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78330.603996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 122539.952156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82650.068146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 124478.823984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121366.172677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78330.603996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 122539.952156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82650.068146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 124478.823984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 109746.335851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111538.744172                       # average overall mshr miss latency
system.l2.replacements                        9451136                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       933442                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           933442                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       933442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       933442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1157338                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157338                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1157338                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157338                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6661369                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6661369                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 731060839499                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 731060839499                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 109746.335851                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 109746.335851                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   77                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           200                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                334                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       808000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1007000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1815000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              411                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.887417                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6029.850746                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         5035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5434.131737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          197                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           331                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2687500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4009000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6696500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.887417                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.757692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.805353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20055.970149                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20350.253807                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20231.117825                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          206                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              242                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       270000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       145500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       415500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            303                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.887931                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.507042                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.798680                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1310.679612                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4041.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1716.942149                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          206                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          241                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4169500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       800500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4970000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.887931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.492958                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.795380                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20240.291262                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22871.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20622.406639                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            61495                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            51014                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                112509                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         191030                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         169580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              360610                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  23835249328                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  22015346386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45850595714                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       252525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            473119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.756480                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.768743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.762197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 124772.283558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 129822.776188                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127147.321799                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        37510                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        27808                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            65318                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       153520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       141772                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         295292                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  19840736407                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  18734254439                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38574990846                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.607940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.642683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.624139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 129238.772844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 132143.543429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 130633.375933                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4417                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        48128                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4240437496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    962901498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5203338994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.674761                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.703756                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.679774                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88107.494515                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91766.081959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88762.371744                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          376                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          221                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           597                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        47752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10272                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        58024                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3740443002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    848981500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4589424502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.669489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.688934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.672851                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78330.603996                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82650.068146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79095.279574                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       172960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       175527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            348487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       614035                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       598114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1212149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70112913609                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  68898307697                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 139011221306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       786995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       773641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1560636                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.780227                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.773116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.776702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 114183.904190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115192.601573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114681.628501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       175252                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       175257                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       350509                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       438783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       422857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       861640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52740044875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  51550099468                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104290144343                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.557542                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.546580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.552108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 120196.190087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121909.060198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121036.795347                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1822                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1864                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1329                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           89                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1418                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     44984000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       534500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     45518500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3151                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          131                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3282                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.421771                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.679389                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.432054                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 33848.006020                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6005.617978                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32100.493653                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          672                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          677                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          657                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           84                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          741                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12933984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1618000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     14551984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.208505                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.641221                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.225777                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19686.429224                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19261.904762                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19638.304993                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998466                       # Cycle average of tags in use
system.l2.tags.total_refs                    10437453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9453726                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.104057                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.153087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.248546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.213795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.061776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.088253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    52.233008                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.111767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.034591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.816141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43171822                       # Number of tag accesses
system.l2.tags.data_accesses                 43171822                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3056320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      38001088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        657408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      36205440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    424852352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          502772608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3056320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       657408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3713728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59315584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59315584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          47755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         593767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         565710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6638318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7855822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       926806                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             926806                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         37894312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        471163058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8150987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        448899406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5267605323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6233713086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     37894312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8150987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46045299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      735434521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            735434521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      735434521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        37894312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       471163058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8150987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       448899406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5267605323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6969147607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    924185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     47756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    588615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    563317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6635862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000084874250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        55116                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        55116                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9911019                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876639                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7855822                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     926806                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7855822                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   926806                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10000                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2621                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            488519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            500289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            483459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            475744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            506906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            500892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            496185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            480936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            489234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            477927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           512352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           495538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           484742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           478167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           485559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           489373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56623                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 469351813193                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39229110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            616460975693                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59821.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78571.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7017357                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  836528                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7855822                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               926806                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  270268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  298261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  298536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  307870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  313821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  322131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  328536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  332397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  330674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  331181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 574935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1984279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 941038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 333200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 293591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 257155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 202173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 105143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  14965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  31386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  43615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  49046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  59767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  54861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  55253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  55164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  55148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       916115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    612.671728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   416.075083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.307819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       108453     11.84%     11.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       184152     20.10%     31.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41965      4.58%     36.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33977      3.71%     40.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47405      5.17%     45.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        61597      6.72%     52.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53349      5.82%     57.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16232      1.77%     59.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       368985     40.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       916115                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        55116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     142.349227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.137464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    120.457190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6183     11.22%     11.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         10485     19.02%     30.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         11035     20.02%     50.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         5601     10.16%     60.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         3636      6.60%     67.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         3051      5.54%     72.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2854      5.18%     77.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2531      4.59%     82.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2318      4.21%     86.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1978      3.59%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1480      2.69%     92.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1034      1.88%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          800      1.45%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          591      1.07%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          494      0.90%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          366      0.66%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          248      0.45%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          161      0.29%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607          117      0.21%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           74      0.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           28      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           28      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           13      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         55116                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        55116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.768017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.698567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.631918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42296     76.74%     76.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1192      2.16%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3858      7.00%     85.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3124      5.67%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2005      3.64%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1230      2.23%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              694      1.26%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              354      0.64%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              180      0.33%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               91      0.17%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               55      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               21      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         55116                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              502132608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  640000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59147904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               502772608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59315584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6225.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       733.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6233.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    735.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        54.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80653792000                       # Total gap between requests
system.mem_ctrls.avgGap                       9183.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3056384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37671360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       657408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     36052288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    424695168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59147904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 37895105.330662466586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 467074868.586311459541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8150986.723271733150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 447000524.532054424286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5265656450.492933273315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 733355511.666044592857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        47756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       593767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       565710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6638317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       926806                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1760919149                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  47874518909                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    422220856                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  46717573916                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 519685742863                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2204481502192                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36873.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     80628.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41104.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     82582.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     78285.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2378579.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3236947560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1720463250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27938048880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2425911480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6366441120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      34381403640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2018295840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        78087511770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        968.181512                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4637598603                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2693080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  73323114897                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3304170660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1756193175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28081134480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2398339440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6366441120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32923796220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3245754720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        78075829815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        968.036672                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7461718097                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2693080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70498995403                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                668                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          335                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27958446.268657                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56261323.998675                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          335    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    339281500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            335                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    71287714000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9366079500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10439935                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10439935                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10439935                       # number of overall hits
system.cpu1.icache.overall_hits::total       10439935                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15719                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15719                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15719                       # number of overall misses
system.cpu1.icache.overall_misses::total        15719                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1108797500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1108797500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1108797500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1108797500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10455654                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10455654                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10455654                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10455654                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001503                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001503                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001503                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001503                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70538.679305                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70538.679305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70538.679305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70538.679305                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          124                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14910                       # number of writebacks
system.cpu1.icache.writebacks::total            14910                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          809                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          809                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          809                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          809                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14910                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14910                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14910                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14910                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1034984500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1034984500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1034984500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1034984500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001426                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001426                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001426                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001426                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69415.459423                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69415.459423                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69415.459423                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69415.459423                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14910                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10439935                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10439935                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15719                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15719                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1108797500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1108797500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10455654                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10455654                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001503                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001503                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70538.679305                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70538.679305                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          809                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          809                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14910                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14910                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1034984500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1034984500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69415.459423                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69415.459423                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11436927                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14942                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           765.421430                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20926218                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20926218                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13602483                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13602483                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13602483                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13602483                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9016128                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9016128                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9016128                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9016128                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 848910209634                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 848910209634                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 848910209634                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 848910209634                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22618611                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22618611                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22618611                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22618611                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.398615                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.398615                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.398615                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.398615                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94154.631526                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94154.631526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94154.631526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94154.631526                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3218468                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1126086                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            44888                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11851                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.699964                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    95.020336                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       993646                       # number of writebacks
system.cpu1.dcache.writebacks::total           993646                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8020080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8020080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8020080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8020080                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       996048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       996048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       996048                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       996048                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  95120606921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  95120606921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  95120606921                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  95120606921                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044037                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044037                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044037                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044037                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95498.015077                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95498.015077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95498.015077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95498.015077                       # average overall mshr miss latency
system.cpu1.dcache.replacements                993646                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11581807                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11581807                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6847844                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6847844                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 639093045500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 639093045500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18429651                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18429651                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.371567                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.371567                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93327.629178                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93327.629178                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6072909                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6072909                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       774935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       774935                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  72205951500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  72205951500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.042048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.042048                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93176.784505                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93176.784505                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2020676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2020676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2168284                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2168284                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 209817164134                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 209817164134                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188960                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.517619                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.517619                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96766.458699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96766.458699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1947171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1947171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221113                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221113                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22914655421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22914655421                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052785                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052785                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103633.234685                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103633.234685                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35367                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35367                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          430                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          430                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28376500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28376500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012012                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 65991.860465                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 65991.860465                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          199                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          199                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          231                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          231                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14723500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14723500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006453                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006453                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63738.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63738.095238                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        35027                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        35027                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          613                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          613                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3913000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3913000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.017200                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.017200                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6383.360522                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6383.360522                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          613                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          613                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3301000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3301000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.017200                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.017200                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5384.991843                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5384.991843                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          935                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            935                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          634                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          634                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6972999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6972999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1569                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1569                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.404079                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.404079                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10998.421136                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10998.421136                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          634                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          634                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6338999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6338999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.404079                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.404079                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9998.421136                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9998.421136                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.779329                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14673828                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           996156                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.730452                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.779329                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993104                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993104                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46379361                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46379361                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80653793500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1650433                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1860248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1189848                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8524330                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11641155                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1892                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1490                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3382                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           473605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          473605                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86238                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1564195                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3282                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3282                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       213979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3133395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2985877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6377981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9129664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133307520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1908480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127224384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271570048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21099008                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59574720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23228896                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.266660                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21538185     92.72%     92.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1661237      7.15%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  29474      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23228896                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4257101242                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1565886768                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107049884                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1495289450                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22461806                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
