|qtest
KEY[0] => uart_test:uart_test.reset
KEY[0] => nbody:nbody.reset
KEY[1] => ~NO_FANOUT~
MAX10_CLK1_50 => uart_test:uart_test.clock
MAX10_CLK1_50 => nbody:nbody.clk
LEDR[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
GPIO[0] <> GPIO[0]
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|qtest|uart_test:uart_test
clock => uart:uart_inst.clock
clock => uart_data_in[0].CLK
clock => uart_data_in[1].CLK
clock => uart_data_in[2].CLK
clock => uart_data_in[3].CLK
clock => uart_data_in[4].CLK
clock => uart_data_in[5].CLK
clock => uart_data_in[6].CLK
clock => uart_data_in[7].CLK
clock => uart_data_in_stb.CLK
clock => freq_div:clock_125ms.clk
reset => uart:uart_inst.reset
reset => uart_data_in_stb.OUTPUTSELECT
reset => uart_data_in.OUTPUTSELECT
reset => uart_data_in.OUTPUTSELECT
reset => uart_data_in.OUTPUTSELECT
reset => uart_data_in.OUTPUTSELECT
reset => uart_data_in.OUTPUTSELECT
reset => uart_data_in.OUTPUTSELECT
reset => uart_data_in.OUTPUTSELECT
reset => uart_data_in.OUTPUTSELECT
rx => uart:uart_inst.rx
tx <= uart:uart_inst.tx
debug_port[0] => uart_data_in.DATAB
debug_port[1] => uart_data_in.DATAB
debug_port[2] => uart_data_in.DATAB
debug_port[3] => uart_data_in.DATAB
debug_port[4] => uart_data_in.DATAB
debug_port[5] => uart_data_in.DATAB
debug_port[6] => uart_data_in.DATAB
debug_port[7] => uart_data_in.DATAB


|qtest|uart_test:uart_test|uart:uart_inst
clock => uart_rx_data_in_ack.CLK
clock => uart_tx_count[0].CLK
clock => uart_tx_count[1].CLK
clock => uart_tx_count[2].CLK
clock => uart_tx_data_vec[0].CLK
clock => uart_tx_data_vec[1].CLK
clock => uart_tx_data_vec[2].CLK
clock => uart_tx_data_vec[3].CLK
clock => uart_tx_data_vec[4].CLK
clock => uart_tx_data_vec[5].CLK
clock => uart_tx_data_vec[6].CLK
clock => uart_tx_data_vec[7].CLK
clock => uart_tx_data.CLK
clock => tx_baud_tick.CLK
clock => tx_baud_counter[0].CLK
clock => tx_baud_counter[1].CLK
clock => tx_baud_counter[2].CLK
clock => tx_baud_counter[3].CLK
clock => tx_baud_counter[4].CLK
clock => tx_baud_counter[5].CLK
clock => tx_baud_counter[6].CLK
clock => tx_baud_counter[7].CLK
clock => tx_baud_counter[8].CLK
clock => tx_baud_counter[9].CLK
clock => uart_rx_data_out_stb.CLK
clock => uart_rx_count[0].CLK
clock => uart_rx_count[1].CLK
clock => uart_rx_count[2].CLK
clock => uart_rx_data_vec[0].CLK
clock => uart_rx_data_vec[1].CLK
clock => uart_rx_data_vec[2].CLK
clock => uart_rx_data_vec[3].CLK
clock => uart_rx_data_vec[4].CLK
clock => uart_rx_data_vec[5].CLK
clock => uart_rx_data_vec[6].CLK
clock => uart_rx_data_vec[7].CLK
clock => uart_rx_bit_spacing[0].CLK
clock => uart_rx_bit_spacing[1].CLK
clock => uart_rx_bit_spacing[2].CLK
clock => uart_rx_bit_spacing[3].CLK
clock => uart_rx_bit_tick.CLK
clock => uart_rx_bit.CLK
clock => uart_rx_filter[0].CLK
clock => uart_rx_filter[1].CLK
clock => uart_rx_data_sr[0].CLK
clock => uart_rx_data_sr[1].CLK
clock => rx_baud_tick.CLK
clock => rx_baud_counter[0].CLK
clock => rx_baud_counter[1].CLK
clock => rx_baud_counter[2].CLK
clock => rx_baud_counter[3].CLK
clock => rx_baud_counter[4].CLK
clock => rx_baud_counter[5].CLK
clock => uart_tx_state~4.DATAIN
clock => uart_rx_state~3.DATAIN
reset => uart_tx_data.OUTPUTSELECT
reset => uart_tx_data_vec.OUTPUTSELECT
reset => uart_tx_data_vec.OUTPUTSELECT
reset => uart_tx_data_vec.OUTPUTSELECT
reset => uart_tx_data_vec.OUTPUTSELECT
reset => uart_tx_data_vec.OUTPUTSELECT
reset => uart_tx_data_vec.OUTPUTSELECT
reset => uart_tx_data_vec.OUTPUTSELECT
reset => uart_tx_data_vec.OUTPUTSELECT
reset => uart_tx_count.OUTPUTSELECT
reset => uart_tx_count.OUTPUTSELECT
reset => uart_tx_count.OUTPUTSELECT
reset => uart_tx_state.OUTPUTSELECT
reset => uart_tx_state.OUTPUTSELECT
reset => uart_tx_state.OUTPUTSELECT
reset => uart_rx_data_in_ack.OUTPUTSELECT
reset => uart_rx_state.OUTPUTSELECT
reset => uart_rx_state.OUTPUTSELECT
reset => uart_rx_state.OUTPUTSELECT
reset => uart_rx_data_vec.OUTPUTSELECT
reset => uart_rx_data_vec.OUTPUTSELECT
reset => uart_rx_data_vec.OUTPUTSELECT
reset => uart_rx_data_vec.OUTPUTSELECT
reset => uart_rx_data_vec.OUTPUTSELECT
reset => uart_rx_data_vec.OUTPUTSELECT
reset => uart_rx_data_vec.OUTPUTSELECT
reset => uart_rx_data_vec.OUTPUTSELECT
reset => uart_rx_count.OUTPUTSELECT
reset => uart_rx_count.OUTPUTSELECT
reset => uart_rx_count.OUTPUTSELECT
reset => uart_rx_data_out_stb.OUTPUTSELECT
reset => rx_baud_counter.OUTPUTSELECT
reset => rx_baud_counter.OUTPUTSELECT
reset => rx_baud_counter.OUTPUTSELECT
reset => rx_baud_counter.OUTPUTSELECT
reset => rx_baud_counter.OUTPUTSELECT
reset => rx_baud_counter.OUTPUTSELECT
reset => rx_baud_tick.OUTPUTSELECT
reset => uart_rx_data_sr.OUTPUTSELECT
reset => uart_rx_data_sr.OUTPUTSELECT
reset => uart_rx_filter.OUTPUTSELECT
reset => uart_rx_filter.OUTPUTSELECT
reset => uart_rx_bit.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_counter.OUTPUTSELECT
reset => tx_baud_tick.OUTPUTSELECT
data_stream_in[0] => uart_tx_data_vec.DATAB
data_stream_in[1] => uart_tx_data_vec.DATAB
data_stream_in[2] => uart_tx_data_vec.DATAB
data_stream_in[3] => uart_tx_data_vec.DATAB
data_stream_in[4] => uart_tx_data_vec.DATAB
data_stream_in[5] => uart_tx_data_vec.DATAB
data_stream_in[6] => uart_tx_data_vec.DATAB
data_stream_in[7] => uart_tx_data_vec.DATAB
data_stream_in_stb => uart_send_data.IN1
data_stream_in_ack <= uart_rx_data_in_ack.DB_MAX_OUTPUT_PORT_TYPE
data_stream_out[0] <= uart_rx_data_vec[0].DB_MAX_OUTPUT_PORT_TYPE
data_stream_out[1] <= uart_rx_data_vec[1].DB_MAX_OUTPUT_PORT_TYPE
data_stream_out[2] <= uart_rx_data_vec[2].DB_MAX_OUTPUT_PORT_TYPE
data_stream_out[3] <= uart_rx_data_vec[3].DB_MAX_OUTPUT_PORT_TYPE
data_stream_out[4] <= uart_rx_data_vec[4].DB_MAX_OUTPUT_PORT_TYPE
data_stream_out[5] <= uart_rx_data_vec[5].DB_MAX_OUTPUT_PORT_TYPE
data_stream_out[6] <= uart_rx_data_vec[6].DB_MAX_OUTPUT_PORT_TYPE
data_stream_out[7] <= uart_rx_data_vec[7].DB_MAX_OUTPUT_PORT_TYPE
data_stream_out_stb <= uart_rx_data_out_stb.DB_MAX_OUTPUT_PORT_TYPE
tx <= uart_tx_data.DB_MAX_OUTPUT_PORT_TYPE
rx => uart_rx_data_sr.DATAB


|qtest|uart_test:uart_test|freq_div:clock_125ms
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => tmp.CLK
out_clk <= tmp.DB_MAX_OUTPUT_PORT_TYPE


|qtest|nbody:nbody
clk => pipe_st1:pipe_stage1.clk
clk => pipe_st2:pipe_stage2.clk
reset => pipe_st1:pipe_stage1.reset
reset => pipe_st2:pipe_stage2.reset
debug[0] <= pipe_st2:pipe_stage2.r[0]
debug[1] <= pipe_st2:pipe_stage2.r[1]
debug[2] <= pipe_st2:pipe_stage2.r[2]
debug[3] <= pipe_st2:pipe_stage2.r[3]
debug[4] <= pipe_st2:pipe_stage2.r[4]
debug[5] <= pipe_st2:pipe_stage2.r[5]
debug[6] <= pipe_st2:pipe_stage2.r[6]
debug[7] <= pipe_st2:pipe_stage2.r[7]


|qtest|nbody:nbody|pipe_st1:pipe_stage1
clk => diffy_reg[0].CLK
clk => diffy_reg[1].CLK
clk => diffy_reg[2].CLK
clk => diffy_reg[3].CLK
clk => diffy_reg[4].CLK
clk => diffy_reg[5].CLK
clk => diffy_reg[6].CLK
clk => diffy_reg[7].CLK
clk => diffy_reg[8].CLK
clk => diffy_reg[9].CLK
clk => diffy_reg[10].CLK
clk => diffy_reg[11].CLK
clk => diffy_reg[12].CLK
clk => diffy_reg[13].CLK
clk => diffy_reg[14].CLK
clk => diffy_reg[15].CLK
clk => en_out_reg.CLK
clk => diffx_reg[0].CLK
clk => diffx_reg[1].CLK
clk => diffx_reg[2].CLK
clk => diffx_reg[3].CLK
clk => diffx_reg[4].CLK
clk => diffx_reg[5].CLK
clk => diffx_reg[6].CLK
clk => diffx_reg[7].CLK
clk => diffx_reg[8].CLK
clk => diffx_reg[9].CLK
clk => diffx_reg[10].CLK
clk => diffx_reg[11].CLK
clk => diffx_reg[12].CLK
clk => diffx_reg[13].CLK
clk => diffx_reg[14].CLK
clk => diffx_reg[15].CLK
reset => en_out_reg.ACLR
reset => diffx_reg[0].ACLR
reset => diffx_reg[1].ACLR
reset => diffx_reg[2].ACLR
reset => diffx_reg[3].ACLR
reset => diffx_reg[4].ACLR
reset => diffx_reg[5].ACLR
reset => diffx_reg[6].ACLR
reset => diffx_reg[7].ACLR
reset => diffx_reg[8].ACLR
reset => diffx_reg[9].ACLR
reset => diffx_reg[10].ACLR
reset => diffx_reg[11].ACLR
reset => diffx_reg[12].ACLR
reset => diffx_reg[13].ACLR
reset => diffx_reg[14].ACLR
reset => diffx_reg[15].ACLR
reset => diffy_reg[15].ENA
reset => diffy_reg[14].ENA
reset => diffy_reg[13].ENA
reset => diffy_reg[12].ENA
reset => diffy_reg[11].ENA
reset => diffy_reg[10].ENA
reset => diffy_reg[9].ENA
reset => diffy_reg[8].ENA
reset => diffy_reg[7].ENA
reset => diffy_reg[6].ENA
reset => diffy_reg[5].ENA
reset => diffy_reg[4].ENA
reset => diffy_reg[3].ENA
reset => diffy_reg[2].ENA
reset => diffy_reg[1].ENA
reset => diffy_reg[0].ENA
en_in => diffx_next[15].OUTPUTSELECT
en_in => diffx_next[14].OUTPUTSELECT
en_in => diffx_next[13].OUTPUTSELECT
en_in => diffx_next[12].OUTPUTSELECT
en_in => diffx_next[11].OUTPUTSELECT
en_in => diffx_next[10].OUTPUTSELECT
en_in => diffx_next[9].OUTPUTSELECT
en_in => diffx_next[8].OUTPUTSELECT
en_in => diffx_next[7].OUTPUTSELECT
en_in => diffx_next[6].OUTPUTSELECT
en_in => diffx_next[5].OUTPUTSELECT
en_in => diffx_next[4].OUTPUTSELECT
en_in => diffx_next[3].OUTPUTSELECT
en_in => diffx_next[2].OUTPUTSELECT
en_in => diffx_next[1].OUTPUTSELECT
en_in => diffx_next[0].OUTPUTSELECT
en_in => diffy_next[15].OUTPUTSELECT
en_in => diffy_next[14].OUTPUTSELECT
en_in => diffy_next[13].OUTPUTSELECT
en_in => diffy_next[12].OUTPUTSELECT
en_in => diffy_next[11].OUTPUTSELECT
en_in => diffy_next[10].OUTPUTSELECT
en_in => diffy_next[9].OUTPUTSELECT
en_in => diffy_next[8].OUTPUTSELECT
en_in => diffy_next[7].OUTPUTSELECT
en_in => diffy_next[6].OUTPUTSELECT
en_in => diffy_next[5].OUTPUTSELECT
en_in => diffy_next[4].OUTPUTSELECT
en_in => diffy_next[3].OUTPUTSELECT
en_in => diffy_next[2].OUTPUTSELECT
en_in => diffy_next[1].OUTPUTSELECT
en_in => diffy_next[0].OUTPUTSELECT
en_in => en_out_reg.DATAIN
rx_a[0] => Add0.IN16
rx_a[1] => Add0.IN15
rx_a[2] => Add0.IN14
rx_a[3] => Add0.IN13
rx_a[4] => Add0.IN12
rx_a[5] => Add0.IN11
rx_a[6] => Add0.IN10
rx_a[7] => Add0.IN9
rx_a[8] => Add0.IN8
rx_a[9] => Add0.IN7
rx_a[10] => Add0.IN6
rx_a[11] => Add0.IN5
rx_a[12] => Add0.IN4
rx_a[13] => Add0.IN3
rx_a[14] => Add0.IN2
rx_a[15] => Add0.IN1
rx_b[0] => Add0.IN32
rx_b[1] => Add0.IN31
rx_b[2] => Add0.IN30
rx_b[3] => Add0.IN29
rx_b[4] => Add0.IN28
rx_b[5] => Add0.IN27
rx_b[6] => Add0.IN26
rx_b[7] => Add0.IN25
rx_b[8] => Add0.IN24
rx_b[9] => Add0.IN23
rx_b[10] => Add0.IN22
rx_b[11] => Add0.IN21
rx_b[12] => Add0.IN20
rx_b[13] => Add0.IN19
rx_b[14] => Add0.IN18
rx_b[15] => Add0.IN17
ry_a[0] => Add1.IN16
ry_a[1] => Add1.IN15
ry_a[2] => Add1.IN14
ry_a[3] => Add1.IN13
ry_a[4] => Add1.IN12
ry_a[5] => Add1.IN11
ry_a[6] => Add1.IN10
ry_a[7] => Add1.IN9
ry_a[8] => Add1.IN8
ry_a[9] => Add1.IN7
ry_a[10] => Add1.IN6
ry_a[11] => Add1.IN5
ry_a[12] => Add1.IN4
ry_a[13] => Add1.IN3
ry_a[14] => Add1.IN2
ry_a[15] => Add1.IN1
ry_b[0] => Add1.IN32
ry_b[1] => Add1.IN31
ry_b[2] => Add1.IN30
ry_b[3] => Add1.IN29
ry_b[4] => Add1.IN28
ry_b[5] => Add1.IN27
ry_b[6] => Add1.IN26
ry_b[7] => Add1.IN25
ry_b[8] => Add1.IN24
ry_b[9] => Add1.IN23
ry_b[10] => Add1.IN22
ry_b[11] => Add1.IN21
ry_b[12] => Add1.IN20
ry_b[13] => Add1.IN19
ry_b[14] => Add1.IN18
ry_b[15] => Add1.IN17
diff_x[0] <= diffx_reg[0].DB_MAX_OUTPUT_PORT_TYPE
diff_x[1] <= diffx_reg[1].DB_MAX_OUTPUT_PORT_TYPE
diff_x[2] <= diffx_reg[2].DB_MAX_OUTPUT_PORT_TYPE
diff_x[3] <= diffx_reg[3].DB_MAX_OUTPUT_PORT_TYPE
diff_x[4] <= diffx_reg[4].DB_MAX_OUTPUT_PORT_TYPE
diff_x[5] <= diffx_reg[5].DB_MAX_OUTPUT_PORT_TYPE
diff_x[6] <= diffx_reg[6].DB_MAX_OUTPUT_PORT_TYPE
diff_x[7] <= diffx_reg[7].DB_MAX_OUTPUT_PORT_TYPE
diff_x[8] <= diffx_reg[8].DB_MAX_OUTPUT_PORT_TYPE
diff_x[9] <= diffx_reg[9].DB_MAX_OUTPUT_PORT_TYPE
diff_x[10] <= diffx_reg[10].DB_MAX_OUTPUT_PORT_TYPE
diff_x[11] <= diffx_reg[11].DB_MAX_OUTPUT_PORT_TYPE
diff_x[12] <= diffx_reg[12].DB_MAX_OUTPUT_PORT_TYPE
diff_x[13] <= diffx_reg[13].DB_MAX_OUTPUT_PORT_TYPE
diff_x[14] <= diffx_reg[14].DB_MAX_OUTPUT_PORT_TYPE
diff_x[15] <= diffx_reg[15].DB_MAX_OUTPUT_PORT_TYPE
diff_y[0] <= diffy_reg[0].DB_MAX_OUTPUT_PORT_TYPE
diff_y[1] <= diffy_reg[1].DB_MAX_OUTPUT_PORT_TYPE
diff_y[2] <= diffy_reg[2].DB_MAX_OUTPUT_PORT_TYPE
diff_y[3] <= diffy_reg[3].DB_MAX_OUTPUT_PORT_TYPE
diff_y[4] <= diffy_reg[4].DB_MAX_OUTPUT_PORT_TYPE
diff_y[5] <= diffy_reg[5].DB_MAX_OUTPUT_PORT_TYPE
diff_y[6] <= diffy_reg[6].DB_MAX_OUTPUT_PORT_TYPE
diff_y[7] <= diffy_reg[7].DB_MAX_OUTPUT_PORT_TYPE
diff_y[8] <= diffy_reg[8].DB_MAX_OUTPUT_PORT_TYPE
diff_y[9] <= diffy_reg[9].DB_MAX_OUTPUT_PORT_TYPE
diff_y[10] <= diffy_reg[10].DB_MAX_OUTPUT_PORT_TYPE
diff_y[11] <= diffy_reg[11].DB_MAX_OUTPUT_PORT_TYPE
diff_y[12] <= diffy_reg[12].DB_MAX_OUTPUT_PORT_TYPE
diff_y[13] <= diffy_reg[13].DB_MAX_OUTPUT_PORT_TYPE
diff_y[14] <= diffy_reg[14].DB_MAX_OUTPUT_PORT_TYPE
diff_y[15] <= diffy_reg[15].DB_MAX_OUTPUT_PORT_TYPE
en_out <= en_out_reg.DB_MAX_OUTPUT_PORT_TYPE


|qtest|nbody:nbody|pipe_st2:pipe_stage2
clk => en_out_reg.CLK
clk => r_reg[0].CLK
clk => r_reg[1].CLK
clk => r_reg[2].CLK
clk => r_reg[3].CLK
clk => r_reg[4].CLK
clk => r_reg[5].CLK
clk => r_reg[6].CLK
clk => r_reg[7].CLK
clk => r_reg[8].CLK
clk => r_reg[9].CLK
clk => r_reg[10].CLK
clk => r_reg[11].CLK
clk => r_reg[12].CLK
clk => r_reg[13].CLK
clk => r_reg[14].CLK
clk => r_reg[15].CLK
clk => r_reg[16].CLK
clk => r_reg[17].CLK
clk => r_reg[18].CLK
clk => r_reg[19].CLK
clk => r_reg[20].CLK
clk => r_reg[21].CLK
clk => r_reg[22].CLK
clk => r_reg[23].CLK
clk => r_reg[24].CLK
clk => r_reg[25].CLK
clk => r_reg[26].CLK
clk => r_reg[27].CLK
clk => r_reg[28].CLK
clk => r_reg[29].CLK
clk => r_reg[30].CLK
clk => r_reg[31].CLK
reset => en_out_reg.ACLR
reset => r_reg[0].ACLR
reset => r_reg[1].ACLR
reset => r_reg[2].ACLR
reset => r_reg[3].ACLR
reset => r_reg[4].ACLR
reset => r_reg[5].ACLR
reset => r_reg[6].ACLR
reset => r_reg[7].ACLR
reset => r_reg[8].ACLR
reset => r_reg[9].ACLR
reset => r_reg[10].ACLR
reset => r_reg[11].ACLR
reset => r_reg[12].ACLR
reset => r_reg[13].ACLR
reset => r_reg[14].ACLR
reset => r_reg[15].ACLR
reset => r_reg[16].ACLR
reset => r_reg[17].ACLR
reset => r_reg[18].ACLR
reset => r_reg[19].ACLR
reset => r_reg[20].ACLR
reset => r_reg[21].ACLR
reset => r_reg[22].ACLR
reset => r_reg[23].ACLR
reset => r_reg[24].ACLR
reset => r_reg[25].ACLR
reset => r_reg[26].ACLR
reset => r_reg[27].ACLR
reset => r_reg[28].ACLR
reset => r_reg[29].ACLR
reset => r_reg[30].ACLR
reset => r_reg[31].ACLR
en_in => r_next[31].OUTPUTSELECT
en_in => r_next[30].OUTPUTSELECT
en_in => r_next[29].OUTPUTSELECT
en_in => r_next[28].OUTPUTSELECT
en_in => r_next[27].OUTPUTSELECT
en_in => r_next[26].OUTPUTSELECT
en_in => r_next[25].OUTPUTSELECT
en_in => r_next[24].OUTPUTSELECT
en_in => r_next[23].OUTPUTSELECT
en_in => r_next[22].OUTPUTSELECT
en_in => r_next[21].OUTPUTSELECT
en_in => r_next[20].OUTPUTSELECT
en_in => r_next[19].OUTPUTSELECT
en_in => r_next[18].OUTPUTSELECT
en_in => r_next[17].OUTPUTSELECT
en_in => r_next[16].OUTPUTSELECT
en_in => r_next[15].OUTPUTSELECT
en_in => r_next[14].OUTPUTSELECT
en_in => r_next[13].OUTPUTSELECT
en_in => r_next[12].OUTPUTSELECT
en_in => r_next[11].OUTPUTSELECT
en_in => r_next[10].OUTPUTSELECT
en_in => r_next[9].OUTPUTSELECT
en_in => r_next[8].OUTPUTSELECT
en_in => r_next[7].OUTPUTSELECT
en_in => r_next[6].OUTPUTSELECT
en_in => r_next[5].OUTPUTSELECT
en_in => r_next[4].OUTPUTSELECT
en_in => r_next[3].OUTPUTSELECT
en_in => r_next[2].OUTPUTSELECT
en_in => r_next[1].OUTPUTSELECT
en_in => r_next[0].OUTPUTSELECT
en_in => en_out_reg.DATAIN
diff_x[0] => Mult0.IN30
diff_x[0] => Mult0.IN31
diff_x[1] => Mult0.IN28
diff_x[1] => Mult0.IN29
diff_x[2] => Mult0.IN26
diff_x[2] => Mult0.IN27
diff_x[3] => Mult0.IN24
diff_x[3] => Mult0.IN25
diff_x[4] => Mult0.IN22
diff_x[4] => Mult0.IN23
diff_x[5] => Mult0.IN20
diff_x[5] => Mult0.IN21
diff_x[6] => Mult0.IN18
diff_x[6] => Mult0.IN19
diff_x[7] => Mult0.IN16
diff_x[7] => Mult0.IN17
diff_x[8] => Mult0.IN14
diff_x[8] => Mult0.IN15
diff_x[9] => Mult0.IN12
diff_x[9] => Mult0.IN13
diff_x[10] => Mult0.IN10
diff_x[10] => Mult0.IN11
diff_x[11] => Mult0.IN8
diff_x[11] => Mult0.IN9
diff_x[12] => Mult0.IN6
diff_x[12] => Mult0.IN7
diff_x[13] => Mult0.IN4
diff_x[13] => Mult0.IN5
diff_x[14] => Mult0.IN2
diff_x[14] => Mult0.IN3
diff_x[15] => Mult0.IN0
diff_x[15] => Mult0.IN1
diff_y[0] => Mult1.IN30
diff_y[0] => Mult1.IN31
diff_y[1] => Mult1.IN28
diff_y[1] => Mult1.IN29
diff_y[2] => Mult1.IN26
diff_y[2] => Mult1.IN27
diff_y[3] => Mult1.IN24
diff_y[3] => Mult1.IN25
diff_y[4] => Mult1.IN22
diff_y[4] => Mult1.IN23
diff_y[5] => Mult1.IN20
diff_y[5] => Mult1.IN21
diff_y[6] => Mult1.IN18
diff_y[6] => Mult1.IN19
diff_y[7] => Mult1.IN16
diff_y[7] => Mult1.IN17
diff_y[8] => Mult1.IN14
diff_y[8] => Mult1.IN15
diff_y[9] => Mult1.IN12
diff_y[9] => Mult1.IN13
diff_y[10] => Mult1.IN10
diff_y[10] => Mult1.IN11
diff_y[11] => Mult1.IN8
diff_y[11] => Mult1.IN9
diff_y[12] => Mult1.IN6
diff_y[12] => Mult1.IN7
diff_y[13] => Mult1.IN4
diff_y[13] => Mult1.IN5
diff_y[14] => Mult1.IN2
diff_y[14] => Mult1.IN3
diff_y[15] => Mult1.IN0
diff_y[15] => Mult1.IN1
r[0] <= r_reg[0].DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r_reg[1].DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r_reg[2].DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r_reg[3].DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r_reg[4].DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r_reg[5].DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r_reg[6].DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r_reg[7].DB_MAX_OUTPUT_PORT_TYPE
r[8] <= r_reg[8].DB_MAX_OUTPUT_PORT_TYPE
r[9] <= r_reg[9].DB_MAX_OUTPUT_PORT_TYPE
r[10] <= r_reg[10].DB_MAX_OUTPUT_PORT_TYPE
r[11] <= r_reg[11].DB_MAX_OUTPUT_PORT_TYPE
r[12] <= r_reg[12].DB_MAX_OUTPUT_PORT_TYPE
r[13] <= r_reg[13].DB_MAX_OUTPUT_PORT_TYPE
r[14] <= r_reg[14].DB_MAX_OUTPUT_PORT_TYPE
r[15] <= r_reg[15].DB_MAX_OUTPUT_PORT_TYPE
r[16] <= r_reg[16].DB_MAX_OUTPUT_PORT_TYPE
r[17] <= r_reg[17].DB_MAX_OUTPUT_PORT_TYPE
r[18] <= r_reg[18].DB_MAX_OUTPUT_PORT_TYPE
r[19] <= r_reg[19].DB_MAX_OUTPUT_PORT_TYPE
r[20] <= r_reg[20].DB_MAX_OUTPUT_PORT_TYPE
r[21] <= r_reg[21].DB_MAX_OUTPUT_PORT_TYPE
r[22] <= r_reg[22].DB_MAX_OUTPUT_PORT_TYPE
r[23] <= r_reg[23].DB_MAX_OUTPUT_PORT_TYPE
r[24] <= r_reg[24].DB_MAX_OUTPUT_PORT_TYPE
r[25] <= r_reg[25].DB_MAX_OUTPUT_PORT_TYPE
r[26] <= r_reg[26].DB_MAX_OUTPUT_PORT_TYPE
r[27] <= r_reg[27].DB_MAX_OUTPUT_PORT_TYPE
r[28] <= r_reg[28].DB_MAX_OUTPUT_PORT_TYPE
r[29] <= r_reg[29].DB_MAX_OUTPUT_PORT_TYPE
r[30] <= r_reg[30].DB_MAX_OUTPUT_PORT_TYPE
r[31] <= r_reg[31].DB_MAX_OUTPUT_PORT_TYPE
en_out <= en_out_reg.DB_MAX_OUTPUT_PORT_TYPE


