Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 871cb6f83729447094823337528d0915 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_firterBlock_behav xil_defaultlib.tb_firterBlock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.packagedsed
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.contador_3bits [contador_3bits_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.mux8_1 [\mux8_1(width=18)\]
Compiling architecture behavioral of entity xil_defaultlib.fir5stage [fir5stage_default]
Compiling architecture behavioral of entity xil_defaultlib.coefSelector [coefselector_default]
Compiling architecture behavioral of entity xil_defaultlib.sampleRegister [sampleregister_default]
Compiling architecture behavioral of entity xil_defaultlib.filterBlock [filterblock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_firterblock
Built simulation snapshot tb_firterBlock_behav
