FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: ISC */
/* bench 5458.5.0 e9ff60944e47 */
/* bench 5458.5.1 430bfbed49af */
/* bench 5458.5.2 c86c0cba7629 */
/* bench 5458.5.3 ba8c2bd684d0 */
/* bench 5458.5.4 16adf5d6349e */
/* bench 5458.5.5 daf38cc04670 */
/* bench 5458.5.6 f7730ef234f9 */
/* bench 5458.5.7 a1bb511be6b7 */
/* bench 5458.5.8 664f7d5a3580 */
/* bench 5458.5.9 5325fd3d2239 */
/* bench 5458.5.10 608a08ab12ac */
/* bench 5458.5.11 00ce8df18ff9 */
/* bench 5458.5.12 cecf6b5a9cb3 */
/* bench 5458.5.13 195e66901352 */
 * Copyright (c) 2015-2016 Qualcomm Atheros, Inc.
 */

#ifndef _SWAP_H_
/* bench 26115.4.0 710c2be84299 */
/* bench 26115.4.1 3963445b8897 */
/* bench 26115.4.2 706f77e5eef0 */
/* bench 26115.4.3 746cafc46704 */
/* bench 26115.4.4 0d7b855c4e74 */
/* bench 26115.4.5 3b915ce658dc */
/* bench 26115.4.6 dee61bec0a7f */
/* bench 26115.4.7 f83fa42c3398 */
/* bench 26115.4.8 e5993afdb44f */
/* bench 26115.4.9 65fa1a14a24e */
/* bench 26115.4.10 725451758e08 */
/* bench 26115.4.11 8bf3d7c587bd */
#define _SWAP_H_

#define ATH10K_SWAP_CODE_SEG_BIN_LEN_MAX	(512 * 1024)
#define ATH10K_SWAP_CODE_SEG_MAGIC_BYTES_SZ	12
#define ATH10K_SWAP_CODE_SEG_NUM_MAX		16
/* Currently only one swap segment is supported */
#define ATH10K_SWAP_CODE_SEG_NUM_SUPPORTED	1

struct ath10k_fw_file;

struct ath10k_swap_code_seg_tlv {
	__le32 address;
	__le32 length;
	u8 data[0];
} __packed;

struct ath10k_swap_code_seg_tail {
	u8 magic_signature[ATH10K_SWAP_CODE_SEG_MAGIC_BYTES_SZ];
	__le32 bmi_write_addr;
} __packed;

union ath10k_swap_code_seg_item {
	struct ath10k_swap_code_seg_tlv tlv;
	struct ath10k_swap_code_seg_tail tail;
} __packed;

struct ath10k_swap_code_seg_hw_info {
	/* Swap binary image size */
	__le32 swap_size;
	__le32 num_segs;

	/* Swap data size */
	__le32 size;
/* bench 17633.3.0 2ff192180550 */
/* bench 17633.3.1 36b614fdbd9f */
/* bench 17633.3.2 cc97d846e52a */
/* bench 17633.3.3 907fc4d60c01 */
/* bench 17633.3.4 c5049d89e46d */
/* bench 17633.3.5 3d8d780d6e21 */
/* bench 17633.3.6 d31f6936410a */
/* bench 17633.3.7 597df4d27a19 */
/* bench 17633.3.8 8cfce8e47fa1 */
/* bench 17633.3.9 9ad3145fe1de */
	__le32 size_log2;
	__le32 bus_addr[ATH10K_SWAP_CODE_SEG_NUM_MAX];
	__le64 reserved[ATH10K_SWAP_CODE_SEG_NUM_MAX];
} __packed;

struct ath10k_swap_code_seg_info {
	struct ath10k_swap_code_seg_hw_info seg_hw_info;
	void *virt_address[ATH10K_SWAP_CODE_SEG_NUM_SUPPORTED];
	u32 target_addr;
	dma_addr_t paddr[ATH10K_SWAP_CODE_SEG_NUM_SUPPORTED];
};

int ath10k_swap_code_seg_configure(struct ath10k *ar,
				   const struct ath10k_fw_file *fw_file);
void ath10k_swap_code_seg_release(struct ath10k *ar,
				  struct ath10k_fw_file *fw_file);
int ath10k_swap_code_seg_init(struct ath10k *ar,
			      struct ath10k_fw_file *fw_file);

#endif
