Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9b8ce333543b410c8a58517ab3b7dcb3 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'a' [C:/Users/Thyolo/Desktop/2019/cpu_try/cpu_try.srcs/sources_1/new/cou_try.v:103]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'dpra' [C:/Users/Thyolo/Desktop/2019/cpu_try/cpu_try.srcs/sources_1/new/cou_try.v:105]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.Mux_1
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.Mux_4
Compiling module xil_defaultlib.Mux_5
Compiling module xil_defaultlib.Mux_6
Compiling module xil_defaultlib.Regfile_default
Compiling module xil_defaultlib.SE
Compiling module xil_defaultlib.SL_1
Compiling module xil_defaultlib.SL_2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_ctrl
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.reg_self
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
