>>>>>verilog 
>>>>>module foo(1 2); 
>>>>>parameter R=1 
>>>>>paramset myres foo; 
>>>>>parameter foo 
>>>>>module main(1,2,3); 
>>>>>list 
module foo (1,2);
  parameter R=1 
  resistor #(.r(R)) rr (1,2);
endmodule // foo

paramset myres foo;
  parameter foo 
 .R=foo+5;
endparamset

module main (1,2,3);
  vsource #(1.) v (1,2);
  myres #(.foo(5)) R1 (3,2);
  resistor #(.r(10)) r (1,3);
endmodule // main

main #() m (.1(0),.2(1),.3(2));
>>>>>print dc v(nodes) i(m.v) 
main.v: vsource from device_dispatcher
main.v: 1 candidate found for vsource
main.R1: myres from top level
main.R1: 1 candidate found for myres
main.r: resistor from device_dispatcher
main.r: 1 candidate found for resistor
foo.rr: resistor from device_dispatcher
foo.rr: 1 candidate found for resistor
>>>>>dc 
#           v(1)       v(2)       i(m.v)    
 0.        -1.        -0.5       -0.05      
