#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Nov 23 14:33:41 2017
# Process ID: 26381
# Current directory: /home/transpalette/Code/GeneticAlgorithm
# Command line: vivado
# Log file: /home/transpalette/Code/GeneticAlgorithm/vivado.log
# Journal file: /home/transpalette/Code/GeneticAlgorithm/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/transpalette/Documents/Embedded_Real_Time_Systems/Assignment_4/EmbeddedSystem_labs/led_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 6071.977 ; gain = 98.320 ; free physical = 1162 ; free virtual = 3602
update_compile_order -fileset sources_1
open_bd_design {/home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- user.org:user:led_ip:1.0 - led_ip
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6146.914 ; gain = 29.355 ; free physical = 1108 ; free virtual = 3530
open_run impl_1
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/transpalette/Code/GeneticAlgorithm/.Xil/Vivado-26381-translaptop/dcp1/system_wrapper_board.xdc]
Finished Parsing XDC File [/home/transpalette/Code/GeneticAlgorithm/.Xil/Vivado-26381-translaptop/dcp1/system_wrapper_board.xdc]
Parsing XDC File [/home/transpalette/Code/GeneticAlgorithm/.Xil/Vivado-26381-translaptop/dcp1/system_wrapper_early.xdc]
Finished Parsing XDC File [/home/transpalette/Code/GeneticAlgorithm/.Xil/Vivado-26381-translaptop/dcp1/system_wrapper_early.xdc]
Parsing XDC File [/home/transpalette/Code/GeneticAlgorithm/.Xil/Vivado-26381-translaptop/dcp1/system_wrapper.xdc]
Finished Parsing XDC File [/home/transpalette/Code/GeneticAlgorithm/.Xil/Vivado-26381-translaptop/dcp1/system_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 6411.707 ; gain = 1.000 ; free physical = 807 ; free virtual = 3263
Restored from archive | CPU: 0.260000 secs | Memory: 3.276772 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.25 . Memory (MB): peak = 6411.707 ; gain = 1.000 ; free physical = 807 ; free virtual = 3263
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 6547.793 ; gain = 400.879 ; free physical = 714 ; free virtual = 3185
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 23 14:36:11 2017] Launched impl_1...
Run output will be captured here: /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.runs/impl_1/runme.log
open_bd_design {/home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'leds_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'leds_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'leds_4bits'. If desired, please change the name of this port /buttons manually.
WARNING: [BD 41-1771] Block interface /switches/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'sws_4bits'. This interface is connected to an external interface /switches, whose name 'switches' does not match with the board interface name 'sws_4bits'.
This is a visual-only issue - this interface /switches/GPIO will be connected to board interface 'sws_4bits'. If desired, please change the name of this port /switches manually.
delete_bd_objs [get_bd_intf_nets buttons_GPIO] [get_bd_intf_ports buttons]
delete_bd_objs [get_bd_intf_nets switches_GPIO] [get_bd_intf_ports switches]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_4bits ( sws_4bits ) " }  [get_bd_intf_pins switches/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE sws_4bits [get_bd_cells /switches]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_4bits /switches/GPIO
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells buttons]
endgroup
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( btns_4bits ) " }  [get_bd_intf_pins buttons/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /buttons]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_4bits /buttons/GPIO
save_bd_design
Wrote  : </home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design {/home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/system.bd] -top
Wrote  : </home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7006.070 ; gain = 32.375 ; free physical = 216 ; free virtual = 2594
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.srcs/sources_1/bd/system/synth/system.hwdef
[Thu Nov 23 14:58:41 2017] Launched synth_1...
Run output will be captured here: /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.runs/synth_1/runme.log
[Thu Nov 23 14:58:42 2017] Launched impl_1...
Run output will be captured here: /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 7067.906 ; gain = 34.648 ; free physical = 157 ; free virtual = 2534
file copy -force /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.runs/impl_1/system_wrapper.sysdef /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.sdk/system_wrapper.hdf

launch_sdk -workspace /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.sdk -hwspec /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.sdk -hwspec /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.sdk -hwspec /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.sdk -hwspec /home/transpalette/Documents/Embedded_Real_Time_Systems/lab_4/lab_4.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 16:23:07 2017...
