// this file was generated by regz: https://github.com/ZigEmbeddedGroup/regz
// commit: 328f6dcdd06e21a9c8fa2aa12371550b9ced8e2f
//
// device: STM32F722
// cpu: CM7

pub const VectorTable = extern struct {
    initial_stack_pointer: u32 = undefined,
    Reset: InterruptVector = unhandled,
    NMI: InterruptVector = unhandled,
    HardFault: InterruptVector = unhandled,
    MemManage: InterruptVector = unhandled,
    BusFault: InterruptVector = unhandled,
    UsageFault: InterruptVector = unhandled,
    reserved0: [4]u32 = undefined,
    SVCall: InterruptVector = unhandled,
    reserved1: [2]u32 = undefined,
    PendSV: InterruptVector = unhandled,
    SysTick: InterruptVector = unhandled,
    /// Window Watchdog interrupt
    WWDG: InterruptVector = unhandled,
    /// PVD through EXTI line detection
    /// interrupt
    PVD: InterruptVector = unhandled,
    /// Tamper and TimeStamp interrupts through the
    /// EXTI line
    TAMP_STAMP: InterruptVector = unhandled,
    /// RTC Tamper or TimeStamp /CSS on LSE through
    /// EXTI line 19 interrupts
    RTC_WKUP: InterruptVector = unhandled,
    /// Flash global interrupt
    FLASH: InterruptVector = unhandled,
    /// RCC global interrupt
    RCC: InterruptVector = unhandled,
    /// EXTI Line0 interrupt
    EXTI0: InterruptVector = unhandled,
    /// EXTI Line1 interrupt
    EXTI1: InterruptVector = unhandled,
    /// EXTI Line2 interrupt
    EXTI2: InterruptVector = unhandled,
    /// EXTI Line3 interrupt
    EXTI3: InterruptVector = unhandled,
    /// EXTI Line4 interrupt
    EXTI4: InterruptVector = unhandled,
    /// DMA1 Stream0 global interrupt
    DMA1_Stream0: InterruptVector = unhandled,
    /// DMA1 Stream1 global interrupt
    DMA1_Stream1: InterruptVector = unhandled,
    /// DMA1 Stream2 global interrupt
    DMA1_Stream2: InterruptVector = unhandled,
    /// DMA1 Stream3 global interrupt
    DMA1_Stream3: InterruptVector = unhandled,
    /// DMA1 Stream4 global interrupt
    DMA1_Stream4: InterruptVector = unhandled,
    /// DMA1 Stream5 global interrupt
    DMA1_Stream5: InterruptVector = unhandled,
    /// DMA1 Stream6 global interrupt
    DMA1_Stream6: InterruptVector = unhandled,
    /// ADC1 global interrupt
    ADC: InterruptVector = unhandled,
    /// CAN1 TX interrupts
    CAN1_TX: InterruptVector = unhandled,
    /// CAN1 RX0 interrupts
    CAN1_RX0: InterruptVector = unhandled,
    /// CAN1 RX1 interrupts
    CAN1_RX1: InterruptVector = unhandled,
    /// CAN1 SCE interrupt
    CAN1_SCE: InterruptVector = unhandled,
    /// EXTI Line[9:5] interrupts
    EXTI9_5: InterruptVector = unhandled,
    /// TIM1 Break interrupt and TIM9 global
    /// interrupt
    TIM1_BRK_TIM9: InterruptVector = unhandled,
    /// TIM1 Update interrupt and TIM10
    TIM1_UP_TIM10: InterruptVector = unhandled,
    /// TIM1 Trigger and Commutation interrupts and
    /// TIM11 global interrupt
    TIM1_TRG_COM_TIM11: InterruptVector = unhandled,
    /// TIM1 Capture Compare interrupt
    TIM1_CC: InterruptVector = unhandled,
    /// TIM2 global interrupt
    TIM2: InterruptVector = unhandled,
    /// TIM3 global interrupt
    TIM3: InterruptVector = unhandled,
    /// TIM4 global interrupt
    TIM4: InterruptVector = unhandled,
    /// I2C1 event interrupt
    I2C1_EV: InterruptVector = unhandled,
    /// I2C1 error interrupt
    I2C1_ER: InterruptVector = unhandled,
    /// I2C2 event interrupt
    I2C2_EV: InterruptVector = unhandled,
    /// I2C2 error interrupt
    I2C2_ER: InterruptVector = unhandled,
    /// SPI1 global interrupt
    SPI1: InterruptVector = unhandled,
    /// SPI2 global interrupt
    SPI2: InterruptVector = unhandled,
    /// USART1 global interrupt
    USART1: InterruptVector = unhandled,
    /// USART2 global interrupt
    USART2: InterruptVector = unhandled,
    /// USART3 global interrupt
    USART3: InterruptVector = unhandled,
    /// EXTI Line[15:10] interrupts
    EXTI15_10: InterruptVector = unhandled,
    /// RTC alarms through EXTI line 18
    /// interrupts
    RTC_ALARM: InterruptVector = unhandled,
    /// USB On-The-Go FS Wakeup through EXTI line
    /// interrupt
    OTG_FS_WKUP: InterruptVector = unhandled,
    /// TIM8 Break interrupt and TIM12 global
    /// interrupt
    TIM8_BRK_TIM12: InterruptVector = unhandled,
    /// TIM8 Update interrupt and TIM13 global
    /// interrupt
    TIM8_UP_TIM13: InterruptVector = unhandled,
    /// TIM8 Trigger and Commutation interrupts and
    /// TIM14 global interrupt
    TIM8_TRG_COM_TIM14: InterruptVector = unhandled,
    /// TIM8 Capture Compare interrupt
    TIM8_CC: InterruptVector = unhandled,
    /// DMA1 Stream7 global interrupt
    DMA1_Stream7: InterruptVector = unhandled,
    /// FMC global interrupt
    FSMC: InterruptVector = unhandled,
    /// SDMMC1 global interrupt
    SDMMC1: InterruptVector = unhandled,
    /// TIM5 global interrupt
    TIM5: InterruptVector = unhandled,
    /// SPI3 global interrupt
    SPI3: InterruptVector = unhandled,
    /// UART4 global interrupt
    UART4: InterruptVector = unhandled,
    /// UART5 global interrupt
    UART5: InterruptVector = unhandled,
    /// TIM6 global interrupt, DAC1 and DAC2 underrun
    /// error interrupt
    TIM6_DAC: InterruptVector = unhandled,
    /// TIM7 global interrupt
    TIM7: InterruptVector = unhandled,
    /// DMA2 Stream0 global interrupt
    DMA2_Stream0: InterruptVector = unhandled,
    /// DMA2 Stream1 global interrupt
    DMA2_Stream1: InterruptVector = unhandled,
    /// DMA2 Stream2 global interrupt
    DMA2_Stream2: InterruptVector = unhandled,
    /// DMA2 Stream3 global interrupt
    DMA2_Stream3: InterruptVector = unhandled,
    /// DMA2 Stream4 global interrupt
    DMA2_Stream4: InterruptVector = unhandled,
    reserved2: u32 = undefined,
    reserved3: u32 = undefined,
    reserved4: u32 = undefined,
    reserved5: u32 = undefined,
    reserved6: u32 = undefined,
    reserved7: u32 = undefined,
    /// USB On The Go FS global
    /// interrupt
    OTG_FS: InterruptVector = unhandled,
    /// DMA2 Stream5 global interrupt
    DMA2_Stream5: InterruptVector = unhandled,
    /// DMA2 Stream6 global interrupt
    DMA2_Stream6: InterruptVector = unhandled,
    /// DMA2 Stream7 global interrupt
    DMA2_Stream7: InterruptVector = unhandled,
    /// USART6 global interrupt
    USART6: InterruptVector = unhandled,
    /// I2C3 event interrupt
    I2C3_EV: InterruptVector = unhandled,
    /// I2C3 error interrupt
    I2C3_ER: InterruptVector = unhandled,
    /// USB On The Go HS End Point 1 Out
    OTG_HS_EP1_OUT: InterruptVector = unhandled,
    /// USB On The Go HS End Point 1 In
    OTG_HS_EP1_IN: InterruptVector = unhandled,
    /// USB On The Go HS Wakeup through
    OTG_HS_WKUP: InterruptVector = unhandled,
    /// USB On The Go HS global
    /// interrupt
    OTG_HS: InterruptVector = unhandled,
    reserved8: u32 = undefined,
    /// AES global interrupt
    AES: InterruptVector = unhandled,
    /// Rng global interrupt
    RNG: InterruptVector = unhandled,
    /// FPU global interrupt
    FPU: InterruptVector = unhandled,
    /// UART7 global interrupt
    UART7: InterruptVector = unhandled,
    /// UART 8 global interrupt
    UART8: InterruptVector = unhandled,
    /// SPI 4 global interrupt
    SPI4: InterruptVector = unhandled,
    /// SPI 5 global interrupt
    SPI5: InterruptVector = unhandled,
    reserved9: u32 = undefined,
    /// SAI1 global interrupt
    SAI1: InterruptVector = unhandled,
    reserved10: u32 = undefined,
    reserved11: u32 = undefined,
    reserved12: u32 = undefined,
    /// SAI2 global interrupt
    SAI2: InterruptVector = unhandled,
    /// QuadSPI global interrupt
    QuadSPI: InterruptVector = unhandled,
    /// LP Timer1 global interrupt
    LP_Timer1: InterruptVector = unhandled,
    reserved13: u32 = undefined,
    reserved14: u32 = undefined,
    reserved15: u32 = undefined,
    reserved16: u32 = undefined,
    reserved17: u32 = undefined,
    reserved18: u32 = undefined,
    reserved19: u32 = undefined,
    reserved20: u32 = undefined,
    reserved21: u32 = undefined,
    /// SDMMC2 global interrupt
    SDMMC2: InterruptVector = unhandled,
};

pub const registers = struct {

    /// System Control Space
    pub const SCS = struct {
        pub const base_address = 0xe000e000;

        /// System Tick Timer
        pub const SysTick = struct {

            /// address: 0xe000e010
            /// SysTick Control and Status Register
            pub const CTRL = @intToPtr(*volatile Mmio(32, packed struct {
                ENABLE: u1,
                TICKINT: u1,
                CLKSOURCE: u1,
                reserved0: u1,
                reserved1: u1,
                reserved2: u1,
                reserved3: u1,
                reserved4: u1,
                reserved5: u1,
                reserved6: u1,
                reserved7: u1,
                reserved8: u1,
                reserved9: u1,
                reserved10: u1,
                reserved11: u1,
                reserved12: u1,
                COUNTFLAG: u1,
                padding0: u1,
                padding1: u1,
                padding2: u1,
                padding3: u1,
                padding4: u1,
                padding5: u1,
                padding6: u1,
                padding7: u1,
                padding8: u1,
                padding9: u1,
                padding10: u1,
                padding11: u1,
                padding12: u1,
                padding13: u1,
                padding14: u1,
            }), base_address + 0x10);

            /// address: 0xe000e014
            /// SysTick Reload Value Register
            pub const LOAD = @intToPtr(*volatile Mmio(32, packed struct {
                RELOAD: u24,
                padding0: u1,
                padding1: u1,
                padding2: u1,
                padding3: u1,
                padding4: u1,
                padding5: u1,
                padding6: u1,
                padding7: u1,
            }), base_address + 0x14);

            /// address: 0xe000e018
            /// SysTick Current Value Register
            pub const VAL = @intToPtr(*volatile Mmio(32, packed struct {
                CURRENT: u24,
                padding0: u1,
                padding1: u1,
                padding2: u1,
                padding3: u1,
                padding4: u1,
                padding5: u1,
                padding6: u1,
                padding7: u1,
            }), base_address + 0x18);

            /// address: 0xe000e01c
            /// SysTick Calibration Register
            pub const CALIB = @intToPtr(*volatile Mmio(32, packed struct {
                TENMS: u24,
                reserved0: u1,
                reserved1: u1,
                reserved2: u1,
                reserved3: u1,
                reserved4: u1,
                reserved5: u1,
                SKEW: u1,
                NOREF: u1,
            }), base_address + 0x1c);
        };
    };

    /// Advanced-timers
    pub const TIM1 = struct {
        pub const base_address = 0x40010000;

        /// address: 0x40010000
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            /// Direction
            DIR: u1,
            /// Center-aligned mode
            /// selection
            CMS: u2,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            reserved0: u1,
            /// UIF status bit remapping
            UIFREMAP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x0);

        /// address: 0x40010004
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/compare preloaded
            /// control
            CCPC: u1,
            reserved0: u1,
            /// Capture/compare control update
            /// selection
            CCUS: u1,
            /// Capture/compare DMA
            /// selection
            CCDS: u1,
            /// Master mode selection
            MMS: u3,
            /// TI1 selection
            TI1S: u1,
            /// Output Idle state 1
            OIS1: u1,
            /// Output Idle state 1
            OIS1N: u1,
            /// Output Idle state 2
            OIS2: u1,
            /// Output Idle state 2
            OIS2N: u1,
            /// Output Idle state 3
            OIS3: u1,
            /// Output Idle state 3
            OIS3N: u1,
            /// Output Idle state 4
            OIS4: u1,
            reserved1: u1,
            /// Output Idle state 5 (OC5
            /// output)
            OIS5: u1,
            reserved2: u1,
            /// Output Idle state 6 (OC6
            /// output)
            OIS6: u1,
            reserved3: u1,
            /// Master mode selection 2
            MMS2: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x4);

        /// address: 0x40010008
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave mode selection -
            /// bit[2:0]
            SMS: u3,
            reserved0: u1,
            /// Trigger selection
            TS: u3,
            /// Master/Slave mode
            MSM: u1,
            /// External trigger filter
            ETF: u4,
            /// External trigger prescaler
            ETPS: u2,
            /// External clock enable
            ECE: u1,
            /// External trigger polarity
            ETP: u1,
            /// Slave model selection -
            /// bit[3]
            SMS_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x8);

        /// address: 0x4001000c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            /// Capture/Compare 2 interrupt
            /// enable
            CC2IE: u1,
            /// Capture/Compare 3 interrupt
            /// enable
            CC3IE: u1,
            /// Capture/Compare 4 interrupt
            /// enable
            CC4IE: u1,
            /// COM interrupt enable
            COMIE: u1,
            /// Trigger interrupt enable
            TIE: u1,
            /// Break interrupt enable
            BIE: u1,
            /// Update DMA request enable
            UDE: u1,
            /// Capture/Compare 1 DMA request
            /// enable
            CC1DE: u1,
            /// Capture/Compare 2 DMA request
            /// enable
            CC2DE: u1,
            /// Capture/Compare 3 DMA request
            /// enable
            CC3DE: u1,
            /// Capture/Compare 4 DMA request
            /// enable
            CC4DE: u1,
            /// COM DMA request enable
            COMDE: u1,
            /// Trigger DMA request enable
            TDE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0xc);

        /// address: 0x40010010
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            /// Capture/Compare 2 interrupt
            /// flag
            CC2IF: u1,
            /// Capture/Compare 3 interrupt
            /// flag
            CC3IF: u1,
            /// Capture/Compare 4 interrupt
            /// flag
            CC4IF: u1,
            /// COM interrupt flag
            COMIF: u1,
            /// Trigger interrupt flag
            TIF: u1,
            /// Break interrupt flag
            BIF: u1,
            /// Break 2 interrupt flag
            B2IF: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            /// Capture/compare 2 overcapture
            /// flag
            CC2OF: u1,
            /// Capture/Compare 3 overcapture
            /// flag
            CC3OF: u1,
            /// Capture/Compare 4 overcapture
            /// flag
            CC4OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x10);

        /// address: 0x40010014
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            /// Capture/compare 2
            /// generation
            CC2G: u1,
            /// Capture/compare 3
            /// generation
            CC3G: u1,
            /// Capture/compare 4
            /// generation
            CC4G: u1,
            /// Capture/Compare control update
            /// generation
            COMG: u1,
            /// Trigger generation
            TG: u1,
            /// Break generation
            BG: u1,
            /// Break 2 generation
            B2G: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
        }), base_address + 0x14);

        /// address: 0x40010018
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Output Compare 1 fast
            /// enable
            OC1FE: u1,
            /// Output Compare 1 preload
            /// enable
            OC1PE: u1,
            /// Output Compare 1 mode
            OC1M: u3,
            /// Output Compare 1 clear
            /// enable
            OC1CE: u1,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Output Compare 2 fast
            /// enable
            OC2FE: u1,
            /// Output Compare 2 preload
            /// enable
            OC2PE: u1,
            /// Output Compare 2 mode
            OC2M: u3,
            /// Output Compare 2 clear
            /// enable
            OC2CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC2M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x18);

        /// address: 0x40010018
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Input capture 2 prescaler
            IC2PCS: u2,
            /// Input capture 2 filter
            IC2F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4001001c
        /// capture/compare mode register 2 (output
        /// mode)
        pub const CCMR2_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 3
            /// selection
            CC3S: u2,
            /// Output compare 3 fast
            /// enable
            OC3FE: u1,
            /// Output compare 3 preload
            /// enable
            OC3PE: u1,
            /// Output compare 3 mode
            OC3M: u3,
            /// Output compare 3 clear
            /// enable
            OC3CE: u1,
            /// Capture/Compare 4
            /// selection
            CC4S: u2,
            /// Output compare 4 fast
            /// enable
            OC4FE: u1,
            /// Output compare 4 preload
            /// enable
            OC4PE: u1,
            /// Output compare 4 mode
            OC4M: u3,
            /// Output compare 4 clear
            /// enable
            OC4CE: u1,
            /// Output Compare 3 mode - bit
            /// 3
            OC3M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 4 mode - bit
            /// 3
            OC4M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x1c);

        /// address: 0x4001001c
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR2_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/compare 3
            /// selection
            CC3S: u2,
            /// Input capture 3 prescaler
            IC3PSC: u2,
            /// Input capture 3 filter
            IC3F: u4,
            /// Capture/Compare 4
            /// selection
            CC4S: u2,
            /// Input capture 4 prescaler
            IC4PSC: u2,
            /// Input capture 4 filter
            IC4F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1c);

        /// address: 0x40010020
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            /// Capture/Compare 1 complementary output
            /// enable
            CC1NE: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            /// Capture/Compare 2 output
            /// enable
            CC2E: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2P: u1,
            /// Capture/Compare 2 complementary output
            /// enable
            CC2NE: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2NP: u1,
            /// Capture/Compare 3 output
            /// enable
            CC3E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3P: u1,
            /// Capture/Compare 3 complementary output
            /// enable
            CC3NE: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3NP: u1,
            /// Capture/Compare 4 output
            /// enable
            CC4E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC4P: u1,
            reserved0: u1,
            /// Capture/Compare 4 complementary output
            /// polarity
            CC4NP: u1,
            /// Capture/Compare 5 output
            /// enable
            CC5E: u1,
            /// Capture/Compare 5 output
            /// polarity
            CC5P: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/Compare 6 output
            /// enable
            CC6E: u1,
            /// Capture/Compare 6 output
            /// polarity
            CC6P: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x20);

        /// address: 0x40010024
        /// counter
        pub const CNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// counter value
            CNT: u16,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            /// UIF copy
            UIFCPY: u1,
        }), base_address + 0x24);

        /// address: 0x40010028
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4001002c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);

        /// address: 0x40010034
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x34);

        /// address: 0x40010038
        /// capture/compare register 2
        pub const CCR2 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x38);

        /// address: 0x4001003c
        /// capture/compare register 3
        pub const CCR3 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x3c);

        /// address: 0x40010040
        /// capture/compare register 4
        pub const CCR4 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x40);

        /// address: 0x40010048
        /// DMA control register
        pub const DCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA base address
            DBA: u5,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// DMA burst length
            DBL: u5,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x48);

        /// address: 0x4001004c
        /// DMA address for full transfer
        pub const DMAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA register for burst
            /// accesses
            DMAB: u32,
        }), base_address + 0x4c);

        /// address: 0x40010030
        /// repetition counter register
        pub const RCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Repetition counter value
            REP: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x30);

        /// address: 0x40010044
        /// break and dead-time register
        pub const BDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Dead-time generator setup
            DTG: u8,
            /// Lock configuration
            LOCK: u2,
            /// Off-state selection for Idle
            /// mode
            OSSI: u1,
            /// Off-state selection for Run
            /// mode
            OSSR: u1,
            /// Break enable
            BKE: u1,
            /// Break polarity
            BKP: u1,
            /// Automatic output enable
            AOE: u1,
            /// Main output enable
            MOE: u1,
            /// Break filter
            BKF: u4,
            /// Break 2 filter
            BK2F: u4,
            /// Break 2 enable
            BK2E: u1,
            /// Break 2 polarity
            BK2P: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x44);

        /// address: 0x40010054
        /// capture/compare mode register 3 (output
        /// mode)
        pub const CCMR3_Output = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            /// Output compare 5 fast
            /// enable
            OC5FE: u1,
            /// Output compare 5 preload
            /// enable
            OC5PE: u1,
            /// Output compare 5 mode
            OC5M: u3,
            /// Output compare 5 clear
            /// enable
            OC5CE: u1,
            reserved2: u1,
            reserved3: u1,
            /// Output compare 6 fast
            /// enable
            OC6FE: u1,
            /// Output compare 6 preload
            /// enable
            OC6PE: u1,
            /// Output compare 6 mode
            OC6M: u3,
            /// Output compare 6 clear
            /// enable
            OC6CE: u1,
            /// Output Compare 5 mode
            OC5M3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            /// Output Compare 6 mode
            OC6M3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x54);

        /// address: 0x40010058
        /// capture/compare register 5
        pub const CCR5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 5 value
            CCR5: u16,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// Group Channel 5 and Channel
            /// 1
            GC5C1: u1,
            /// Group Channel 5 and Channel
            /// 2
            GC5C2: u1,
            /// Group Channel 5 and Channel
            /// 3
            GC5C3: u1,
        }), base_address + 0x58);

        /// address: 0x4001005c
        /// capture/compare register 6
        pub const CCR6 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x5c);
    };
    pub const TIM8 = struct {
        pub const base_address = 0x40010400;

        /// address: 0x40010400
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            /// Direction
            DIR: u1,
            /// Center-aligned mode
            /// selection
            CMS: u2,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            reserved0: u1,
            /// UIF status bit remapping
            UIFREMAP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x0);

        /// address: 0x40010404
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/compare preloaded
            /// control
            CCPC: u1,
            reserved0: u1,
            /// Capture/compare control update
            /// selection
            CCUS: u1,
            /// Capture/compare DMA
            /// selection
            CCDS: u1,
            /// Master mode selection
            MMS: u3,
            /// TI1 selection
            TI1S: u1,
            /// Output Idle state 1
            OIS1: u1,
            /// Output Idle state 1
            OIS1N: u1,
            /// Output Idle state 2
            OIS2: u1,
            /// Output Idle state 2
            OIS2N: u1,
            /// Output Idle state 3
            OIS3: u1,
            /// Output Idle state 3
            OIS3N: u1,
            /// Output Idle state 4
            OIS4: u1,
            reserved1: u1,
            /// Output Idle state 5 (OC5
            /// output)
            OIS5: u1,
            reserved2: u1,
            /// Output Idle state 6 (OC6
            /// output)
            OIS6: u1,
            reserved3: u1,
            /// Master mode selection 2
            MMS2: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x4);

        /// address: 0x40010408
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave mode selection -
            /// bit[2:0]
            SMS: u3,
            reserved0: u1,
            /// Trigger selection
            TS: u3,
            /// Master/Slave mode
            MSM: u1,
            /// External trigger filter
            ETF: u4,
            /// External trigger prescaler
            ETPS: u2,
            /// External clock enable
            ECE: u1,
            /// External trigger polarity
            ETP: u1,
            /// Slave model selection -
            /// bit[3]
            SMS_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x8);

        /// address: 0x4001040c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            /// Capture/Compare 2 interrupt
            /// enable
            CC2IE: u1,
            /// Capture/Compare 3 interrupt
            /// enable
            CC3IE: u1,
            /// Capture/Compare 4 interrupt
            /// enable
            CC4IE: u1,
            /// COM interrupt enable
            COMIE: u1,
            /// Trigger interrupt enable
            TIE: u1,
            /// Break interrupt enable
            BIE: u1,
            /// Update DMA request enable
            UDE: u1,
            /// Capture/Compare 1 DMA request
            /// enable
            CC1DE: u1,
            /// Capture/Compare 2 DMA request
            /// enable
            CC2DE: u1,
            /// Capture/Compare 3 DMA request
            /// enable
            CC3DE: u1,
            /// Capture/Compare 4 DMA request
            /// enable
            CC4DE: u1,
            /// COM DMA request enable
            COMDE: u1,
            /// Trigger DMA request enable
            TDE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0xc);

        /// address: 0x40010410
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            /// Capture/Compare 2 interrupt
            /// flag
            CC2IF: u1,
            /// Capture/Compare 3 interrupt
            /// flag
            CC3IF: u1,
            /// Capture/Compare 4 interrupt
            /// flag
            CC4IF: u1,
            /// COM interrupt flag
            COMIF: u1,
            /// Trigger interrupt flag
            TIF: u1,
            /// Break interrupt flag
            BIF: u1,
            /// Break 2 interrupt flag
            B2IF: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            /// Capture/compare 2 overcapture
            /// flag
            CC2OF: u1,
            /// Capture/Compare 3 overcapture
            /// flag
            CC3OF: u1,
            /// Capture/Compare 4 overcapture
            /// flag
            CC4OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x10);

        /// address: 0x40010414
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            /// Capture/compare 2
            /// generation
            CC2G: u1,
            /// Capture/compare 3
            /// generation
            CC3G: u1,
            /// Capture/compare 4
            /// generation
            CC4G: u1,
            /// Capture/Compare control update
            /// generation
            COMG: u1,
            /// Trigger generation
            TG: u1,
            /// Break generation
            BG: u1,
            /// Break 2 generation
            B2G: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
        }), base_address + 0x14);

        /// address: 0x40010418
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Output Compare 1 fast
            /// enable
            OC1FE: u1,
            /// Output Compare 1 preload
            /// enable
            OC1PE: u1,
            /// Output Compare 1 mode
            OC1M: u3,
            /// Output Compare 1 clear
            /// enable
            OC1CE: u1,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Output Compare 2 fast
            /// enable
            OC2FE: u1,
            /// Output Compare 2 preload
            /// enable
            OC2PE: u1,
            /// Output Compare 2 mode
            OC2M: u3,
            /// Output Compare 2 clear
            /// enable
            OC2CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC2M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x18);

        /// address: 0x40010418
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Input capture 2 prescaler
            IC2PCS: u2,
            /// Input capture 2 filter
            IC2F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4001041c
        /// capture/compare mode register 2 (output
        /// mode)
        pub const CCMR2_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 3
            /// selection
            CC3S: u2,
            /// Output compare 3 fast
            /// enable
            OC3FE: u1,
            /// Output compare 3 preload
            /// enable
            OC3PE: u1,
            /// Output compare 3 mode
            OC3M: u3,
            /// Output compare 3 clear
            /// enable
            OC3CE: u1,
            /// Capture/Compare 4
            /// selection
            CC4S: u2,
            /// Output compare 4 fast
            /// enable
            OC4FE: u1,
            /// Output compare 4 preload
            /// enable
            OC4PE: u1,
            /// Output compare 4 mode
            OC4M: u3,
            /// Output compare 4 clear
            /// enable
            OC4CE: u1,
            /// Output Compare 3 mode - bit
            /// 3
            OC3M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 4 mode - bit
            /// 3
            OC4M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x1c);

        /// address: 0x4001041c
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR2_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/compare 3
            /// selection
            CC3S: u2,
            /// Input capture 3 prescaler
            IC3PSC: u2,
            /// Input capture 3 filter
            IC3F: u4,
            /// Capture/Compare 4
            /// selection
            CC4S: u2,
            /// Input capture 4 prescaler
            IC4PSC: u2,
            /// Input capture 4 filter
            IC4F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1c);

        /// address: 0x40010420
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            /// Capture/Compare 1 complementary output
            /// enable
            CC1NE: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            /// Capture/Compare 2 output
            /// enable
            CC2E: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2P: u1,
            /// Capture/Compare 2 complementary output
            /// enable
            CC2NE: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2NP: u1,
            /// Capture/Compare 3 output
            /// enable
            CC3E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3P: u1,
            /// Capture/Compare 3 complementary output
            /// enable
            CC3NE: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3NP: u1,
            /// Capture/Compare 4 output
            /// enable
            CC4E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC4P: u1,
            reserved0: u1,
            /// Capture/Compare 4 complementary output
            /// polarity
            CC4NP: u1,
            /// Capture/Compare 5 output
            /// enable
            CC5E: u1,
            /// Capture/Compare 5 output
            /// polarity
            CC5P: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/Compare 6 output
            /// enable
            CC6E: u1,
            /// Capture/Compare 6 output
            /// polarity
            CC6P: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x20);

        /// address: 0x40010424
        /// counter
        pub const CNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// counter value
            CNT: u16,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            /// UIF copy
            UIFCPY: u1,
        }), base_address + 0x24);

        /// address: 0x40010428
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4001042c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);

        /// address: 0x40010434
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x34);

        /// address: 0x40010438
        /// capture/compare register 2
        pub const CCR2 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x38);

        /// address: 0x4001043c
        /// capture/compare register 3
        pub const CCR3 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x3c);

        /// address: 0x40010440
        /// capture/compare register 4
        pub const CCR4 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x40);

        /// address: 0x40010448
        /// DMA control register
        pub const DCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA base address
            DBA: u5,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// DMA burst length
            DBL: u5,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x48);

        /// address: 0x4001044c
        /// DMA address for full transfer
        pub const DMAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA register for burst
            /// accesses
            DMAB: u32,
        }), base_address + 0x4c);

        /// address: 0x40010430
        /// repetition counter register
        pub const RCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Repetition counter value
            REP: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x30);

        /// address: 0x40010444
        /// break and dead-time register
        pub const BDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Dead-time generator setup
            DTG: u8,
            /// Lock configuration
            LOCK: u2,
            /// Off-state selection for Idle
            /// mode
            OSSI: u1,
            /// Off-state selection for Run
            /// mode
            OSSR: u1,
            /// Break enable
            BKE: u1,
            /// Break polarity
            BKP: u1,
            /// Automatic output enable
            AOE: u1,
            /// Main output enable
            MOE: u1,
            /// Break filter
            BKF: u4,
            /// Break 2 filter
            BK2F: u4,
            /// Break 2 enable
            BK2E: u1,
            /// Break 2 polarity
            BK2P: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x44);

        /// address: 0x40010454
        /// capture/compare mode register 3 (output
        /// mode)
        pub const CCMR3_Output = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            /// Output compare 5 fast
            /// enable
            OC5FE: u1,
            /// Output compare 5 preload
            /// enable
            OC5PE: u1,
            /// Output compare 5 mode
            OC5M: u3,
            /// Output compare 5 clear
            /// enable
            OC5CE: u1,
            reserved2: u1,
            reserved3: u1,
            /// Output compare 6 fast
            /// enable
            OC6FE: u1,
            /// Output compare 6 preload
            /// enable
            OC6PE: u1,
            /// Output compare 6 mode
            OC6M: u3,
            /// Output compare 6 clear
            /// enable
            OC6CE: u1,
            /// Output Compare 5 mode
            OC5M3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            /// Output Compare 6 mode
            OC6M3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x54);

        /// address: 0x40010458
        /// capture/compare register 5
        pub const CCR5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 5 value
            CCR5: u16,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// Group Channel 5 and Channel
            /// 1
            GC5C1: u1,
            /// Group Channel 5 and Channel
            /// 2
            GC5C2: u1,
            /// Group Channel 5 and Channel
            /// 3
            GC5C3: u1,
        }), base_address + 0x58);

        /// address: 0x4001045c
        /// capture/compare register 6
        pub const CCR6 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x5c);
    };

    /// Analog-to-digital converter
    pub const ADC2 = struct {
        pub const base_address = 0x40012100;

        /// address: 0x40012100
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog flag
            AWD: u1,
            /// Regular channel end of
            /// conversion
            EOC: u1,
            /// Injected channel end of
            /// conversion
            JEOC: u1,
            /// Injected channel start
            /// flag
            JSTRT: u1,
            /// Regular channel start flag
            STRT: u1,
            /// Overrun
            OVR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
        }), base_address + 0x0);

        /// address: 0x40012104
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog channel select
            /// bits
            AWDCH: u5,
            /// Interrupt enable for EOC
            EOCIE: u1,
            /// Analog watchdog interrupt
            /// enable
            AWDIE: u1,
            /// Interrupt enable for injected
            /// channels
            JEOCIE: u1,
            /// Scan mode
            SCAN: u1,
            /// Enable the watchdog on a single channel
            /// in scan mode
            AWDSGL: u1,
            /// Automatic injected group
            /// conversion
            JAUTO: u1,
            /// Discontinuous mode on regular
            /// channels
            DISCEN: u1,
            /// Discontinuous mode on injected
            /// channels
            JDISCEN: u1,
            /// Discontinuous mode channel
            /// count
            DISCNUM: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Analog watchdog enable on injected
            /// channels
            JAWDEN: u1,
            /// Analog watchdog enable on regular
            /// channels
            AWDEN: u1,
            /// Resolution
            RES: u2,
            /// Overrun interrupt enable
            OVRIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
        }), base_address + 0x4);

        /// address: 0x40012108
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// A/D Converter ON / OFF
            ADON: u1,
            /// Continuous conversion
            CONT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Direct memory access mode (for single
            /// ADC mode)
            DMA: u1,
            /// DMA disable selection (for single ADC
            /// mode)
            DDS: u1,
            /// End of conversion
            /// selection
            EOCS: u1,
            /// Data alignment
            ALIGN: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// External event select for injected
            /// group
            JEXTSEL: u4,
            /// External trigger enable for injected
            /// channels
            JEXTEN: u2,
            /// Start conversion of injected
            /// channels
            JSWSTART: u1,
            reserved10: u1,
            /// External event select for regular
            /// group
            EXTSEL: u4,
            /// External trigger enable for regular
            /// channels
            EXTEN: u2,
            /// Start conversion of regular
            /// channels
            SWSTART: u1,
            padding0: u1,
        }), base_address + 0x8);

        /// address: 0x4001210c
        /// sample time register 1
        pub const SMPR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sample time bits
            SMPx_x: u32,
        }), base_address + 0xc);

        /// address: 0x40012110
        /// sample time register 2
        pub const SMPR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sample time bits
            SMPx_x: u32,
        }), base_address + 0x10);

        /// address: 0x40012114
        /// injected channel data offset register
        /// x
        pub const JOFR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET1: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x14);

        /// address: 0x40012118
        /// injected channel data offset register
        /// x
        pub const JOFR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET2: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x18);

        /// address: 0x4001211c
        /// injected channel data offset register
        /// x
        pub const JOFR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET3: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x1c);

        /// address: 0x40012120
        /// injected channel data offset register
        /// x
        pub const JOFR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET4: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x20);

        /// address: 0x40012124
        /// watchdog higher threshold
        /// register
        pub const HTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog higher
            /// threshold
            HT: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x24);

        /// address: 0x40012128
        /// watchdog lower threshold
        /// register
        pub const LTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog lower
            /// threshold
            LT: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x28);

        /// address: 0x4001212c
        /// regular sequence register 1
        pub const SQR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// 13th conversion in regular
            /// sequence
            SQ13: u5,
            /// 14th conversion in regular
            /// sequence
            SQ14: u5,
            /// 15th conversion in regular
            /// sequence
            SQ15: u5,
            /// 16th conversion in regular
            /// sequence
            SQ16: u5,
            /// Regular channel sequence
            /// length
            L: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x2c);

        /// address: 0x40012130
        /// regular sequence register 2
        pub const SQR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// 7th conversion in regular
            /// sequence
            SQ7: u5,
            /// 8th conversion in regular
            /// sequence
            SQ8: u5,
            /// 9th conversion in regular
            /// sequence
            SQ9: u5,
            /// 10th conversion in regular
            /// sequence
            SQ10: u5,
            /// 11th conversion in regular
            /// sequence
            SQ11: u5,
            /// 12th conversion in regular
            /// sequence
            SQ12: u5,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x30);

        /// address: 0x40012134
        /// regular sequence register 3
        pub const SQR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// 1st conversion in regular
            /// sequence
            SQ1: u5,
            /// 2nd conversion in regular
            /// sequence
            SQ2: u5,
            /// 3rd conversion in regular
            /// sequence
            SQ3: u5,
            /// 4th conversion in regular
            /// sequence
            SQ4: u5,
            /// 5th conversion in regular
            /// sequence
            SQ5: u5,
            /// 6th conversion in regular
            /// sequence
            SQ6: u5,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x34);

        /// address: 0x40012138
        /// injected sequence register
        pub const JSQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 1st conversion in injected
            /// sequence
            JSQ1: u5,
            /// 2nd conversion in injected
            /// sequence
            JSQ2: u5,
            /// 3rd conversion in injected
            /// sequence
            JSQ3: u5,
            /// 4th conversion in injected
            /// sequence
            JSQ4: u5,
            /// Injected sequence length
            JL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x38);

        /// address: 0x4001213c
        /// injected data register x
        pub const JDR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x3c);

        /// address: 0x40012140
        /// injected data register x
        pub const JDR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x40);

        /// address: 0x40012144
        /// injected data register x
        pub const JDR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x44);

        /// address: 0x40012148
        /// injected data register x
        pub const JDR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x48);

        /// address: 0x4001214c
        /// regular data register
        pub const DR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Regular data
            DATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4c);
    };
    pub const ADC1 = struct {
        pub const base_address = 0x40012000;

        /// address: 0x40012000
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog flag
            AWD: u1,
            /// Regular channel end of
            /// conversion
            EOC: u1,
            /// Injected channel end of
            /// conversion
            JEOC: u1,
            /// Injected channel start
            /// flag
            JSTRT: u1,
            /// Regular channel start flag
            STRT: u1,
            /// Overrun
            OVR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
        }), base_address + 0x0);

        /// address: 0x40012004
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog channel select
            /// bits
            AWDCH: u5,
            /// Interrupt enable for EOC
            EOCIE: u1,
            /// Analog watchdog interrupt
            /// enable
            AWDIE: u1,
            /// Interrupt enable for injected
            /// channels
            JEOCIE: u1,
            /// Scan mode
            SCAN: u1,
            /// Enable the watchdog on a single channel
            /// in scan mode
            AWDSGL: u1,
            /// Automatic injected group
            /// conversion
            JAUTO: u1,
            /// Discontinuous mode on regular
            /// channels
            DISCEN: u1,
            /// Discontinuous mode on injected
            /// channels
            JDISCEN: u1,
            /// Discontinuous mode channel
            /// count
            DISCNUM: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Analog watchdog enable on injected
            /// channels
            JAWDEN: u1,
            /// Analog watchdog enable on regular
            /// channels
            AWDEN: u1,
            /// Resolution
            RES: u2,
            /// Overrun interrupt enable
            OVRIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
        }), base_address + 0x4);

        /// address: 0x40012008
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// A/D Converter ON / OFF
            ADON: u1,
            /// Continuous conversion
            CONT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Direct memory access mode (for single
            /// ADC mode)
            DMA: u1,
            /// DMA disable selection (for single ADC
            /// mode)
            DDS: u1,
            /// End of conversion
            /// selection
            EOCS: u1,
            /// Data alignment
            ALIGN: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// External event select for injected
            /// group
            JEXTSEL: u4,
            /// External trigger enable for injected
            /// channels
            JEXTEN: u2,
            /// Start conversion of injected
            /// channels
            JSWSTART: u1,
            reserved10: u1,
            /// External event select for regular
            /// group
            EXTSEL: u4,
            /// External trigger enable for regular
            /// channels
            EXTEN: u2,
            /// Start conversion of regular
            /// channels
            SWSTART: u1,
            padding0: u1,
        }), base_address + 0x8);

        /// address: 0x4001200c
        /// sample time register 1
        pub const SMPR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sample time bits
            SMPx_x: u32,
        }), base_address + 0xc);

        /// address: 0x40012010
        /// sample time register 2
        pub const SMPR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sample time bits
            SMPx_x: u32,
        }), base_address + 0x10);

        /// address: 0x40012014
        /// injected channel data offset register
        /// x
        pub const JOFR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET1: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x14);

        /// address: 0x40012018
        /// injected channel data offset register
        /// x
        pub const JOFR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET2: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x18);

        /// address: 0x4001201c
        /// injected channel data offset register
        /// x
        pub const JOFR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET3: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x1c);

        /// address: 0x40012020
        /// injected channel data offset register
        /// x
        pub const JOFR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET4: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x20);

        /// address: 0x40012024
        /// watchdog higher threshold
        /// register
        pub const HTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog higher
            /// threshold
            HT: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x24);

        /// address: 0x40012028
        /// watchdog lower threshold
        /// register
        pub const LTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog lower
            /// threshold
            LT: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x28);

        /// address: 0x4001202c
        /// regular sequence register 1
        pub const SQR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// 13th conversion in regular
            /// sequence
            SQ13: u5,
            /// 14th conversion in regular
            /// sequence
            SQ14: u5,
            /// 15th conversion in regular
            /// sequence
            SQ15: u5,
            /// 16th conversion in regular
            /// sequence
            SQ16: u5,
            /// Regular channel sequence
            /// length
            L: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x2c);

        /// address: 0x40012030
        /// regular sequence register 2
        pub const SQR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// 7th conversion in regular
            /// sequence
            SQ7: u5,
            /// 8th conversion in regular
            /// sequence
            SQ8: u5,
            /// 9th conversion in regular
            /// sequence
            SQ9: u5,
            /// 10th conversion in regular
            /// sequence
            SQ10: u5,
            /// 11th conversion in regular
            /// sequence
            SQ11: u5,
            /// 12th conversion in regular
            /// sequence
            SQ12: u5,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x30);

        /// address: 0x40012034
        /// regular sequence register 3
        pub const SQR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// 1st conversion in regular
            /// sequence
            SQ1: u5,
            /// 2nd conversion in regular
            /// sequence
            SQ2: u5,
            /// 3rd conversion in regular
            /// sequence
            SQ3: u5,
            /// 4th conversion in regular
            /// sequence
            SQ4: u5,
            /// 5th conversion in regular
            /// sequence
            SQ5: u5,
            /// 6th conversion in regular
            /// sequence
            SQ6: u5,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x34);

        /// address: 0x40012038
        /// injected sequence register
        pub const JSQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 1st conversion in injected
            /// sequence
            JSQ1: u5,
            /// 2nd conversion in injected
            /// sequence
            JSQ2: u5,
            /// 3rd conversion in injected
            /// sequence
            JSQ3: u5,
            /// 4th conversion in injected
            /// sequence
            JSQ4: u5,
            /// Injected sequence length
            JL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x38);

        /// address: 0x4001203c
        /// injected data register x
        pub const JDR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x3c);

        /// address: 0x40012040
        /// injected data register x
        pub const JDR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x40);

        /// address: 0x40012044
        /// injected data register x
        pub const JDR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x44);

        /// address: 0x40012048
        /// injected data register x
        pub const JDR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x48);

        /// address: 0x4001204c
        /// regular data register
        pub const DR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Regular data
            DATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4c);
    };
    pub const ADC3 = struct {
        pub const base_address = 0x40012200;

        /// address: 0x40012200
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog flag
            AWD: u1,
            /// Regular channel end of
            /// conversion
            EOC: u1,
            /// Injected channel end of
            /// conversion
            JEOC: u1,
            /// Injected channel start
            /// flag
            JSTRT: u1,
            /// Regular channel start flag
            STRT: u1,
            /// Overrun
            OVR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
        }), base_address + 0x0);

        /// address: 0x40012204
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog channel select
            /// bits
            AWDCH: u5,
            /// Interrupt enable for EOC
            EOCIE: u1,
            /// Analog watchdog interrupt
            /// enable
            AWDIE: u1,
            /// Interrupt enable for injected
            /// channels
            JEOCIE: u1,
            /// Scan mode
            SCAN: u1,
            /// Enable the watchdog on a single channel
            /// in scan mode
            AWDSGL: u1,
            /// Automatic injected group
            /// conversion
            JAUTO: u1,
            /// Discontinuous mode on regular
            /// channels
            DISCEN: u1,
            /// Discontinuous mode on injected
            /// channels
            JDISCEN: u1,
            /// Discontinuous mode channel
            /// count
            DISCNUM: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Analog watchdog enable on injected
            /// channels
            JAWDEN: u1,
            /// Analog watchdog enable on regular
            /// channels
            AWDEN: u1,
            /// Resolution
            RES: u2,
            /// Overrun interrupt enable
            OVRIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
        }), base_address + 0x4);

        /// address: 0x40012208
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// A/D Converter ON / OFF
            ADON: u1,
            /// Continuous conversion
            CONT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Direct memory access mode (for single
            /// ADC mode)
            DMA: u1,
            /// DMA disable selection (for single ADC
            /// mode)
            DDS: u1,
            /// End of conversion
            /// selection
            EOCS: u1,
            /// Data alignment
            ALIGN: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// External event select for injected
            /// group
            JEXTSEL: u4,
            /// External trigger enable for injected
            /// channels
            JEXTEN: u2,
            /// Start conversion of injected
            /// channels
            JSWSTART: u1,
            reserved10: u1,
            /// External event select for regular
            /// group
            EXTSEL: u4,
            /// External trigger enable for regular
            /// channels
            EXTEN: u2,
            /// Start conversion of regular
            /// channels
            SWSTART: u1,
            padding0: u1,
        }), base_address + 0x8);

        /// address: 0x4001220c
        /// sample time register 1
        pub const SMPR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sample time bits
            SMPx_x: u32,
        }), base_address + 0xc);

        /// address: 0x40012210
        /// sample time register 2
        pub const SMPR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sample time bits
            SMPx_x: u32,
        }), base_address + 0x10);

        /// address: 0x40012214
        /// injected channel data offset register
        /// x
        pub const JOFR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET1: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x14);

        /// address: 0x40012218
        /// injected channel data offset register
        /// x
        pub const JOFR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET2: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x18);

        /// address: 0x4001221c
        /// injected channel data offset register
        /// x
        pub const JOFR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET3: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x1c);

        /// address: 0x40012220
        /// injected channel data offset register
        /// x
        pub const JOFR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data offset for injected channel
            /// x
            JOFFSET4: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x20);

        /// address: 0x40012224
        /// watchdog higher threshold
        /// register
        pub const HTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog higher
            /// threshold
            HT: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x24);

        /// address: 0x40012228
        /// watchdog lower threshold
        /// register
        pub const LTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog lower
            /// threshold
            LT: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x28);

        /// address: 0x4001222c
        /// regular sequence register 1
        pub const SQR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// 13th conversion in regular
            /// sequence
            SQ13: u5,
            /// 14th conversion in regular
            /// sequence
            SQ14: u5,
            /// 15th conversion in regular
            /// sequence
            SQ15: u5,
            /// 16th conversion in regular
            /// sequence
            SQ16: u5,
            /// Regular channel sequence
            /// length
            L: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x2c);

        /// address: 0x40012230
        /// regular sequence register 2
        pub const SQR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// 7th conversion in regular
            /// sequence
            SQ7: u5,
            /// 8th conversion in regular
            /// sequence
            SQ8: u5,
            /// 9th conversion in regular
            /// sequence
            SQ9: u5,
            /// 10th conversion in regular
            /// sequence
            SQ10: u5,
            /// 11th conversion in regular
            /// sequence
            SQ11: u5,
            /// 12th conversion in regular
            /// sequence
            SQ12: u5,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x30);

        /// address: 0x40012234
        /// regular sequence register 3
        pub const SQR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// 1st conversion in regular
            /// sequence
            SQ1: u5,
            /// 2nd conversion in regular
            /// sequence
            SQ2: u5,
            /// 3rd conversion in regular
            /// sequence
            SQ3: u5,
            /// 4th conversion in regular
            /// sequence
            SQ4: u5,
            /// 5th conversion in regular
            /// sequence
            SQ5: u5,
            /// 6th conversion in regular
            /// sequence
            SQ6: u5,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x34);

        /// address: 0x40012238
        /// injected sequence register
        pub const JSQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 1st conversion in injected
            /// sequence
            JSQ1: u5,
            /// 2nd conversion in injected
            /// sequence
            JSQ2: u5,
            /// 3rd conversion in injected
            /// sequence
            JSQ3: u5,
            /// 4th conversion in injected
            /// sequence
            JSQ4: u5,
            /// Injected sequence length
            JL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x38);

        /// address: 0x4001223c
        /// injected data register x
        pub const JDR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x3c);

        /// address: 0x40012240
        /// injected data register x
        pub const JDR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x40);

        /// address: 0x40012244
        /// injected data register x
        pub const JDR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x44);

        /// address: 0x40012248
        /// injected data register x
        pub const JDR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Injected data
            JDATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x48);

        /// address: 0x4001224c
        /// regular data register
        pub const DR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Regular data
            DATA: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4c);
    };

    /// Basic timers
    pub const TIM6 = struct {
        pub const base_address = 0x40001000;

        /// address: 0x40001000
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Auto-reload preload enable
            ARPE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x0);

        /// address: 0x40001004
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Master mode selection
            MMS: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x4);

        /// address: 0x4000100c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Update DMA request enable
            UDE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
        }), base_address + 0xc);

        /// address: 0x40001010
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
            padding30: u1,
        }), base_address + 0x10);

        /// address: 0x40001014
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
            padding30: u1,
        }), base_address + 0x14);

        /// address: 0x40001024
        /// counter
        pub const CNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low counter value
            CNT: u16,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            /// UIF Copy
            UIFCPY: u1,
        }), base_address + 0x24);

        /// address: 0x40001028
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4000102c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);
    };
    pub const TIM7 = struct {
        pub const base_address = 0x40001400;

        /// address: 0x40001400
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Auto-reload preload enable
            ARPE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x0);

        /// address: 0x40001404
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Master mode selection
            MMS: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x4);

        /// address: 0x4000140c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Update DMA request enable
            UDE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
        }), base_address + 0xc);

        /// address: 0x40001410
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
            padding30: u1,
        }), base_address + 0x10);

        /// address: 0x40001414
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
            padding30: u1,
        }), base_address + 0x14);

        /// address: 0x40001424
        /// counter
        pub const CNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low counter value
            CNT: u16,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            /// UIF Copy
            UIFCPY: u1,
        }), base_address + 0x24);

        /// address: 0x40001428
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4000142c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);
    };

    /// Common ADC registers
    pub const C_ADC = struct {
        pub const base_address = 0x40012300;

        /// address: 0x40012300
        /// ADC Common status register
        pub const CSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Analog watchdog flag of ADC
            /// 1
            AWD1: u1,
            /// End of conversion of ADC 1
            EOC1: u1,
            /// Injected channel end of conversion of
            /// ADC 1
            JEOC1: u1,
            /// Injected channel Start flag of ADC
            /// 1
            JSTRT1: u1,
            /// Regular channel Start flag of ADC
            /// 1
            STRT1: u1,
            /// Overrun flag of ADC 1
            OVR1: u1,
            reserved0: u1,
            reserved1: u1,
            /// Analog watchdog flag of ADC
            /// 2
            AWD2: u1,
            /// End of conversion of ADC 2
            EOC2: u1,
            /// Injected channel end of conversion of
            /// ADC 2
            JEOC2: u1,
            /// Injected channel Start flag of ADC
            /// 2
            JSTRT2: u1,
            /// Regular channel Start flag of ADC
            /// 2
            STRT2: u1,
            /// Overrun flag of ADC 2
            OVR2: u1,
            reserved2: u1,
            reserved3: u1,
            /// Analog watchdog flag of ADC
            /// 3
            AWD3: u1,
            /// End of conversion of ADC 3
            EOC3: u1,
            /// Injected channel end of conversion of
            /// ADC 3
            JEOC3: u1,
            /// Injected channel Start flag of ADC
            /// 3
            JSTRT3: u1,
            /// Regular channel Start flag of ADC
            /// 3
            STRT3: u1,
            /// Overrun flag of ADC3
            OVR3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x0);

        /// address: 0x40012304
        /// ADC common control register
        pub const CCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Multi ADC mode selection
            MULT: u5,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Delay between 2 sampling
            /// phases
            DELAY: u4,
            reserved3: u1,
            /// DMA disable selection for multi-ADC
            /// mode
            DDS: u1,
            /// Direct memory access mode for multi ADC
            /// mode
            DMA: u2,
            /// ADC prescaler
            ADCPRE: u2,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// VBAT enable
            VBATE: u1,
            /// Temperature sensor and VREFINT
            /// enable
            TSVREFE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x4);

        /// address: 0x40012308
        /// ADC common regular data register for dual
        /// and triple modes
        pub const CDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 1st data item of a pair of regular
            /// conversions
            DATA1: u16,
            /// 2nd data item of a pair of regular
            /// conversions
            DATA2: u16,
        }), base_address + 0x8);
    };

    /// Controller area network
    pub const CAN1 = struct {
        pub const base_address = 0x40006400;

        /// address: 0x40006400
        /// master control register
        pub const MCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// INRQ
            INRQ: u1,
            /// SLEEP
            SLEEP: u1,
            /// TXFP
            TXFP: u1,
            /// RFLM
            RFLM: u1,
            /// NART
            NART: u1,
            /// AWUM
            AWUM: u1,
            /// ABOM
            ABOM: u1,
            /// TTCM
            TTCM: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// RESET
            RESET: u1,
            /// DBF
            DBF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x0);

        /// address: 0x40006404
        /// master status register
        pub const MSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// INAK
            INAK: u1,
            /// SLAK
            SLAK: u1,
            /// ERRI
            ERRI: u1,
            /// WKUI
            WKUI: u1,
            /// SLAKI
            SLAKI: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// TXM
            TXM: u1,
            /// RXM
            RXM: u1,
            /// SAMP
            SAMP: u1,
            /// RX
            RX: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x4);

        /// address: 0x40006408
        /// transmit status register
        pub const TSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// RQCP0
            RQCP0: u1,
            /// TXOK0
            TXOK0: u1,
            /// ALST0
            ALST0: u1,
            /// TERR0
            TERR0: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// ABRQ0
            ABRQ0: u1,
            /// RQCP1
            RQCP1: u1,
            /// TXOK1
            TXOK1: u1,
            /// ALST1
            ALST1: u1,
            /// TERR1
            TERR1: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// ABRQ1
            ABRQ1: u1,
            /// RQCP2
            RQCP2: u1,
            /// TXOK2
            TXOK2: u1,
            /// ALST2
            ALST2: u1,
            /// TERR2
            TERR2: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// ABRQ2
            ABRQ2: u1,
            /// CODE
            CODE: u2,
            /// Lowest priority flag for mailbox
            /// 0
            TME0: u1,
            /// Lowest priority flag for mailbox
            /// 1
            TME1: u1,
            /// Lowest priority flag for mailbox
            /// 2
            TME2: u1,
            /// Lowest priority flag for mailbox
            /// 0
            LOW0: u1,
            /// Lowest priority flag for mailbox
            /// 1
            LOW1: u1,
            /// Lowest priority flag for mailbox
            /// 2
            LOW2: u1,
        }), base_address + 0x8);

        /// address: 0x4000640c
        /// receive FIFO 0 register
        pub const RF0R = @intToPtr(*volatile Mmio(32, packed struct {
            /// FMP0
            FMP0: u2,
            reserved0: u1,
            /// FULL0
            FULL0: u1,
            /// FOVR0
            FOVR0: u1,
            /// RFOM0
            RFOM0: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
        }), base_address + 0xc);

        /// address: 0x40006410
        /// receive FIFO 1 register
        pub const RF1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// FMP1
            FMP1: u2,
            reserved0: u1,
            /// FULL1
            FULL1: u1,
            /// FOVR1
            FOVR1: u1,
            /// RFOM1
            RFOM1: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
        }), base_address + 0x10);

        /// address: 0x40006414
        /// interrupt enable register
        pub const IER = @intToPtr(*volatile Mmio(32, packed struct {
            /// TMEIE
            TMEIE: u1,
            /// FMPIE0
            FMPIE0: u1,
            /// FFIE0
            FFIE0: u1,
            /// FOVIE0
            FOVIE0: u1,
            /// FMPIE1
            FMPIE1: u1,
            /// FFIE1
            FFIE1: u1,
            /// FOVIE1
            FOVIE1: u1,
            reserved0: u1,
            /// EWGIE
            EWGIE: u1,
            /// EPVIE
            EPVIE: u1,
            /// BOFIE
            BOFIE: u1,
            /// LECIE
            LECIE: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// ERRIE
            ERRIE: u1,
            /// WKUIE
            WKUIE: u1,
            /// SLKIE
            SLKIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x14);

        /// address: 0x40006418
        /// interrupt enable register
        pub const ESR = @intToPtr(*volatile Mmio(32, packed struct {
            /// EWGF
            EWGF: u1,
            /// EPVF
            EPVF: u1,
            /// BOFF
            BOFF: u1,
            reserved0: u1,
            /// LEC
            LEC: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// TEC
            TEC: u8,
            /// REC
            REC: u8,
        }), base_address + 0x18);

        /// address: 0x4000641c
        /// bit timing register
        pub const BTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// BRP
            BRP: u10,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// TS1
            TS1: u4,
            /// TS2
            TS2: u3,
            reserved6: u1,
            /// SJW
            SJW: u2,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            /// LBKM
            LBKM: u1,
            /// SILM
            SILM: u1,
        }), base_address + 0x1c);

        /// address: 0x40006580
        /// TX mailbox identifier register
        pub const TI0R = @intToPtr(*volatile Mmio(32, packed struct {
            /// TXRQ
            TXRQ: u1,
            /// RTR
            RTR: u1,
            /// IDE
            IDE: u1,
            /// EXID
            EXID: u18,
            /// STID
            STID: u11,
        }), base_address + 0x180);

        /// address: 0x40006584
        /// mailbox data length control and time stamp
        /// register
        pub const TDT0R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DLC
            DLC: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// TGT
            TGT: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            /// TIME
            TIME: u16,
        }), base_address + 0x184);

        /// address: 0x40006588
        /// mailbox data low register
        pub const TDL0R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA0
            DATA0: u8,
            /// DATA1
            DATA1: u8,
            /// DATA2
            DATA2: u8,
            /// DATA3
            DATA3: u8,
        }), base_address + 0x188);

        /// address: 0x4000658c
        /// mailbox data high register
        pub const TDH0R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA4
            DATA4: u8,
            /// DATA5
            DATA5: u8,
            /// DATA6
            DATA6: u8,
            /// DATA7
            DATA7: u8,
        }), base_address + 0x18c);

        /// address: 0x40006590
        /// mailbox identifier register
        pub const TI1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// TXRQ
            TXRQ: u1,
            /// RTR
            RTR: u1,
            /// IDE
            IDE: u1,
            /// EXID
            EXID: u18,
            /// STID
            STID: u11,
        }), base_address + 0x190);

        /// address: 0x40006594
        /// mailbox data length control and time stamp
        /// register
        pub const TDT1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DLC
            DLC: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// TGT
            TGT: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            /// TIME
            TIME: u16,
        }), base_address + 0x194);

        /// address: 0x40006598
        /// mailbox data low register
        pub const TDL1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA0
            DATA0: u8,
            /// DATA1
            DATA1: u8,
            /// DATA2
            DATA2: u8,
            /// DATA3
            DATA3: u8,
        }), base_address + 0x198);

        /// address: 0x4000659c
        /// mailbox data high register
        pub const TDH1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA4
            DATA4: u8,
            /// DATA5
            DATA5: u8,
            /// DATA6
            DATA6: u8,
            /// DATA7
            DATA7: u8,
        }), base_address + 0x19c);

        /// address: 0x400065a0
        /// mailbox identifier register
        pub const TI2R = @intToPtr(*volatile Mmio(32, packed struct {
            /// TXRQ
            TXRQ: u1,
            /// RTR
            RTR: u1,
            /// IDE
            IDE: u1,
            /// EXID
            EXID: u18,
            /// STID
            STID: u11,
        }), base_address + 0x1a0);

        /// address: 0x400065a4
        /// mailbox data length control and time stamp
        /// register
        pub const TDT2R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DLC
            DLC: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// TGT
            TGT: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            /// TIME
            TIME: u16,
        }), base_address + 0x1a4);

        /// address: 0x400065a8
        /// mailbox data low register
        pub const TDL2R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA0
            DATA0: u8,
            /// DATA1
            DATA1: u8,
            /// DATA2
            DATA2: u8,
            /// DATA3
            DATA3: u8,
        }), base_address + 0x1a8);

        /// address: 0x400065ac
        /// mailbox data high register
        pub const TDH2R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA4
            DATA4: u8,
            /// DATA5
            DATA5: u8,
            /// DATA6
            DATA6: u8,
            /// DATA7
            DATA7: u8,
        }), base_address + 0x1ac);

        /// address: 0x400065b0
        /// receive FIFO mailbox identifier
        /// register
        pub const RI0R = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// RTR
            RTR: u1,
            /// IDE
            IDE: u1,
            /// EXID
            EXID: u18,
            /// STID
            STID: u11,
        }), base_address + 0x1b0);

        /// address: 0x400065b4
        /// mailbox data high register
        pub const RDT0R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DLC
            DLC: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// FMI
            FMI: u8,
            /// TIME
            TIME: u16,
        }), base_address + 0x1b4);

        /// address: 0x400065b8
        /// mailbox data high register
        pub const RDL0R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA0
            DATA0: u8,
            /// DATA1
            DATA1: u8,
            /// DATA2
            DATA2: u8,
            /// DATA3
            DATA3: u8,
        }), base_address + 0x1b8);

        /// address: 0x400065bc
        /// receive FIFO mailbox data high
        /// register
        pub const RDH0R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA4
            DATA4: u8,
            /// DATA5
            DATA5: u8,
            /// DATA6
            DATA6: u8,
            /// DATA7
            DATA7: u8,
        }), base_address + 0x1bc);

        /// address: 0x400065c0
        /// mailbox data high register
        pub const RI1R = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// RTR
            RTR: u1,
            /// IDE
            IDE: u1,
            /// EXID
            EXID: u18,
            /// STID
            STID: u11,
        }), base_address + 0x1c0);

        /// address: 0x400065c4
        /// mailbox data high register
        pub const RDT1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DLC
            DLC: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// FMI
            FMI: u8,
            /// TIME
            TIME: u16,
        }), base_address + 0x1c4);

        /// address: 0x400065c8
        /// mailbox data high register
        pub const RDL1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA0
            DATA0: u8,
            /// DATA1
            DATA1: u8,
            /// DATA2
            DATA2: u8,
            /// DATA3
            DATA3: u8,
        }), base_address + 0x1c8);

        /// address: 0x400065cc
        /// mailbox data high register
        pub const RDH1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// DATA4
            DATA4: u8,
            /// DATA5
            DATA5: u8,
            /// DATA6
            DATA6: u8,
            /// DATA7
            DATA7: u8,
        }), base_address + 0x1cc);

        /// address: 0x40006600
        /// filter master register
        pub const FMR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FINIT
            FINIT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
            padding30: u1,
        }), base_address + 0x200);

        /// address: 0x40006604
        /// filter mode register
        pub const FM1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter mode
            FBM0: u1,
            /// Filter mode
            FBM1: u1,
            /// Filter mode
            FBM2: u1,
            /// Filter mode
            FBM3: u1,
            /// Filter mode
            FBM4: u1,
            /// Filter mode
            FBM5: u1,
            /// Filter mode
            FBM6: u1,
            /// Filter mode
            FBM7: u1,
            /// Filter mode
            FBM8: u1,
            /// Filter mode
            FBM9: u1,
            /// Filter mode
            FBM10: u1,
            /// Filter mode
            FBM11: u1,
            /// Filter mode
            FBM12: u1,
            /// Filter mode
            FBM13: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x204);

        /// address: 0x4000660c
        /// filter scale register
        pub const FS1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter scale configuration
            FSC0: u1,
            /// Filter scale configuration
            FSC1: u1,
            /// Filter scale configuration
            FSC2: u1,
            /// Filter scale configuration
            FSC3: u1,
            /// Filter scale configuration
            FSC4: u1,
            /// Filter scale configuration
            FSC5: u1,
            /// Filter scale configuration
            FSC6: u1,
            /// Filter scale configuration
            FSC7: u1,
            /// Filter scale configuration
            FSC8: u1,
            /// Filter scale configuration
            FSC9: u1,
            /// Filter scale configuration
            FSC10: u1,
            /// Filter scale configuration
            FSC11: u1,
            /// Filter scale configuration
            FSC12: u1,
            /// Filter scale configuration
            FSC13: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x20c);

        /// address: 0x40006614
        /// filter FIFO assignment
        /// register
        pub const FFA1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter FIFO assignment for filter
            /// 0
            FFA0: u1,
            /// Filter FIFO assignment for filter
            /// 1
            FFA1: u1,
            /// Filter FIFO assignment for filter
            /// 2
            FFA2: u1,
            /// Filter FIFO assignment for filter
            /// 3
            FFA3: u1,
            /// Filter FIFO assignment for filter
            /// 4
            FFA4: u1,
            /// Filter FIFO assignment for filter
            /// 5
            FFA5: u1,
            /// Filter FIFO assignment for filter
            /// 6
            FFA6: u1,
            /// Filter FIFO assignment for filter
            /// 7
            FFA7: u1,
            /// Filter FIFO assignment for filter
            /// 8
            FFA8: u1,
            /// Filter FIFO assignment for filter
            /// 9
            FFA9: u1,
            /// Filter FIFO assignment for filter
            /// 10
            FFA10: u1,
            /// Filter FIFO assignment for filter
            /// 11
            FFA11: u1,
            /// Filter FIFO assignment for filter
            /// 12
            FFA12: u1,
            /// Filter FIFO assignment for filter
            /// 13
            FFA13: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x214);

        /// address: 0x4000661c
        /// filter activation register
        pub const FA1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter active
            FACT0: u1,
            /// Filter active
            FACT1: u1,
            /// Filter active
            FACT2: u1,
            /// Filter active
            FACT3: u1,
            /// Filter active
            FACT4: u1,
            /// Filter active
            FACT5: u1,
            /// Filter active
            FACT6: u1,
            /// Filter active
            FACT7: u1,
            /// Filter active
            FACT8: u1,
            /// Filter active
            FACT9: u1,
            /// Filter active
            FACT10: u1,
            /// Filter active
            FACT11: u1,
            /// Filter active
            FACT12: u1,
            /// Filter active
            FACT13: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x21c);

        /// address: 0x40006640
        /// Filter bank 0 register 1
        pub const F0R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x240);

        /// address: 0x40006644
        /// Filter bank 0 register 2
        pub const F0R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x244);

        /// address: 0x40006648
        /// Filter bank 1 register 1
        pub const F1R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x248);

        /// address: 0x4000664c
        /// Filter bank 1 register 2
        pub const F1R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x24c);

        /// address: 0x40006650
        /// Filter bank 2 register 1
        pub const F2R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x250);

        /// address: 0x40006654
        /// Filter bank 2 register 2
        pub const F2R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x254);

        /// address: 0x40006658
        /// Filter bank 3 register 1
        pub const F3R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x258);

        /// address: 0x4000665c
        /// Filter bank 3 register 2
        pub const F3R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x25c);

        /// address: 0x40006660
        /// Filter bank 4 register 1
        pub const F4R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x260);

        /// address: 0x40006664
        /// Filter bank 4 register 2
        pub const F4R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x264);

        /// address: 0x40006668
        /// Filter bank 5 register 1
        pub const F5R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x268);

        /// address: 0x4000666c
        /// Filter bank 5 register 2
        pub const F5R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x26c);

        /// address: 0x40006670
        /// Filter bank 6 register 1
        pub const F6R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x270);

        /// address: 0x40006674
        /// Filter bank 6 register 2
        pub const F6R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x274);

        /// address: 0x40006678
        /// Filter bank 7 register 1
        pub const F7R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x278);

        /// address: 0x4000667c
        /// Filter bank 7 register 2
        pub const F7R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x27c);

        /// address: 0x40006680
        /// Filter bank 8 register 1
        pub const F8R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x280);

        /// address: 0x40006684
        /// Filter bank 8 register 2
        pub const F8R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x284);

        /// address: 0x40006688
        /// Filter bank 9 register 1
        pub const F9R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x288);

        /// address: 0x4000668c
        /// Filter bank 9 register 2
        pub const F9R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x28c);

        /// address: 0x40006690
        /// Filter bank 10 register 1
        pub const F10R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x290);

        /// address: 0x40006694
        /// Filter bank 10 register 2
        pub const F10R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x294);

        /// address: 0x40006698
        /// Filter bank 11 register 1
        pub const F11R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x298);

        /// address: 0x4000669c
        /// Filter bank 11 register 2
        pub const F11R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x29c);

        /// address: 0x400066a0
        /// Filter bank 4 register 1
        pub const F12R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2a0);

        /// address: 0x400066a4
        /// Filter bank 12 register 2
        pub const F12R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2a4);

        /// address: 0x400066a8
        /// Filter bank 13 register 1
        pub const F13R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2a8);

        /// address: 0x400066ac
        /// Filter bank 13 register 2
        pub const F13R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2ac);

        /// address: 0x400066b0
        /// Filter bank 14 register 1
        pub const F14R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2b0);

        /// address: 0x400066b4
        /// Filter bank 14 register 2
        pub const F14R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2b4);

        /// address: 0x400066b8
        /// Filter bank 15 register 1
        pub const F15R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2b8);

        /// address: 0x400066bc
        /// Filter bank 15 register 2
        pub const F15R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2bc);

        /// address: 0x400066c0
        /// Filter bank 16 register 1
        pub const F16R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2c0);

        /// address: 0x400066c4
        /// Filter bank 16 register 2
        pub const F16R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2c4);

        /// address: 0x400066c8
        /// Filter bank 17 register 1
        pub const F17R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2c8);

        /// address: 0x400066cc
        /// Filter bank 17 register 2
        pub const F17R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2cc);

        /// address: 0x400066d0
        /// Filter bank 18 register 1
        pub const F18R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2d0);

        /// address: 0x400066d4
        /// Filter bank 18 register 2
        pub const F18R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2d4);

        /// address: 0x400066d8
        /// Filter bank 19 register 1
        pub const F19R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2d8);

        /// address: 0x400066dc
        /// Filter bank 19 register 2
        pub const F19R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2dc);

        /// address: 0x400066e0
        /// Filter bank 20 register 1
        pub const F20R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2e0);

        /// address: 0x400066e4
        /// Filter bank 20 register 2
        pub const F20R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2e4);

        /// address: 0x400066e8
        /// Filter bank 21 register 1
        pub const F21R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2e8);

        /// address: 0x400066ec
        /// Filter bank 21 register 2
        pub const F21R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2ec);

        /// address: 0x400066f0
        /// Filter bank 22 register 1
        pub const F22R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2f0);

        /// address: 0x400066f4
        /// Filter bank 22 register 2
        pub const F22R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2f4);

        /// address: 0x400066f8
        /// Filter bank 23 register 1
        pub const F23R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2f8);

        /// address: 0x400066fc
        /// Filter bank 23 register 2
        pub const F23R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x2fc);

        /// address: 0x40006700
        /// Filter bank 24 register 1
        pub const F24R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x300);

        /// address: 0x40006704
        /// Filter bank 24 register 2
        pub const F24R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x304);

        /// address: 0x40006708
        /// Filter bank 25 register 1
        pub const F25R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x308);

        /// address: 0x4000670c
        /// Filter bank 25 register 2
        pub const F25R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x30c);

        /// address: 0x40006710
        /// Filter bank 26 register 1
        pub const F26R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x310);

        /// address: 0x40006714
        /// Filter bank 26 register 2
        pub const F26R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x314);

        /// address: 0x40006718
        /// Filter bank 27 register 1
        pub const F27R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x318);

        /// address: 0x4000671c
        /// Filter bank 27 register 2
        pub const F27R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Filter bits
            FB0: u1,
            /// Filter bits
            FB1: u1,
            /// Filter bits
            FB2: u1,
            /// Filter bits
            FB3: u1,
            /// Filter bits
            FB4: u1,
            /// Filter bits
            FB5: u1,
            /// Filter bits
            FB6: u1,
            /// Filter bits
            FB7: u1,
            /// Filter bits
            FB8: u1,
            /// Filter bits
            FB9: u1,
            /// Filter bits
            FB10: u1,
            /// Filter bits
            FB11: u1,
            /// Filter bits
            FB12: u1,
            /// Filter bits
            FB13: u1,
            /// Filter bits
            FB14: u1,
            /// Filter bits
            FB15: u1,
            /// Filter bits
            FB16: u1,
            /// Filter bits
            FB17: u1,
            /// Filter bits
            FB18: u1,
            /// Filter bits
            FB19: u1,
            /// Filter bits
            FB20: u1,
            /// Filter bits
            FB21: u1,
            /// Filter bits
            FB22: u1,
            /// Filter bits
            FB23: u1,
            /// Filter bits
            FB24: u1,
            /// Filter bits
            FB25: u1,
            /// Filter bits
            FB26: u1,
            /// Filter bits
            FB27: u1,
            /// Filter bits
            FB28: u1,
            /// Filter bits
            FB29: u1,
            /// Filter bits
            FB30: u1,
            /// Filter bits
            FB31: u1,
        }), base_address + 0x31c);
    };

    /// Cryptographic processor
    pub const CRC = struct {
        pub const base_address = 0x40023000;

        /// address: 0x40023000
        /// Data register
        pub const DR = @intToPtr(*volatile u32, base_address + 0x0);

        /// address: 0x40023004
        /// Independent Data register
        pub const IDR = @intToPtr(*volatile MmioInt(32, u8), base_address + 0x4);

        /// address: 0x40023008
        /// Control register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// RESET bit
            RESET: u1,
            reserved0: u1,
            reserved1: u1,
            /// Polynomial size
            POLYSIZE: u2,
            /// Reverse input data
            REV_IN: u2,
            /// Reverse output data
            REV_OUT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x8);

        /// address: 0x40023010
        /// Initial CRC value
        pub const INIT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Programmable initial CRC
            /// value
            CRC_INIT: u32,
        }), base_address + 0x10);

        /// address: 0x40023014
        /// CRC polynomial
        pub const POL = @intToPtr(*volatile u32, base_address + 0x14);
    };

    /// Cryptographic processor
    pub const CRYP = struct {
        pub const base_address = 0x50060000;

        /// address: 0x50060000
        /// control register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// AES enable
            EN: u1,
            /// Data type selection (for data in and
            /// data out to/from the cryptographic
            /// block)
            DATATYPE: u2,
            /// AES operating mode
            MODE: u2,
            /// AES chaining mode
            CHMOD: u2,
            /// Computation complete flag
            /// clear
            CCFC: u1,
            /// Error clear
            ERRC: u1,
            /// CCF flag interrupt enable
            CCFIE: u1,
            /// Error interrupt enable
            ERRIE: u1,
            /// Enable DMA management of data input
            /// phase
            DMAINEN: u1,
            /// Enable DMA management of data output
            /// phase
            DMAOUTEN: u1,
            /// Used only for GCM, GMAC and CMAC
            /// algorithms and has no effect when other
            GCMPH: u2,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Key size selection
            KEYSIZE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x0);

        /// address: 0x50060004
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Computation complete flag
            CCF: u1,
            /// Read error flag
            RDERR: u1,
            /// Write error flag
            WRERR: u1,
            /// Busy flag
            Busy: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
        }), base_address + 0x4);

        /// address: 0x50060008
        /// data input register
        pub const DINR = @intToPtr(*volatile u32, base_address + 0x8);

        /// address: 0x5006000c
        /// data output register
        pub const DOUTR = @intToPtr(*volatile u32, base_address + 0xc);

        /// address: 0x50060010
        /// key register
        pub const KEYR0 = @intToPtr(*volatile MmioInt(32, u31), base_address + 0x10);

        /// address: 0x50060014
        /// key register
        pub const KEYR1 = @intToPtr(*volatile u32, base_address + 0x14);

        /// address: 0x50060018
        /// key register
        pub const KEYR2 = @intToPtr(*volatile MmioInt(32, u31), base_address + 0x18);

        /// address: 0x5006001c
        /// key register
        pub const KEYR3 = @intToPtr(*volatile u32, base_address + 0x1c);

        /// address: 0x50060020
        /// initialization vector register
        pub const IVR0 = @intToPtr(*volatile u32, base_address + 0x20);

        /// address: 0x50060024
        /// initialization vector register
        pub const IVR1 = @intToPtr(*volatile u32, base_address + 0x24);

        /// address: 0x50060028
        /// initialization vector register
        pub const IVR2 = @intToPtr(*volatile u32, base_address + 0x28);

        /// address: 0x5006002c
        /// initialization vector register
        pub const IVR3 = @intToPtr(*volatile u32, base_address + 0x2c);

        /// address: 0x50060030
        /// key registers
        pub const KEYR4 = @intToPtr(*volatile u32, base_address + 0x30);

        /// address: 0x50060034
        /// key registers
        pub const KEYR5 = @intToPtr(*volatile u32, base_address + 0x34);

        /// address: 0x50060038
        /// key registers
        pub const KEYR6 = @intToPtr(*volatile u32, base_address + 0x38);

        /// address: 0x5006003c
        /// key registers
        pub const KEYR7 = @intToPtr(*volatile u32, base_address + 0x3c);

        /// address: 0x50060040
        /// Suspend registers
        pub const SUSP0R = @intToPtr(*volatile u32, base_address + 0x40);

        /// address: 0x50060044
        /// Suspend registers
        pub const SUSP1R = @intToPtr(*volatile u32, base_address + 0x44);

        /// address: 0x50060048
        /// Suspend registers
        pub const SUSP2R = @intToPtr(*volatile u32, base_address + 0x48);

        /// address: 0x5006004c
        /// Suspend registers
        pub const SUSP3R = @intToPtr(*volatile u32, base_address + 0x4c);

        /// address: 0x50060050
        /// Suspend registers
        pub const SUSP4R = @intToPtr(*volatile u32, base_address + 0x50);

        /// address: 0x50060054
        /// Suspend registers
        pub const SUSP5R = @intToPtr(*volatile u32, base_address + 0x54);

        /// address: 0x50060058
        /// Suspend registers
        pub const SUSP6R = @intToPtr(*volatile u32, base_address + 0x58);

        /// address: 0x5006005c
        /// Suspend registers
        pub const SUSP7R = @intToPtr(*volatile u32, base_address + 0x5c);
    };

    /// Debug support
    pub const DBG = struct {
        pub const base_address = 0xe0042000;

        /// address: 0xe0042000
        /// IDCODE
        pub const DBGMCU_IDCODE = @intToPtr(*volatile Mmio(32, packed struct {
            /// DEV_ID
            DEV_ID: u12,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// REV_ID
            REV_ID: u16,
        }), base_address + 0x0);

        /// address: 0xe0042004
        /// Control Register
        pub const DBGMCU_CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DBG_SLEEP
            DBG_SLEEP: u1,
            /// DBG_STOP
            DBG_STOP: u1,
            /// DBG_STANDBY
            DBG_STANDBY: u1,
            reserved0: u1,
            reserved1: u1,
            /// TRACE_IOEN
            TRACE_IOEN: u1,
            /// TRACE_MODE
            TRACE_MODE: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x4);

        /// address: 0xe0042008
        /// Debug MCU APB1 Freeze registe
        pub const DBGMCU_APB1_FZ = @intToPtr(*volatile Mmio(32, packed struct {
            /// DBG_TIM2_STOP
            DBG_TIM2_STOP: u1,
            /// DBG_TIM3 _STOP
            DBG_TIM3_STOP: u1,
            /// DBG_TIM4_STOP
            DBG_TIM4_STOP: u1,
            /// DBG_TIM5_STOP
            DBG_TIM5_STOP: u1,
            /// DBG_TIM6_STOP
            DBG_TIM6_STOP: u1,
            /// DBG_TIM7_STOP
            DBG_TIM7_STOP: u1,
            /// DBG_TIM12_STOP
            DBG_TIM12_STOP: u1,
            /// DBG_TIM13_STOP
            DBG_TIM13_STOP: u1,
            /// DBG_TIM14_STOP
            DBG_TIM14_STOP: u1,
            reserved0: u1,
            reserved1: u1,
            /// DBG_WWDG_STOP
            DBG_WWDG_STOP: u1,
            /// DBG_IWDEG_STOP
            DBG_IWDEG_STOP: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// DBG_J2C1_SMBUS_TIMEOUT
            DBG_J2C1_SMBUS_TIMEOUT: u1,
            /// DBG_J2C2_SMBUS_TIMEOUT
            DBG_J2C2_SMBUS_TIMEOUT: u1,
            /// DBG_J2C3SMBUS_TIMEOUT
            DBG_J2C3SMBUS_TIMEOUT: u1,
            reserved10: u1,
            /// DBG_CAN1_STOP
            DBG_CAN1_STOP: u1,
            /// DBG_CAN2_STOP
            DBG_CAN2_STOP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
        }), base_address + 0x8);

        /// address: 0xe004200c
        /// Debug MCU APB2 Freeze registe
        pub const DBGMCU_APB2_FZ = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM1 counter stopped when core is
            /// halted
            DBG_TIM1_STOP: u1,
            /// TIM8 counter stopped when core is
            /// halted
            DBG_TIM8_STOP: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// TIM9 counter stopped when core is
            /// halted
            DBG_TIM9_STOP: u1,
            /// TIM10 counter stopped when core is
            /// halted
            DBG_TIM10_STOP: u1,
            /// TIM11 counter stopped when core is
            /// halted
            DBG_TIM11_STOP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0xc);
    };

    /// Digital-to-analog converter
    pub const DAC = struct {
        pub const base_address = 0x40007400;

        /// address: 0x40007400
        /// control register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel1 enable
            EN1: u1,
            /// DAC channel1 output buffer
            /// disable
            BOFF1: u1,
            /// DAC channel1 trigger
            /// enable
            TEN1: u1,
            /// DAC channel1 trigger
            /// selection
            TSEL1: u3,
            /// DAC channel1 noise/triangle wave
            /// generation enable
            WAVE1: u2,
            /// DAC channel1 mask/amplitude
            /// selector
            MAMP1: u4,
            /// DAC channel1 DMA enable
            DMAEN1: u1,
            /// DAC channel1 DMA Underrun Interrupt
            /// enable
            DMAUDRIE1: u1,
            reserved0: u1,
            reserved1: u1,
            /// DAC channel2 enable
            EN2: u1,
            /// DAC channel2 output buffer
            /// disable
            BOFF2: u1,
            /// DAC channel2 trigger
            /// enable
            TEN2: u1,
            /// DAC channel2 trigger
            /// selection
            TSEL2: u3,
            /// DAC channel2 noise/triangle wave
            /// generation enable
            WAVE2: u2,
            /// DAC channel2 mask/amplitude
            /// selector
            MAMP2: u4,
            /// DAC channel2 DMA enable
            DMAEN2: u1,
            /// DAC channel2 DMA underrun interrupt
            /// enable
            DMAUDRIE2: u1,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x0);

        /// address: 0x40007404
        /// software trigger register
        pub const SWTRIGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel1 software
            /// trigger
            SWTRIG1: u1,
            /// DAC channel2 software
            /// trigger
            SWTRIG2: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x4);

        /// address: 0x40007408
        /// channel1 12-bit right-aligned data holding
        /// register
        pub const DHR12R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel1 12-bit right-aligned
            /// data
            DACC1DHR: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x8);

        /// address: 0x4000740c
        /// channel1 12-bit left aligned data holding
        /// register
        pub const DHR12L1 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// DAC channel1 12-bit left-aligned
            /// data
            DACC1DHR: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0xc);

        /// address: 0x40007410
        /// channel1 8-bit right aligned data holding
        /// register
        pub const DHR8R1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel1 8-bit right-aligned
            /// data
            DACC1DHR: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x10);

        /// address: 0x40007414
        /// channel2 12-bit right aligned data holding
        /// register
        pub const DHR12R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel2 12-bit right-aligned
            /// data
            DACC2DHR: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x14);

        /// address: 0x40007418
        /// channel2 12-bit left aligned data holding
        /// register
        pub const DHR12L2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// DAC channel2 12-bit left-aligned
            /// data
            DACC2DHR: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4000741c
        /// channel2 8-bit right-aligned data holding
        /// register
        pub const DHR8R2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel2 8-bit right-aligned
            /// data
            DACC2DHR: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x1c);

        /// address: 0x40007420
        /// Dual DAC 12-bit right-aligned data holding
        /// register
        pub const DHR12RD = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel1 12-bit right-aligned
            /// data
            DACC1DHR: u12,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// DAC channel2 12-bit right-aligned
            /// data
            DACC2DHR: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x20);

        /// address: 0x40007424
        /// DUAL DAC 12-bit left aligned data holding
        /// register
        pub const DHR12LD = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// DAC channel1 12-bit left-aligned
            /// data
            DACC1DHR: u12,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// DAC channel2 12-bit left-aligned
            /// data
            DACC2DHR: u12,
        }), base_address + 0x24);

        /// address: 0x40007428
        /// DUAL DAC 8-bit right aligned data holding
        /// register
        pub const DHR8RD = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel1 8-bit right-aligned
            /// data
            DACC1DHR: u8,
            /// DAC channel2 8-bit right-aligned
            /// data
            DACC2DHR: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x28);

        /// address: 0x4000742c
        /// channel1 data output register
        pub const DOR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel1 data output
            DACC1DOR: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x2c);

        /// address: 0x40007430
        /// channel2 data output register
        pub const DOR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DAC channel2 data output
            DACC2DOR: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x30);

        /// address: 0x40007434
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// DAC channel1 DMA underrun
            /// flag
            DMAUDR1: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            reserved20: u1,
            reserved21: u1,
            reserved22: u1,
            reserved23: u1,
            reserved24: u1,
            reserved25: u1,
            reserved26: u1,
            reserved27: u1,
            /// DAC channel2 DMA underrun
            /// flag
            DMAUDR2: u1,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x34);
    };

    /// DMA controller
    pub const DMA2 = struct {
        pub const base_address = 0x40026400;

        /// address: 0x40026400
        /// low interrupt status register
        pub const LISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream x FIFO error interrupt flag
            /// (x=3..0)
            FEIF0: u1,
            reserved0: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=3..0)
            DMEIF0: u1,
            /// Stream x transfer error interrupt flag
            /// (x=3..0)
            TEIF0: u1,
            /// Stream x half transfer interrupt flag
            /// (x=3..0)
            HTIF0: u1,
            /// Stream x transfer complete interrupt
            /// flag (x = 3..0)
            TCIF0: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=3..0)
            FEIF1: u1,
            reserved1: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=3..0)
            DMEIF1: u1,
            /// Stream x transfer error interrupt flag
            /// (x=3..0)
            TEIF1: u1,
            /// Stream x half transfer interrupt flag
            /// (x=3..0)
            HTIF1: u1,
            /// Stream x transfer complete interrupt
            /// flag (x = 3..0)
            TCIF1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=3..0)
            FEIF2: u1,
            reserved6: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=3..0)
            DMEIF2: u1,
            /// Stream x transfer error interrupt flag
            /// (x=3..0)
            TEIF2: u1,
            /// Stream x half transfer interrupt flag
            /// (x=3..0)
            HTIF2: u1,
            /// Stream x transfer complete interrupt
            /// flag (x = 3..0)
            TCIF2: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=3..0)
            FEIF3: u1,
            reserved7: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=3..0)
            DMEIF3: u1,
            /// Stream x transfer error interrupt flag
            /// (x=3..0)
            TEIF3: u1,
            /// Stream x half transfer interrupt flag
            /// (x=3..0)
            HTIF3: u1,
            /// Stream x transfer complete interrupt
            /// flag (x = 3..0)
            TCIF3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x0);

        /// address: 0x40026404
        /// high interrupt status register
        pub const HISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream x FIFO error interrupt flag
            /// (x=7..4)
            FEIF4: u1,
            reserved0: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=7..4)
            DMEIF4: u1,
            /// Stream x transfer error interrupt flag
            /// (x=7..4)
            TEIF4: u1,
            /// Stream x half transfer interrupt flag
            /// (x=7..4)
            HTIF4: u1,
            /// Stream x transfer complete interrupt
            /// flag (x=7..4)
            TCIF4: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=7..4)
            FEIF5: u1,
            reserved1: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=7..4)
            DMEIF5: u1,
            /// Stream x transfer error interrupt flag
            /// (x=7..4)
            TEIF5: u1,
            /// Stream x half transfer interrupt flag
            /// (x=7..4)
            HTIF5: u1,
            /// Stream x transfer complete interrupt
            /// flag (x=7..4)
            TCIF5: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=7..4)
            FEIF6: u1,
            reserved6: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=7..4)
            DMEIF6: u1,
            /// Stream x transfer error interrupt flag
            /// (x=7..4)
            TEIF6: u1,
            /// Stream x half transfer interrupt flag
            /// (x=7..4)
            HTIF6: u1,
            /// Stream x transfer complete interrupt
            /// flag (x=7..4)
            TCIF6: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=7..4)
            FEIF7: u1,
            reserved7: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=7..4)
            DMEIF7: u1,
            /// Stream x transfer error interrupt flag
            /// (x=7..4)
            TEIF7: u1,
            /// Stream x half transfer interrupt flag
            /// (x=7..4)
            HTIF7: u1,
            /// Stream x transfer complete interrupt
            /// flag (x=7..4)
            TCIF7: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x4);

        /// address: 0x40026408
        /// low interrupt flag clear
        /// register
        pub const LIFCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream x clear FIFO error interrupt flag
            /// (x = 3..0)
            CFEIF0: u1,
            reserved0: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 3..0)
            CDMEIF0: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 3..0)
            CTEIF0: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 3..0)
            CHTIF0: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 3..0)
            CTCIF0: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 3..0)
            CFEIF1: u1,
            reserved1: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 3..0)
            CDMEIF1: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 3..0)
            CTEIF1: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 3..0)
            CHTIF1: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 3..0)
            CTCIF1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 3..0)
            CFEIF2: u1,
            reserved6: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 3..0)
            CDMEIF2: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 3..0)
            CTEIF2: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 3..0)
            CHTIF2: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 3..0)
            CTCIF2: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 3..0)
            CFEIF3: u1,
            reserved7: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 3..0)
            CDMEIF3: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 3..0)
            CTEIF3: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 3..0)
            CHTIF3: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 3..0)
            CTCIF3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x8);

        /// address: 0x4002640c
        /// high interrupt flag clear
        /// register
        pub const HIFCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream x clear FIFO error interrupt flag
            /// (x = 7..4)
            CFEIF4: u1,
            reserved0: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 7..4)
            CDMEIF4: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 7..4)
            CTEIF4: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 7..4)
            CHTIF4: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 7..4)
            CTCIF4: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 7..4)
            CFEIF5: u1,
            reserved1: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 7..4)
            CDMEIF5: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 7..4)
            CTEIF5: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 7..4)
            CHTIF5: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 7..4)
            CTCIF5: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 7..4)
            CFEIF6: u1,
            reserved6: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 7..4)
            CDMEIF6: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 7..4)
            CTEIF6: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 7..4)
            CHTIF6: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 7..4)
            CTCIF6: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 7..4)
            CFEIF7: u1,
            reserved7: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 7..4)
            CDMEIF7: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 7..4)
            CTEIF7: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 7..4)
            CHTIF7: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 7..4)
            CTCIF7: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0xc);

        /// address: 0x40026410
        /// stream x configuration
        /// register
        pub const S0CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x10);

        /// address: 0x40026414
        /// stream x number of data
        /// register
        pub const S0NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40026418
        /// stream x peripheral address
        /// register
        pub const S0PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x18);

        /// address: 0x4002641c
        /// stream x memory 0 address
        /// register
        pub const S0M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x1c);

        /// address: 0x40026420
        /// stream x memory 1 address
        /// register
        pub const S0M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x20);

        /// address: 0x40026424
        /// stream x FIFO control register
        pub const S0FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x24);

        /// address: 0x40026428
        /// stream x configuration
        /// register
        pub const S1CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x28);

        /// address: 0x4002642c
        /// stream x number of data
        /// register
        pub const S1NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x2c);

        /// address: 0x40026430
        /// stream x peripheral address
        /// register
        pub const S1PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x30);

        /// address: 0x40026434
        /// stream x memory 0 address
        /// register
        pub const S1M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x34);

        /// address: 0x40026438
        /// stream x memory 1 address
        /// register
        pub const S1M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x38);

        /// address: 0x4002643c
        /// stream x FIFO control register
        pub const S1FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x3c);

        /// address: 0x40026440
        /// stream x configuration
        /// register
        pub const S2CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x40);

        /// address: 0x40026444
        /// stream x number of data
        /// register
        pub const S2NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x44);

        /// address: 0x40026448
        /// stream x peripheral address
        /// register
        pub const S2PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x48);

        /// address: 0x4002644c
        /// stream x memory 0 address
        /// register
        pub const S2M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x4c);

        /// address: 0x40026450
        /// stream x memory 1 address
        /// register
        pub const S2M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x50);

        /// address: 0x40026454
        /// stream x FIFO control register
        pub const S2FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x54);

        /// address: 0x40026458
        /// stream x configuration
        /// register
        pub const S3CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x58);

        /// address: 0x4002645c
        /// stream x number of data
        /// register
        pub const S3NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x5c);

        /// address: 0x40026460
        /// stream x peripheral address
        /// register
        pub const S3PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x60);

        /// address: 0x40026464
        /// stream x memory 0 address
        /// register
        pub const S3M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x64);

        /// address: 0x40026468
        /// stream x memory 1 address
        /// register
        pub const S3M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x68);

        /// address: 0x4002646c
        /// stream x FIFO control register
        pub const S3FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x6c);

        /// address: 0x40026470
        /// stream x configuration
        /// register
        pub const S4CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x70);

        /// address: 0x40026474
        /// stream x number of data
        /// register
        pub const S4NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x74);

        /// address: 0x40026478
        /// stream x peripheral address
        /// register
        pub const S4PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x78);

        /// address: 0x4002647c
        /// stream x memory 0 address
        /// register
        pub const S4M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x7c);

        /// address: 0x40026480
        /// stream x memory 1 address
        /// register
        pub const S4M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x80);

        /// address: 0x40026484
        /// stream x FIFO control register
        pub const S4FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x84);

        /// address: 0x40026488
        /// stream x configuration
        /// register
        pub const S5CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x88);

        /// address: 0x4002648c
        /// stream x number of data
        /// register
        pub const S5NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x8c);

        /// address: 0x40026490
        /// stream x peripheral address
        /// register
        pub const S5PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x90);

        /// address: 0x40026494
        /// stream x memory 0 address
        /// register
        pub const S5M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x94);

        /// address: 0x40026498
        /// stream x memory 1 address
        /// register
        pub const S5M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x98);

        /// address: 0x4002649c
        /// stream x FIFO control register
        pub const S5FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x9c);

        /// address: 0x400264a0
        /// stream x configuration
        /// register
        pub const S6CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0xa0);

        /// address: 0x400264a4
        /// stream x number of data
        /// register
        pub const S6NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0xa4);

        /// address: 0x400264a8
        /// stream x peripheral address
        /// register
        pub const S6PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0xa8);

        /// address: 0x400264ac
        /// stream x memory 0 address
        /// register
        pub const S6M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0xac);

        /// address: 0x400264b0
        /// stream x memory 1 address
        /// register
        pub const S6M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0xb0);

        /// address: 0x400264b4
        /// stream x FIFO control register
        pub const S6FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0xb4);

        /// address: 0x400264b8
        /// stream x configuration
        /// register
        pub const S7CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0xb8);

        /// address: 0x400264bc
        /// stream x number of data
        /// register
        pub const S7NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0xbc);

        /// address: 0x400264c0
        /// stream x peripheral address
        /// register
        pub const S7PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0xc0);

        /// address: 0x400264c4
        /// stream x memory 0 address
        /// register
        pub const S7M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0xc4);

        /// address: 0x400264c8
        /// stream x memory 1 address
        /// register
        pub const S7M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0xc8);

        /// address: 0x400264cc
        /// stream x FIFO control register
        pub const S7FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0xcc);
    };
    pub const DMA1 = struct {
        pub const base_address = 0x40026000;

        /// address: 0x40026000
        /// low interrupt status register
        pub const LISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream x FIFO error interrupt flag
            /// (x=3..0)
            FEIF0: u1,
            reserved0: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=3..0)
            DMEIF0: u1,
            /// Stream x transfer error interrupt flag
            /// (x=3..0)
            TEIF0: u1,
            /// Stream x half transfer interrupt flag
            /// (x=3..0)
            HTIF0: u1,
            /// Stream x transfer complete interrupt
            /// flag (x = 3..0)
            TCIF0: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=3..0)
            FEIF1: u1,
            reserved1: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=3..0)
            DMEIF1: u1,
            /// Stream x transfer error interrupt flag
            /// (x=3..0)
            TEIF1: u1,
            /// Stream x half transfer interrupt flag
            /// (x=3..0)
            HTIF1: u1,
            /// Stream x transfer complete interrupt
            /// flag (x = 3..0)
            TCIF1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=3..0)
            FEIF2: u1,
            reserved6: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=3..0)
            DMEIF2: u1,
            /// Stream x transfer error interrupt flag
            /// (x=3..0)
            TEIF2: u1,
            /// Stream x half transfer interrupt flag
            /// (x=3..0)
            HTIF2: u1,
            /// Stream x transfer complete interrupt
            /// flag (x = 3..0)
            TCIF2: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=3..0)
            FEIF3: u1,
            reserved7: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=3..0)
            DMEIF3: u1,
            /// Stream x transfer error interrupt flag
            /// (x=3..0)
            TEIF3: u1,
            /// Stream x half transfer interrupt flag
            /// (x=3..0)
            HTIF3: u1,
            /// Stream x transfer complete interrupt
            /// flag (x = 3..0)
            TCIF3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x0);

        /// address: 0x40026004
        /// high interrupt status register
        pub const HISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream x FIFO error interrupt flag
            /// (x=7..4)
            FEIF4: u1,
            reserved0: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=7..4)
            DMEIF4: u1,
            /// Stream x transfer error interrupt flag
            /// (x=7..4)
            TEIF4: u1,
            /// Stream x half transfer interrupt flag
            /// (x=7..4)
            HTIF4: u1,
            /// Stream x transfer complete interrupt
            /// flag (x=7..4)
            TCIF4: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=7..4)
            FEIF5: u1,
            reserved1: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=7..4)
            DMEIF5: u1,
            /// Stream x transfer error interrupt flag
            /// (x=7..4)
            TEIF5: u1,
            /// Stream x half transfer interrupt flag
            /// (x=7..4)
            HTIF5: u1,
            /// Stream x transfer complete interrupt
            /// flag (x=7..4)
            TCIF5: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=7..4)
            FEIF6: u1,
            reserved6: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=7..4)
            DMEIF6: u1,
            /// Stream x transfer error interrupt flag
            /// (x=7..4)
            TEIF6: u1,
            /// Stream x half transfer interrupt flag
            /// (x=7..4)
            HTIF6: u1,
            /// Stream x transfer complete interrupt
            /// flag (x=7..4)
            TCIF6: u1,
            /// Stream x FIFO error interrupt flag
            /// (x=7..4)
            FEIF7: u1,
            reserved7: u1,
            /// Stream x direct mode error interrupt
            /// flag (x=7..4)
            DMEIF7: u1,
            /// Stream x transfer error interrupt flag
            /// (x=7..4)
            TEIF7: u1,
            /// Stream x half transfer interrupt flag
            /// (x=7..4)
            HTIF7: u1,
            /// Stream x transfer complete interrupt
            /// flag (x=7..4)
            TCIF7: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x4);

        /// address: 0x40026008
        /// low interrupt flag clear
        /// register
        pub const LIFCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream x clear FIFO error interrupt flag
            /// (x = 3..0)
            CFEIF0: u1,
            reserved0: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 3..0)
            CDMEIF0: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 3..0)
            CTEIF0: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 3..0)
            CHTIF0: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 3..0)
            CTCIF0: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 3..0)
            CFEIF1: u1,
            reserved1: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 3..0)
            CDMEIF1: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 3..0)
            CTEIF1: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 3..0)
            CHTIF1: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 3..0)
            CTCIF1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 3..0)
            CFEIF2: u1,
            reserved6: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 3..0)
            CDMEIF2: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 3..0)
            CTEIF2: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 3..0)
            CHTIF2: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 3..0)
            CTCIF2: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 3..0)
            CFEIF3: u1,
            reserved7: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 3..0)
            CDMEIF3: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 3..0)
            CTEIF3: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 3..0)
            CHTIF3: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 3..0)
            CTCIF3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x8);

        /// address: 0x4002600c
        /// high interrupt flag clear
        /// register
        pub const HIFCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream x clear FIFO error interrupt flag
            /// (x = 7..4)
            CFEIF4: u1,
            reserved0: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 7..4)
            CDMEIF4: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 7..4)
            CTEIF4: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 7..4)
            CHTIF4: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 7..4)
            CTCIF4: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 7..4)
            CFEIF5: u1,
            reserved1: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 7..4)
            CDMEIF5: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 7..4)
            CTEIF5: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 7..4)
            CHTIF5: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 7..4)
            CTCIF5: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 7..4)
            CFEIF6: u1,
            reserved6: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 7..4)
            CDMEIF6: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 7..4)
            CTEIF6: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 7..4)
            CHTIF6: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 7..4)
            CTCIF6: u1,
            /// Stream x clear FIFO error interrupt flag
            /// (x = 7..4)
            CFEIF7: u1,
            reserved7: u1,
            /// Stream x clear direct mode error
            /// interrupt flag (x = 7..4)
            CDMEIF7: u1,
            /// Stream x clear transfer error interrupt
            /// flag (x = 7..4)
            CTEIF7: u1,
            /// Stream x clear half transfer interrupt
            /// flag (x = 7..4)
            CHTIF7: u1,
            /// Stream x clear transfer complete
            /// interrupt flag (x = 7..4)
            CTCIF7: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0xc);

        /// address: 0x40026010
        /// stream x configuration
        /// register
        pub const S0CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x10);

        /// address: 0x40026014
        /// stream x number of data
        /// register
        pub const S0NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40026018
        /// stream x peripheral address
        /// register
        pub const S0PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x18);

        /// address: 0x4002601c
        /// stream x memory 0 address
        /// register
        pub const S0M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x1c);

        /// address: 0x40026020
        /// stream x memory 1 address
        /// register
        pub const S0M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x20);

        /// address: 0x40026024
        /// stream x FIFO control register
        pub const S0FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x24);

        /// address: 0x40026028
        /// stream x configuration
        /// register
        pub const S1CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x28);

        /// address: 0x4002602c
        /// stream x number of data
        /// register
        pub const S1NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x2c);

        /// address: 0x40026030
        /// stream x peripheral address
        /// register
        pub const S1PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x30);

        /// address: 0x40026034
        /// stream x memory 0 address
        /// register
        pub const S1M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x34);

        /// address: 0x40026038
        /// stream x memory 1 address
        /// register
        pub const S1M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x38);

        /// address: 0x4002603c
        /// stream x FIFO control register
        pub const S1FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x3c);

        /// address: 0x40026040
        /// stream x configuration
        /// register
        pub const S2CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x40);

        /// address: 0x40026044
        /// stream x number of data
        /// register
        pub const S2NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x44);

        /// address: 0x40026048
        /// stream x peripheral address
        /// register
        pub const S2PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x48);

        /// address: 0x4002604c
        /// stream x memory 0 address
        /// register
        pub const S2M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x4c);

        /// address: 0x40026050
        /// stream x memory 1 address
        /// register
        pub const S2M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x50);

        /// address: 0x40026054
        /// stream x FIFO control register
        pub const S2FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x54);

        /// address: 0x40026058
        /// stream x configuration
        /// register
        pub const S3CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x58);

        /// address: 0x4002605c
        /// stream x number of data
        /// register
        pub const S3NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x5c);

        /// address: 0x40026060
        /// stream x peripheral address
        /// register
        pub const S3PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x60);

        /// address: 0x40026064
        /// stream x memory 0 address
        /// register
        pub const S3M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x64);

        /// address: 0x40026068
        /// stream x memory 1 address
        /// register
        pub const S3M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x68);

        /// address: 0x4002606c
        /// stream x FIFO control register
        pub const S3FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x6c);

        /// address: 0x40026070
        /// stream x configuration
        /// register
        pub const S4CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x70);

        /// address: 0x40026074
        /// stream x number of data
        /// register
        pub const S4NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x74);

        /// address: 0x40026078
        /// stream x peripheral address
        /// register
        pub const S4PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x78);

        /// address: 0x4002607c
        /// stream x memory 0 address
        /// register
        pub const S4M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x7c);

        /// address: 0x40026080
        /// stream x memory 1 address
        /// register
        pub const S4M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x80);

        /// address: 0x40026084
        /// stream x FIFO control register
        pub const S4FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x84);

        /// address: 0x40026088
        /// stream x configuration
        /// register
        pub const S5CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x88);

        /// address: 0x4002608c
        /// stream x number of data
        /// register
        pub const S5NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x8c);

        /// address: 0x40026090
        /// stream x peripheral address
        /// register
        pub const S5PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0x90);

        /// address: 0x40026094
        /// stream x memory 0 address
        /// register
        pub const S5M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0x94);

        /// address: 0x40026098
        /// stream x memory 1 address
        /// register
        pub const S5M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0x98);

        /// address: 0x4002609c
        /// stream x FIFO control register
        pub const S5FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x9c);

        /// address: 0x400260a0
        /// stream x configuration
        /// register
        pub const S6CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0xa0);

        /// address: 0x400260a4
        /// stream x number of data
        /// register
        pub const S6NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0xa4);

        /// address: 0x400260a8
        /// stream x peripheral address
        /// register
        pub const S6PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0xa8);

        /// address: 0x400260ac
        /// stream x memory 0 address
        /// register
        pub const S6M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0xac);

        /// address: 0x400260b0
        /// stream x memory 1 address
        /// register
        pub const S6M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0xb0);

        /// address: 0x400260b4
        /// stream x FIFO control register
        pub const S6FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0xb4);

        /// address: 0x400260b8
        /// stream x configuration
        /// register
        pub const S7CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stream enable / flag stream ready when
            /// read low
            EN: u1,
            /// Direct mode error interrupt
            /// enable
            DMEIE: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Half transfer interrupt
            /// enable
            HTIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// Peripheral flow controller
            PFCTRL: u1,
            /// Data transfer direction
            DIR: u2,
            /// Circular mode
            CIRC: u1,
            /// Peripheral increment mode
            PINC: u1,
            /// Memory increment mode
            MINC: u1,
            /// Peripheral data size
            PSIZE: u2,
            /// Memory data size
            MSIZE: u2,
            /// Peripheral increment offset
            /// size
            PINCOS: u1,
            /// Priority level
            PL: u2,
            /// Double buffer mode
            DBM: u1,
            /// Current target (only in double buffer
            /// mode)
            CT: u1,
            reserved0: u1,
            /// Peripheral burst transfer
            /// configuration
            PBURST: u2,
            /// Memory burst transfer
            /// configuration
            MBURST: u2,
            /// Channel selection
            CHSEL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0xb8);

        /// address: 0x400260bc
        /// stream x number of data
        /// register
        pub const S7NDTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of data items to
            /// transfer
            NDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0xbc);

        /// address: 0x400260c0
        /// stream x peripheral address
        /// register
        pub const S7PAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral address
            PA: u32,
        }), base_address + 0xc0);

        /// address: 0x400260c4
        /// stream x memory 0 address
        /// register
        pub const S7M0AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 0 address
            M0A: u32,
        }), base_address + 0xc4);

        /// address: 0x400260c8
        /// stream x memory 1 address
        /// register
        pub const S7M1AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory 1 address (used in case of Double
            /// buffer mode)
            M1A: u32,
        }), base_address + 0xc8);

        /// address: 0x400260cc
        /// stream x FIFO control register
        pub const S7FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold selection
            FTH: u2,
            /// Direct mode disable
            DMDIS: u1,
            /// FIFO status
            FS: u3,
            reserved0: u1,
            /// FIFO error interrupt
            /// enable
            FEIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0xcc);
    };

    /// External interrupt/event
    /// controller
    pub const EXTI = struct {
        pub const base_address = 0x40013c00;

        /// address: 0x40013c00
        /// Interrupt mask register
        /// (EXTI_IMR)
        pub const IMR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Interrupt Mask on line 0
            IM0: u1,
            /// Interrupt Mask on line 1
            IM1: u1,
            /// Interrupt Mask on line 2
            IM2: u1,
            /// Interrupt Mask on line 3
            IM3: u1,
            /// Interrupt Mask on line 4
            IM4: u1,
            /// Interrupt Mask on line 5
            IM5: u1,
            /// Interrupt Mask on line 6
            IM6: u1,
            /// Interrupt Mask on line 7
            IM7: u1,
            /// Interrupt Mask on line 8
            IM8: u1,
            /// Interrupt Mask on line 9
            MI9: u1,
            /// Interrupt Mask on line 10
            IM10: u1,
            /// Interrupt Mask on line 11
            IM11: u1,
            /// Interrupt Mask on line 12
            IM12: u1,
            /// Interrupt Mask on line 13
            IM13: u1,
            /// Interrupt Mask on line 14
            IM14: u1,
            /// Interrupt Mask on line 15
            IM15: u1,
            /// Interrupt Mask on line 16
            IM16: u1,
            /// Interrupt Mask on line 17
            IM17: u1,
            /// Interrupt Mask on line 18
            IM18: u1,
            /// Interrupt Mask on line 19
            IM19: u1,
            /// Interrupt Mask on line 20
            IM20: u1,
            /// Interrupt Mask on line 21
            IM21: u1,
            /// Interrupt Mask on line 22
            IM22: u1,
            /// Interrupt Mask on line 23
            IM23: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x0);

        /// address: 0x40013c04
        /// Event mask register (EXTI_EMR)
        pub const EMR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Event Mask on line 0
            EM0: u1,
            /// Event Mask on line 1
            EM1: u1,
            /// Event Mask on line 2
            EM2: u1,
            /// Event Mask on line 3
            EM3: u1,
            /// Event Mask on line 4
            EM4: u1,
            /// Event Mask on line 5
            EM5: u1,
            /// Event Mask on line 6
            EM6: u1,
            /// Event Mask on line 7
            EM7: u1,
            /// Event Mask on line 8
            EM8: u1,
            /// Event Mask on line 9
            EM9: u1,
            /// Event Mask on line 10
            EM10: u1,
            /// Event Mask on line 11
            EM11: u1,
            /// Event Mask on line 12
            EM12: u1,
            /// Event Mask on line 13
            EM13: u1,
            /// Event Mask on line 14
            EM14: u1,
            /// Event Mask on line 15
            EM15: u1,
            /// Event Mask on line 16
            EM16: u1,
            /// Event Mask on line 17
            EM17: u1,
            /// Event Mask on line 18
            EM18: u1,
            /// Event Mask on line 19
            EM19: u1,
            /// Event Mask on line 20
            EM20: u1,
            /// Event Mask on line 21
            EM21: u1,
            /// Event Mask on line 22
            EM22: u1,
            /// Event Mask on line 23
            EM23: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x4);

        /// address: 0x40013c08
        /// Rising Trigger selection register
        /// (EXTI_RTSR)
        pub const RTSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rising trigger event configuration of
            /// line 0
            TR0: u1,
            /// Rising trigger event configuration of
            /// line 1
            TR1: u1,
            /// Rising trigger event configuration of
            /// line 2
            TR2: u1,
            /// Rising trigger event configuration of
            /// line 3
            TR3: u1,
            /// Rising trigger event configuration of
            /// line 4
            TR4: u1,
            /// Rising trigger event configuration of
            /// line 5
            TR5: u1,
            /// Rising trigger event configuration of
            /// line 6
            TR6: u1,
            /// Rising trigger event configuration of
            /// line 7
            TR7: u1,
            /// Rising trigger event configuration of
            /// line 8
            TR8: u1,
            /// Rising trigger event configuration of
            /// line 9
            TR9: u1,
            /// Rising trigger event configuration of
            /// line 10
            TR10: u1,
            /// Rising trigger event configuration of
            /// line 11
            TR11: u1,
            /// Rising trigger event configuration of
            /// line 12
            TR12: u1,
            /// Rising trigger event configuration of
            /// line 13
            TR13: u1,
            /// Rising trigger event configuration of
            /// line 14
            TR14: u1,
            /// Rising trigger event configuration of
            /// line 15
            TR15: u1,
            /// Rising trigger event configuration of
            /// line 16
            TR16: u1,
            /// Rising trigger event configuration of
            /// line 17
            TR17: u1,
            /// Rising trigger event configuration of
            /// line 18
            TR18: u1,
            /// Rising trigger event configuration of
            /// line 19
            TR19: u1,
            /// Rising trigger event configuration of
            /// line 20
            TR20: u1,
            /// Rising trigger event configuration of
            /// line 21
            TR21: u1,
            /// Rising trigger event configuration of
            /// line 22
            TR22: u1,
            /// Rising trigger event configuration of
            /// line 23
            TR23: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x8);

        /// address: 0x40013c0c
        /// Falling Trigger selection register
        /// (EXTI_FTSR)
        pub const FTSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Falling trigger event configuration of
            /// line 0
            TR0: u1,
            /// Falling trigger event configuration of
            /// line 1
            TR1: u1,
            /// Falling trigger event configuration of
            /// line 2
            TR2: u1,
            /// Falling trigger event configuration of
            /// line 3
            TR3: u1,
            /// Falling trigger event configuration of
            /// line 4
            TR4: u1,
            /// Falling trigger event configuration of
            /// line 5
            TR5: u1,
            /// Falling trigger event configuration of
            /// line 6
            TR6: u1,
            /// Falling trigger event configuration of
            /// line 7
            TR7: u1,
            /// Falling trigger event configuration of
            /// line 8
            TR8: u1,
            /// Falling trigger event configuration of
            /// line 9
            TR9: u1,
            /// Falling trigger event configuration of
            /// line 10
            TR10: u1,
            /// Falling trigger event configuration of
            /// line 11
            TR11: u1,
            /// Falling trigger event configuration of
            /// line 12
            TR12: u1,
            /// Falling trigger event configuration of
            /// line 13
            TR13: u1,
            /// Falling trigger event configuration of
            /// line 14
            TR14: u1,
            /// Falling trigger event configuration of
            /// line 15
            TR15: u1,
            /// Falling trigger event configuration of
            /// line 16
            TR16: u1,
            /// Falling trigger event configuration of
            /// line 17
            TR17: u1,
            /// Falling trigger event configuration of
            /// line 18
            TR18: u1,
            /// Falling trigger event configuration of
            /// line 19
            TR19: u1,
            /// Falling trigger event configuration of
            /// line 20
            TR20: u1,
            /// Falling trigger event configuration of
            /// line 21
            TR21: u1,
            /// Falling trigger event configuration of
            /// line 22
            TR22: u1,
            /// Falling trigger event configuration of
            /// line 23
            TR23: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0xc);

        /// address: 0x40013c10
        /// Software interrupt event register
        /// (EXTI_SWIER)
        pub const SWIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Software Interrupt on line
            /// 0
            SWIER0: u1,
            /// Software Interrupt on line
            /// 1
            SWIER1: u1,
            /// Software Interrupt on line
            /// 2
            SWIER2: u1,
            /// Software Interrupt on line
            /// 3
            SWIER3: u1,
            /// Software Interrupt on line
            /// 4
            SWIER4: u1,
            /// Software Interrupt on line
            /// 5
            SWIER5: u1,
            /// Software Interrupt on line
            /// 6
            SWIER6: u1,
            /// Software Interrupt on line
            /// 7
            SWIER7: u1,
            /// Software Interrupt on line
            /// 8
            SWIER8: u1,
            /// Software Interrupt on line
            /// 9
            SWIER9: u1,
            /// Software Interrupt on line
            /// 10
            SWIER10: u1,
            /// Software Interrupt on line
            /// 11
            SWIER11: u1,
            /// Software Interrupt on line
            /// 12
            SWIER12: u1,
            /// Software Interrupt on line
            /// 13
            SWIER13: u1,
            /// Software Interrupt on line
            /// 14
            SWIER14: u1,
            /// Software Interrupt on line
            /// 15
            SWIER15: u1,
            /// Software Interrupt on line
            /// 16
            SWIER16: u1,
            /// Software Interrupt on line
            /// 17
            SWIER17: u1,
            /// Software Interrupt on line
            /// 18
            SWIER18: u1,
            /// Software Interrupt on line
            /// 19
            SWIER19: u1,
            /// Software Interrupt on line
            /// 20
            SWIER20: u1,
            /// Software Interrupt on line
            /// 21
            SWIER21: u1,
            /// Software Interrupt on line
            /// 22
            SWIER22: u1,
            /// Software Interrupt on line
            /// 22
            SWIER23: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x10);

        /// address: 0x40013c14
        /// Pending register (EXTI_PR)
        pub const PR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Pending bit 0
            PR0: u1,
            /// Pending bit 1
            PR1: u1,
            /// Pending bit 2
            PR2: u1,
            /// Pending bit 3
            PR3: u1,
            /// Pending bit 4
            PR4: u1,
            /// Pending bit 5
            PR5: u1,
            /// Pending bit 6
            PR6: u1,
            /// Pending bit 7
            PR7: u1,
            /// Pending bit 8
            PR8: u1,
            /// Pending bit 9
            PR9: u1,
            /// Pending bit 10
            PR10: u1,
            /// Pending bit 11
            PR11: u1,
            /// Pending bit 12
            PR12: u1,
            /// Pending bit 13
            PR13: u1,
            /// Pending bit 14
            PR14: u1,
            /// Pending bit 15
            PR15: u1,
            /// Pending bit 16
            PR16: u1,
            /// Pending bit 17
            PR17: u1,
            /// Pending bit 18
            PR18: u1,
            /// Pending bit 19
            PR19: u1,
            /// Pending bit 20
            PR20: u1,
            /// Pending bit 21
            PR21: u1,
            /// Pending bit 22
            PR22: u1,
            /// Pending bit 23
            PR23: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x14);
    };

    /// FLASH
    pub const FLASH = struct {
        pub const base_address = 0x40023c00;

        /// address: 0x40023c00
        /// Flash access control register
        pub const ACR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Latency
            LATENCY: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Prefetch enable
            PRFTEN: u1,
            /// ART Accelerator Enable
            ARTEN: u1,
            reserved5: u1,
            /// ART Accelerator reset
            ARTRST: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x0);

        /// address: 0x40023c04
        /// Flash key register
        pub const KEYR = @intToPtr(*volatile Mmio(32, packed struct {
            /// FPEC key
            KEY: u32,
        }), base_address + 0x4);

        /// address: 0x40023c08
        /// Flash option key register
        pub const OPTKEYR = @intToPtr(*volatile u32, base_address + 0x8);

        /// address: 0x40023c0c
        /// Status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// End of operation
            EOP: u1,
            /// Operation error
            OPERR: u1,
            reserved0: u1,
            reserved1: u1,
            /// Write protection error
            WRPERR: u1,
            /// Programming alignment
            /// error
            PGAERR: u1,
            /// Programming parallelism
            /// error
            PGPERR: u1,
            /// Erase Sequence Error
            ERSERR: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// Busy
            BSY: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0xc);

        /// address: 0x40023c10
        /// Control register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Programming
            PG: u1,
            /// Sector Erase
            SER: u1,
            /// Mass Erase of sectors 0 to
            /// 11
            MER: u1,
            /// Sector number
            SNB: u5,
            /// Program size
            PSIZE: u2,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Start
            STRT: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// End of operation interrupt
            /// enable
            EOPIE: u1,
            /// Error interrupt enable
            ERRIE: u1,
            /// PCROP error interrupt
            /// enable
            RDERRIE: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            /// Lock
            LOCK: u1,
        }), base_address + 0x10);

        /// address: 0x40023c14
        /// Flash option control register
        pub const OPTCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Option lock
            OPTLOCK: u1,
            /// Option start
            OPTSTRT: u1,
            /// BOR reset Level
            BOR_LEV: u2,
            /// User option bytes
            WWDG_SW: u1,
            /// WDG_SW User option bytes
            IWDG_SW: u1,
            /// nRST_STOP User option
            /// bytes
            nRST_STOP: u1,
            /// nRST_STDBY User option
            /// bytes
            nRST_STDBY: u1,
            /// Read protect
            RDP: u8,
            /// Not write protect
            nWRP: u12,
            reserved0: u1,
            reserved1: u1,
            /// Independent watchdog counter freeze in
            /// standby mode
            IWDG_STDBY: u1,
            /// Independent watchdog counter freeze in
            /// Stop mode
            IWDG_STOP: u1,
        }), base_address + 0x14);

        /// address: 0x40023c18
        /// Flash option control register
        /// 1
        pub const OPTCR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Boot base address when Boot pin
            /// =0
            BOOT_ADD0: u16,
            /// Boot base address when Boot pin
            /// =1
            BOOT_ADD1: u16,
        }), base_address + 0x18);

        /// address: 0x40023c1c
        /// Flash option control register
        pub const OPTCR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// PCROP option byte
            PCROP: u8,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            reserved20: u1,
            reserved21: u1,
            reserved22: u1,
            /// PCROP zone preserved when RDP level
            /// decreased
            PCROP_RDP: u1,
        }), base_address + 0x1c);
    };

    /// Flexible memory controller
    pub const FMC = struct {
        pub const base_address = 0xa0000000;

        /// address: 0xa0000000
        /// SRAM/NOR-Flash chip-select control register
        /// 1
        pub const BCR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MBKEN
            MBKEN: u1,
            /// MUXEN
            MUXEN: u1,
            /// MTYP
            MTYP: u2,
            /// MWID
            MWID: u2,
            /// FACCEN
            FACCEN: u1,
            reserved0: u1,
            /// BURSTEN
            BURSTEN: u1,
            /// WAITPOL
            WAITPOL: u1,
            reserved1: u1,
            /// WAITCFG
            WAITCFG: u1,
            /// WREN
            WREN: u1,
            /// WAITEN
            WAITEN: u1,
            /// EXTMOD
            EXTMOD: u1,
            /// ASYNCWAIT
            ASYNCWAIT: u1,
            /// CRAM page size
            CPSIZE: u3,
            /// CBURSTRW
            CBURSTRW: u1,
            /// CCLKEN
            CCLKEN: u1,
            /// Write FIFO Disable
            WFDIS: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x0);

        /// address: 0xa0000004
        /// SRAM/NOR-Flash chip-select timing register
        /// 1
        pub const BTR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ADDSET
            ADDSET: u4,
            /// ADDHLD
            ADDHLD: u4,
            /// DATAST
            DATAST: u8,
            /// BUSTURN
            BUSTURN: u4,
            /// CLKDIV
            CLKDIV: u4,
            /// DATLAT
            DATLAT: u4,
            /// ACCMOD
            ACCMOD: u2,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x4);

        /// address: 0xa0000008
        /// SRAM/NOR-Flash chip-select control register
        /// 2
        pub const BCR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MBKEN
            MBKEN: u1,
            /// MUXEN
            MUXEN: u1,
            /// MTYP
            MTYP: u2,
            /// MWID
            MWID: u2,
            /// FACCEN
            FACCEN: u1,
            reserved0: u1,
            /// BURSTEN
            BURSTEN: u1,
            /// WAITPOL
            WAITPOL: u1,
            reserved1: u1,
            /// WAITCFG
            WAITCFG: u1,
            /// WREN
            WREN: u1,
            /// WAITEN
            WAITEN: u1,
            /// EXTMOD
            EXTMOD: u1,
            /// ASYNCWAIT
            ASYNCWAIT: u1,
            /// CRAM page size
            CPSIZE: u3,
            /// CBURSTRW
            CBURSTRW: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
        }), base_address + 0x8);

        /// address: 0xa000000c
        /// SRAM/NOR-Flash chip-select timing register
        /// 2
        pub const BTR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ADDSET
            ADDSET: u4,
            /// ADDHLD
            ADDHLD: u4,
            /// DATAST
            DATAST: u8,
            /// BUSTURN
            BUSTURN: u4,
            /// CLKDIV
            CLKDIV: u4,
            /// DATLAT
            DATLAT: u4,
            /// ACCMOD
            ACCMOD: u2,
            padding0: u1,
            padding1: u1,
        }), base_address + 0xc);

        /// address: 0xa0000010
        /// SRAM/NOR-Flash chip-select control register
        /// 3
        pub const BCR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MBKEN
            MBKEN: u1,
            /// MUXEN
            MUXEN: u1,
            /// MTYP
            MTYP: u2,
            /// MWID
            MWID: u2,
            /// FACCEN
            FACCEN: u1,
            reserved0: u1,
            /// BURSTEN
            BURSTEN: u1,
            /// WAITPOL
            WAITPOL: u1,
            reserved1: u1,
            /// WAITCFG
            WAITCFG: u1,
            /// WREN
            WREN: u1,
            /// WAITEN
            WAITEN: u1,
            /// EXTMOD
            EXTMOD: u1,
            /// ASYNCWAIT
            ASYNCWAIT: u1,
            /// CRAM page size.
            CPSIZE: u3,
            /// CBURSTRW
            CBURSTRW: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
        }), base_address + 0x10);

        /// address: 0xa0000014
        /// SRAM/NOR-Flash chip-select timing register
        /// 3
        pub const BTR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ADDSET
            ADDSET: u4,
            /// ADDHLD
            ADDHLD: u4,
            /// DATAST
            DATAST: u8,
            /// BUSTURN
            BUSTURN: u4,
            /// CLKDIV
            CLKDIV: u4,
            /// DATLAT
            DATLAT: u4,
            /// ACCMOD
            ACCMOD: u2,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x14);

        /// address: 0xa0000018
        /// SRAM/NOR-Flash chip-select control register
        /// 4
        pub const BCR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MBKEN
            MBKEN: u1,
            /// MUXEN
            MUXEN: u1,
            /// MTYP
            MTYP: u2,
            /// MWID
            MWID: u2,
            /// FACCEN
            FACCEN: u1,
            reserved0: u1,
            /// BURSTEN
            BURSTEN: u1,
            /// WAITPOL
            WAITPOL: u1,
            reserved1: u1,
            /// WAITCFG
            WAITCFG: u1,
            /// WREN
            WREN: u1,
            /// WAITEN
            WAITEN: u1,
            /// EXTMOD
            EXTMOD: u1,
            /// ASYNCWAIT
            ASYNCWAIT: u1,
            /// CRAM page size.
            CPSIZE: u3,
            /// CBURSTRW
            CBURSTRW: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
        }), base_address + 0x18);

        /// address: 0xa000001c
        /// SRAM/NOR-Flash chip-select timing register
        /// 4
        pub const BTR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ADDSET
            ADDSET: u4,
            /// ADDHLD
            ADDHLD: u4,
            /// DATAST
            DATAST: u8,
            /// BUSTURN
            BUSTURN: u4,
            /// CLKDIV
            CLKDIV: u4,
            /// DATLAT
            DATLAT: u4,
            /// ACCMOD
            ACCMOD: u2,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x1c);

        /// address: 0xa0000080
        /// PC Card/NAND Flash control
        /// register
        pub const PCR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// PWAITEN
            PWAITEN: u1,
            /// PBKEN
            PBKEN: u1,
            /// PTYP
            PTYP: u1,
            /// PWID
            PWID: u2,
            /// ECCEN
            ECCEN: u1,
            reserved1: u1,
            reserved2: u1,
            /// TCLR
            TCLR: u4,
            /// TAR
            TAR: u4,
            /// ECCPS
            ECCPS: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
        }), base_address + 0x80);

        /// address: 0xa0000084
        /// FIFO status and interrupt
        /// register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// IRS
            IRS: u1,
            /// ILS
            ILS: u1,
            /// IFS
            IFS: u1,
            /// IREN
            IREN: u1,
            /// ILEN
            ILEN: u1,
            /// IFEN
            IFEN: u1,
            /// FEMPT
            FEMPT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x84);

        /// address: 0xa0000088
        /// Common memory space timing
        /// register
        pub const PMEM = @intToPtr(*volatile Mmio(32, packed struct {
            /// MEMSETx
            MEMSETx: u8,
            /// MEMWAITx
            MEMWAITx: u8,
            /// MEMHOLDx
            MEMHOLDx: u8,
            /// MEMHIZx
            MEMHIZx: u8,
        }), base_address + 0x88);

        /// address: 0xa000008c
        /// Attribute memory space timing
        /// register
        pub const PATT = @intToPtr(*volatile Mmio(32, packed struct {
            /// ATTSETx
            ATTSETx: u8,
            /// ATTWAITx
            ATTWAITx: u8,
            /// ATTHOLDx
            ATTHOLDx: u8,
            /// ATTHIZx
            ATTHIZx: u8,
        }), base_address + 0x8c);

        /// address: 0xa0000094
        /// ECC result register
        pub const ECCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// ECCx
            ECCx: u32,
        }), base_address + 0x94);

        /// address: 0xa0000104
        /// SRAM/NOR-Flash write timing registers
        /// 1
        pub const BWTR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ADDSET
            ADDSET: u4,
            /// ADDHLD
            ADDHLD: u4,
            /// DATAST
            DATAST: u8,
            /// Bus turnaround phase
            /// duration
            BUSTURN: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// ACCMOD
            ACCMOD: u2,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x104);

        /// address: 0xa000010c
        /// SRAM/NOR-Flash write timing registers
        /// 2
        pub const BWTR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ADDSET
            ADDSET: u4,
            /// ADDHLD
            ADDHLD: u4,
            /// DATAST
            DATAST: u8,
            /// Bus turnaround phase
            /// duration
            BUSTURN: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// ACCMOD
            ACCMOD: u2,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x10c);

        /// address: 0xa0000114
        /// SRAM/NOR-Flash write timing registers
        /// 3
        pub const BWTR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ADDSET
            ADDSET: u4,
            /// ADDHLD
            ADDHLD: u4,
            /// DATAST
            DATAST: u8,
            /// Bus turnaround phase
            /// duration
            BUSTURN: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// ACCMOD
            ACCMOD: u2,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x114);

        /// address: 0xa000011c
        /// SRAM/NOR-Flash write timing registers
        /// 4
        pub const BWTR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ADDSET
            ADDSET: u4,
            /// ADDHLD
            ADDHLD: u4,
            /// DATAST
            DATAST: u8,
            /// Bus turnaround phase
            /// duration
            BUSTURN: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// ACCMOD
            ACCMOD: u2,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x11c);

        /// address: 0xa0000140
        /// SDRAM Control Register 1
        pub const SDCR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of column address
            /// bits
            NC: u2,
            /// Number of row address bits
            NR: u2,
            /// Memory data bus width
            MWID: u2,
            /// Number of internal banks
            NB: u1,
            /// CAS latency
            CAS: u2,
            /// Write protection
            WP: u1,
            /// SDRAM clock configuration
            SDCLK: u2,
            /// Burst read
            RBURST: u1,
            /// Read pipe
            RPIPE: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x140);

        /// address: 0xa0000144
        /// SDRAM Control Register 2
        pub const SDCR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Number of column address
            /// bits
            NC: u2,
            /// Number of row address bits
            NR: u2,
            /// Memory data bus width
            MWID: u2,
            /// Number of internal banks
            NB: u1,
            /// CAS latency
            CAS: u2,
            /// Write protection
            WP: u1,
            /// SDRAM clock configuration
            SDCLK: u2,
            /// Burst read
            RBURST: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x144);

        /// address: 0xa0000148
        /// SDRAM Timing register 1
        pub const SDTR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Load Mode Register to
            /// Active
            TMRD: u4,
            /// Exit self-refresh delay
            TXSR: u4,
            /// Self refresh time
            TRAS: u4,
            /// Row cycle delay
            TRC: u4,
            /// Recovery delay
            TWR: u4,
            /// Row precharge delay
            TRP: u4,
            /// Row to column delay
            TRCD: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x148);

        /// address: 0xa000014c
        /// SDRAM Timing register 2
        pub const SDTR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Load Mode Register to
            /// Active
            TMRD: u4,
            /// Exit self-refresh delay
            TXSR: u4,
            /// Self refresh time
            TRAS: u4,
            /// Row cycle delay
            TRC: u4,
            /// Recovery delay
            TWR: u4,
            /// Row precharge delay
            TRP: u4,
            /// Row to column delay
            TRCD: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x14c);

        /// address: 0xa0000150
        /// SDRAM Command Mode register
        pub const SDCMR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Command mode
            MODE: u3,
            /// Command target bank 2
            CTB2: u1,
            /// Command target bank 1
            CTB1: u1,
            /// Number of Auto-refresh
            NRFS: u4,
            /// Mode Register definition
            MRD: u13,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x150);

        /// address: 0xa0000154
        /// SDRAM Refresh Timer register
        pub const SDRTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clear Refresh error flag
            CRE: u1,
            /// Refresh Timer Count
            COUNT: u13,
            /// RES Interrupt Enable
            REIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x154);

        /// address: 0xa0000158
        /// SDRAM Status register
        pub const SDSR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// Status Mode for Bank 1
            MODES1: u2,
            /// Status Mode for Bank 2
            MODES2: u2,
            /// Busy status
            BUSY: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
        }), base_address + 0x158);
    };

    /// General purpose timers
    pub const TIM9 = struct {
        pub const base_address = 0x40014000;

        /// address: 0x40014000
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x0);

        /// address: 0x40014008
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave mode selection
            SMS: u3,
            reserved0: u1,
            /// Trigger selection
            TS: u3,
            /// Master/Slave mode
            MSM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x8);

        /// address: 0x4001400c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            /// Capture/Compare 2 interrupt
            /// enable
            CC2IE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Trigger interrupt enable
            TIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0xc);

        /// address: 0x40014010
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            /// Capture/Compare 2 interrupt
            /// flag
            CC2IF: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Trigger interrupt flag
            TIF: u1,
            reserved3: u1,
            reserved4: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            /// Capture/compare 2 overcapture
            /// flag
            CC2OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x10);

        /// address: 0x40014014
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            /// Capture/compare 2
            /// generation
            CC2G: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Trigger generation
            TG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x14);

        /// address: 0x40014018
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Output Compare 1 fast
            /// enable
            OC1FE: u1,
            /// Output Compare 1 preload
            /// enable
            OC1PE: u1,
            /// Output Compare 1 mode
            OC1M: u3,
            reserved0: u1,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Output Compare 2 fast
            /// enable
            OC2FE: u1,
            /// Output Compare 2 preload
            /// enable
            OC2PE: u1,
            /// Output Compare 2 mode
            OC2M: u3,
            reserved1: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC2M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x18);

        /// address: 0x40014018
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u3,
            reserved0: u1,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Input capture 2 prescaler
            IC2PCS: u2,
            /// Input capture 2 filter
            IC2F: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x18);

        /// address: 0x40014020
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            /// Capture/Compare 2 output
            /// enable
            CC2E: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2P: u1,
            reserved1: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x20);

        /// address: 0x40014024
        /// counter
        pub const CNT = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x24);

        /// address: 0x40014028
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4001402c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);

        /// address: 0x40014034
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x34);

        /// address: 0x40014038
        /// capture/compare register 2
        pub const CCR2 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x38);
    };
    pub const TIM12 = struct {
        pub const base_address = 0x40001800;

        /// address: 0x40001800
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x0);

        /// address: 0x40001808
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave mode selection
            SMS: u3,
            reserved0: u1,
            /// Trigger selection
            TS: u3,
            /// Master/Slave mode
            MSM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x8);

        /// address: 0x4000180c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            /// Capture/Compare 2 interrupt
            /// enable
            CC2IE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Trigger interrupt enable
            TIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0xc);

        /// address: 0x40001810
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            /// Capture/Compare 2 interrupt
            /// flag
            CC2IF: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Trigger interrupt flag
            TIF: u1,
            reserved3: u1,
            reserved4: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            /// Capture/compare 2 overcapture
            /// flag
            CC2OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x10);

        /// address: 0x40001814
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            /// Capture/compare 2
            /// generation
            CC2G: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Trigger generation
            TG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x14);

        /// address: 0x40001818
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Output Compare 1 fast
            /// enable
            OC1FE: u1,
            /// Output Compare 1 preload
            /// enable
            OC1PE: u1,
            /// Output Compare 1 mode
            OC1M: u3,
            reserved0: u1,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Output Compare 2 fast
            /// enable
            OC2FE: u1,
            /// Output Compare 2 preload
            /// enable
            OC2PE: u1,
            /// Output Compare 2 mode
            OC2M: u3,
            reserved1: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC2M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x18);

        /// address: 0x40001818
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u3,
            reserved0: u1,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Input capture 2 prescaler
            IC2PCS: u2,
            /// Input capture 2 filter
            IC2F: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x18);

        /// address: 0x40001820
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            /// Capture/Compare 2 output
            /// enable
            CC2E: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2P: u1,
            reserved1: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x20);

        /// address: 0x40001824
        /// counter
        pub const CNT = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x24);

        /// address: 0x40001828
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4000182c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);

        /// address: 0x40001834
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x34);

        /// address: 0x40001838
        /// capture/compare register 2
        pub const CCR2 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x38);
    };

    /// General purpose timers
    pub const TIM2 = struct {
        pub const base_address = 0x40000000;

        /// address: 0x40000000
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            /// Direction
            DIR: u1,
            /// Center-aligned mode
            /// selection
            CMS: u2,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            reserved0: u1,
            /// UIF status bit remapping
            UIFREMAP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x0);

        /// address: 0x40000004
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/compare DMA
            /// selection
            CCDS: u1,
            /// Master mode selection
            MMS: u3,
            /// TI1 selection
            TI1S: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x4);

        /// address: 0x40000008
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave mode selection
            SMS: u3,
            reserved0: u1,
            /// Trigger selection
            TS: u3,
            /// Master/Slave mode
            MSM: u1,
            /// External trigger filter
            ETF: u4,
            /// External trigger prescaler
            ETPS: u2,
            /// External clock enable
            ECE: u1,
            /// External trigger polarity
            ETP: u1,
            /// Slave model selection -
            /// bit[3]
            SMS_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x8);

        /// address: 0x4000000c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            /// Capture/Compare 2 interrupt
            /// enable
            CC2IE: u1,
            /// Capture/Compare 3 interrupt
            /// enable
            CC3IE: u1,
            /// Capture/Compare 4 interrupt
            /// enable
            CC4IE: u1,
            reserved0: u1,
            /// Trigger interrupt enable
            TIE: u1,
            reserved1: u1,
            /// Update DMA request enable
            UDE: u1,
            /// Capture/Compare 1 DMA request
            /// enable
            CC1DE: u1,
            /// Capture/Compare 2 DMA request
            /// enable
            CC2DE: u1,
            /// Capture/Compare 3 DMA request
            /// enable
            CC3DE: u1,
            /// Capture/Compare 4 DMA request
            /// enable
            CC4DE: u1,
            reserved2: u1,
            /// Trigger DMA request enable
            TDE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0xc);

        /// address: 0x40000010
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            /// Capture/Compare 2 interrupt
            /// flag
            CC2IF: u1,
            /// Capture/Compare 3 interrupt
            /// flag
            CC3IF: u1,
            /// Capture/Compare 4 interrupt
            /// flag
            CC4IF: u1,
            reserved0: u1,
            /// Trigger interrupt flag
            TIF: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            /// Capture/compare 2 overcapture
            /// flag
            CC2OF: u1,
            /// Capture/Compare 3 overcapture
            /// flag
            CC3OF: u1,
            /// Capture/Compare 4 overcapture
            /// flag
            CC4OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x10);

        /// address: 0x40000014
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            /// Capture/compare 2
            /// generation
            CC2G: u1,
            /// Capture/compare 3
            /// generation
            CC3G: u1,
            /// Capture/compare 4
            /// generation
            CC4G: u1,
            reserved0: u1,
            /// Trigger generation
            TG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x14);

        /// address: 0x40000018
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// CC1S
            CC1S: u2,
            /// OC1FE
            OC1FE: u1,
            /// OC1PE
            OC1PE: u1,
            /// OC1M
            OC1M: u3,
            /// OC1CE
            OC1CE: u1,
            /// CC2S
            CC2S: u2,
            /// OC2FE
            OC2FE: u1,
            /// OC2PE
            OC2PE: u1,
            /// OC2M
            OC2M: u3,
            /// OC2CE
            OC2CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC2M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x18);

        /// address: 0x40000018
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Input capture 2 prescaler
            IC2PCS: u2,
            /// Input capture 2 filter
            IC2F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4000001c
        /// capture/compare mode register 2 (output
        /// mode)
        pub const CCMR2_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// CC3S
            CC3S: u2,
            /// OC3FE
            OC3FE: u1,
            /// OC3PE
            OC3PE: u1,
            /// OC3M
            OC3M: u3,
            /// OC3CE
            OC3CE: u1,
            /// CC4S
            CC4S: u2,
            /// OC4FE
            OC4FE: u1,
            /// OC4PE
            OC4PE: u1,
            /// OC4M
            OC4M: u3,
            /// O24CE
            O24CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC3M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC4M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x1c);

        /// address: 0x4000001c
        /// capture/compare mode register 2 (input
        /// mode)
        pub const CCMR2_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/compare 3
            /// selection
            CC3S: u2,
            /// Input capture 3 prescaler
            IC3PSC: u2,
            /// Input capture 3 filter
            IC3F: u4,
            /// Capture/Compare 4
            /// selection
            CC4S: u2,
            /// Input capture 4 prescaler
            IC4PSC: u2,
            /// Input capture 4 filter
            IC4F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1c);

        /// address: 0x40000020
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            /// Capture/Compare 2 output
            /// enable
            CC2E: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2P: u1,
            reserved1: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2NP: u1,
            /// Capture/Compare 3 output
            /// enable
            CC3E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3P: u1,
            reserved2: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3NP: u1,
            /// Capture/Compare 4 output
            /// enable
            CC4E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC4P: u1,
            reserved3: u1,
            /// Capture/Compare 4 output
            /// Polarity
            CC4NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x20);

        /// address: 0x40000024
        /// counter
        pub const CNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low counter value
            CNT_L: u16,
            /// High counter value
            CNT_H: u16,
        }), base_address + 0x24);

        /// address: 0x40000028
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4000002c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Auto-reload value
            ARR_L: u16,
            /// High Auto-reload value
            ARR_H: u16,
        }), base_address + 0x2c);

        /// address: 0x40000034
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare 1
            /// value
            CCR1_L: u16,
            /// High Capture/Compare 1
            /// value
            CCR1_H: u16,
        }), base_address + 0x34);

        /// address: 0x40000038
        /// capture/compare register 2
        pub const CCR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare 2
            /// value
            CCR2_L: u16,
            /// High Capture/Compare 2
            /// value
            CCR2_H: u16,
        }), base_address + 0x38);

        /// address: 0x4000003c
        /// capture/compare register 3
        pub const CCR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare value
            CCR3_L: u16,
            /// High Capture/Compare value
            CCR3_H: u16,
        }), base_address + 0x3c);

        /// address: 0x40000040
        /// capture/compare register 4
        pub const CCR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare value
            CCR4_L: u16,
            /// High Capture/Compare value
            CCR4_H: u16,
        }), base_address + 0x40);

        /// address: 0x40000048
        /// DMA control register
        pub const DCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA base address
            DBA: u5,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// DMA burst length
            DBL: u5,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x48);

        /// address: 0x4000004c
        /// DMA address for full transfer
        pub const DMAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA register for burst
            /// accesses
            DMAB: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4c);

        /// address: 0x40000050
        /// TIM2 option register 1
        pub const OR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// Internal trigger 1 remap
            ITR1_RMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x50);
    };

    /// General purpose timers
    pub const TIM3 = struct {
        pub const base_address = 0x40000400;

        /// address: 0x40000400
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            /// Direction
            DIR: u1,
            /// Center-aligned mode
            /// selection
            CMS: u2,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            reserved0: u1,
            /// UIF status bit remapping
            UIFREMAP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x0);

        /// address: 0x40000404
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/compare DMA
            /// selection
            CCDS: u1,
            /// Master mode selection
            MMS: u3,
            /// TI1 selection
            TI1S: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x4);

        /// address: 0x40000408
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave mode selection
            SMS: u3,
            reserved0: u1,
            /// Trigger selection
            TS: u3,
            /// Master/Slave mode
            MSM: u1,
            /// External trigger filter
            ETF: u4,
            /// External trigger prescaler
            ETPS: u2,
            /// External clock enable
            ECE: u1,
            /// External trigger polarity
            ETP: u1,
            /// Slave model selection -
            /// bit[3]
            SMS_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x8);

        /// address: 0x4000040c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            /// Capture/Compare 2 interrupt
            /// enable
            CC2IE: u1,
            /// Capture/Compare 3 interrupt
            /// enable
            CC3IE: u1,
            /// Capture/Compare 4 interrupt
            /// enable
            CC4IE: u1,
            reserved0: u1,
            /// Trigger interrupt enable
            TIE: u1,
            reserved1: u1,
            /// Update DMA request enable
            UDE: u1,
            /// Capture/Compare 1 DMA request
            /// enable
            CC1DE: u1,
            /// Capture/Compare 2 DMA request
            /// enable
            CC2DE: u1,
            /// Capture/Compare 3 DMA request
            /// enable
            CC3DE: u1,
            /// Capture/Compare 4 DMA request
            /// enable
            CC4DE: u1,
            reserved2: u1,
            /// Trigger DMA request enable
            TDE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0xc);

        /// address: 0x40000410
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            /// Capture/Compare 2 interrupt
            /// flag
            CC2IF: u1,
            /// Capture/Compare 3 interrupt
            /// flag
            CC3IF: u1,
            /// Capture/Compare 4 interrupt
            /// flag
            CC4IF: u1,
            reserved0: u1,
            /// Trigger interrupt flag
            TIF: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            /// Capture/compare 2 overcapture
            /// flag
            CC2OF: u1,
            /// Capture/Compare 3 overcapture
            /// flag
            CC3OF: u1,
            /// Capture/Compare 4 overcapture
            /// flag
            CC4OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x10);

        /// address: 0x40000414
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            /// Capture/compare 2
            /// generation
            CC2G: u1,
            /// Capture/compare 3
            /// generation
            CC3G: u1,
            /// Capture/compare 4
            /// generation
            CC4G: u1,
            reserved0: u1,
            /// Trigger generation
            TG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x14);

        /// address: 0x40000418
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// CC1S
            CC1S: u2,
            /// OC1FE
            OC1FE: u1,
            /// OC1PE
            OC1PE: u1,
            /// OC1M
            OC1M: u3,
            /// OC1CE
            OC1CE: u1,
            /// CC2S
            CC2S: u2,
            /// OC2FE
            OC2FE: u1,
            /// OC2PE
            OC2PE: u1,
            /// OC2M
            OC2M: u3,
            /// OC2CE
            OC2CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC2M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x18);

        /// address: 0x40000418
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Input capture 2 prescaler
            IC2PCS: u2,
            /// Input capture 2 filter
            IC2F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4000041c
        /// capture/compare mode register 2 (output
        /// mode)
        pub const CCMR2_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// CC3S
            CC3S: u2,
            /// OC3FE
            OC3FE: u1,
            /// OC3PE
            OC3PE: u1,
            /// OC3M
            OC3M: u3,
            /// OC3CE
            OC3CE: u1,
            /// CC4S
            CC4S: u2,
            /// OC4FE
            OC4FE: u1,
            /// OC4PE
            OC4PE: u1,
            /// OC4M
            OC4M: u3,
            /// O24CE
            O24CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC3M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC4M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x1c);

        /// address: 0x4000041c
        /// capture/compare mode register 2 (input
        /// mode)
        pub const CCMR2_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/compare 3
            /// selection
            CC3S: u2,
            /// Input capture 3 prescaler
            IC3PSC: u2,
            /// Input capture 3 filter
            IC3F: u4,
            /// Capture/Compare 4
            /// selection
            CC4S: u2,
            /// Input capture 4 prescaler
            IC4PSC: u2,
            /// Input capture 4 filter
            IC4F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1c);

        /// address: 0x40000420
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            /// Capture/Compare 2 output
            /// enable
            CC2E: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2P: u1,
            reserved1: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2NP: u1,
            /// Capture/Compare 3 output
            /// enable
            CC3E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3P: u1,
            reserved2: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3NP: u1,
            /// Capture/Compare 4 output
            /// enable
            CC4E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC4P: u1,
            reserved3: u1,
            /// Capture/Compare 4 output
            /// Polarity
            CC4NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x20);

        /// address: 0x40000424
        /// counter
        pub const CNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low counter value
            CNT_L: u16,
            /// High counter value
            CNT_H: u16,
        }), base_address + 0x24);

        /// address: 0x40000428
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4000042c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Auto-reload value
            ARR_L: u16,
            /// High Auto-reload value
            ARR_H: u16,
        }), base_address + 0x2c);

        /// address: 0x40000434
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare 1
            /// value
            CCR1_L: u16,
            /// High Capture/Compare 1
            /// value
            CCR1_H: u16,
        }), base_address + 0x34);

        /// address: 0x40000438
        /// capture/compare register 2
        pub const CCR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare 2
            /// value
            CCR2_L: u16,
            /// High Capture/Compare 2
            /// value
            CCR2_H: u16,
        }), base_address + 0x38);

        /// address: 0x4000043c
        /// capture/compare register 3
        pub const CCR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare value
            CCR3_L: u16,
            /// High Capture/Compare value
            CCR3_H: u16,
        }), base_address + 0x3c);

        /// address: 0x40000440
        /// capture/compare register 4
        pub const CCR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare value
            CCR4_L: u16,
            /// High Capture/Compare value
            CCR4_H: u16,
        }), base_address + 0x40);

        /// address: 0x40000448
        /// DMA control register
        pub const DCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA base address
            DBA: u5,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// DMA burst length
            DBL: u5,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x48);

        /// address: 0x4000044c
        /// DMA address for full transfer
        pub const DMAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA register for burst
            /// accesses
            DMAB: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4c);
    };
    pub const TIM4 = struct {
        pub const base_address = 0x40000800;

        /// address: 0x40000800
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            /// Direction
            DIR: u1,
            /// Center-aligned mode
            /// selection
            CMS: u2,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            reserved0: u1,
            /// UIF status bit remapping
            UIFREMAP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x0);

        /// address: 0x40000804
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/compare DMA
            /// selection
            CCDS: u1,
            /// Master mode selection
            MMS: u3,
            /// TI1 selection
            TI1S: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x4);

        /// address: 0x40000808
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave mode selection
            SMS: u3,
            reserved0: u1,
            /// Trigger selection
            TS: u3,
            /// Master/Slave mode
            MSM: u1,
            /// External trigger filter
            ETF: u4,
            /// External trigger prescaler
            ETPS: u2,
            /// External clock enable
            ECE: u1,
            /// External trigger polarity
            ETP: u1,
            /// Slave model selection -
            /// bit[3]
            SMS_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x8);

        /// address: 0x4000080c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            /// Capture/Compare 2 interrupt
            /// enable
            CC2IE: u1,
            /// Capture/Compare 3 interrupt
            /// enable
            CC3IE: u1,
            /// Capture/Compare 4 interrupt
            /// enable
            CC4IE: u1,
            reserved0: u1,
            /// Trigger interrupt enable
            TIE: u1,
            reserved1: u1,
            /// Update DMA request enable
            UDE: u1,
            /// Capture/Compare 1 DMA request
            /// enable
            CC1DE: u1,
            /// Capture/Compare 2 DMA request
            /// enable
            CC2DE: u1,
            /// Capture/Compare 3 DMA request
            /// enable
            CC3DE: u1,
            /// Capture/Compare 4 DMA request
            /// enable
            CC4DE: u1,
            reserved2: u1,
            /// Trigger DMA request enable
            TDE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0xc);

        /// address: 0x40000810
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            /// Capture/Compare 2 interrupt
            /// flag
            CC2IF: u1,
            /// Capture/Compare 3 interrupt
            /// flag
            CC3IF: u1,
            /// Capture/Compare 4 interrupt
            /// flag
            CC4IF: u1,
            reserved0: u1,
            /// Trigger interrupt flag
            TIF: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            /// Capture/compare 2 overcapture
            /// flag
            CC2OF: u1,
            /// Capture/Compare 3 overcapture
            /// flag
            CC3OF: u1,
            /// Capture/Compare 4 overcapture
            /// flag
            CC4OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x10);

        /// address: 0x40000814
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            /// Capture/compare 2
            /// generation
            CC2G: u1,
            /// Capture/compare 3
            /// generation
            CC3G: u1,
            /// Capture/compare 4
            /// generation
            CC4G: u1,
            reserved0: u1,
            /// Trigger generation
            TG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x14);

        /// address: 0x40000818
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// CC1S
            CC1S: u2,
            /// OC1FE
            OC1FE: u1,
            /// OC1PE
            OC1PE: u1,
            /// OC1M
            OC1M: u3,
            /// OC1CE
            OC1CE: u1,
            /// CC2S
            CC2S: u2,
            /// OC2FE
            OC2FE: u1,
            /// OC2PE
            OC2PE: u1,
            /// OC2M
            OC2M: u3,
            /// OC2CE
            OC2CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC2M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x18);

        /// address: 0x40000818
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Input capture 2 prescaler
            IC2PCS: u2,
            /// Input capture 2 filter
            IC2F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4000081c
        /// capture/compare mode register 2 (output
        /// mode)
        pub const CCMR2_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// CC3S
            CC3S: u2,
            /// OC3FE
            OC3FE: u1,
            /// OC3PE
            OC3PE: u1,
            /// OC3M
            OC3M: u3,
            /// OC3CE
            OC3CE: u1,
            /// CC4S
            CC4S: u2,
            /// OC4FE
            OC4FE: u1,
            /// OC4PE
            OC4PE: u1,
            /// OC4M
            OC4M: u3,
            /// O24CE
            O24CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC3M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC4M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x1c);

        /// address: 0x4000081c
        /// capture/compare mode register 2 (input
        /// mode)
        pub const CCMR2_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/compare 3
            /// selection
            CC3S: u2,
            /// Input capture 3 prescaler
            IC3PSC: u2,
            /// Input capture 3 filter
            IC3F: u4,
            /// Capture/Compare 4
            /// selection
            CC4S: u2,
            /// Input capture 4 prescaler
            IC4PSC: u2,
            /// Input capture 4 filter
            IC4F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1c);

        /// address: 0x40000820
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            /// Capture/Compare 2 output
            /// enable
            CC2E: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2P: u1,
            reserved1: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2NP: u1,
            /// Capture/Compare 3 output
            /// enable
            CC3E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3P: u1,
            reserved2: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3NP: u1,
            /// Capture/Compare 4 output
            /// enable
            CC4E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC4P: u1,
            reserved3: u1,
            /// Capture/Compare 4 output
            /// Polarity
            CC4NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x20);

        /// address: 0x40000824
        /// counter
        pub const CNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low counter value
            CNT_L: u16,
            /// High counter value
            CNT_H: u16,
        }), base_address + 0x24);

        /// address: 0x40000828
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4000082c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Auto-reload value
            ARR_L: u16,
            /// High Auto-reload value
            ARR_H: u16,
        }), base_address + 0x2c);

        /// address: 0x40000834
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare 1
            /// value
            CCR1_L: u16,
            /// High Capture/Compare 1
            /// value
            CCR1_H: u16,
        }), base_address + 0x34);

        /// address: 0x40000838
        /// capture/compare register 2
        pub const CCR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare 2
            /// value
            CCR2_L: u16,
            /// High Capture/Compare 2
            /// value
            CCR2_H: u16,
        }), base_address + 0x38);

        /// address: 0x4000083c
        /// capture/compare register 3
        pub const CCR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare value
            CCR3_L: u16,
            /// High Capture/Compare value
            CCR3_H: u16,
        }), base_address + 0x3c);

        /// address: 0x40000840
        /// capture/compare register 4
        pub const CCR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare value
            CCR4_L: u16,
            /// High Capture/Compare value
            CCR4_H: u16,
        }), base_address + 0x40);

        /// address: 0x40000848
        /// DMA control register
        pub const DCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA base address
            DBA: u5,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// DMA burst length
            DBL: u5,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x48);

        /// address: 0x4000084c
        /// DMA address for full transfer
        pub const DMAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA register for burst
            /// accesses
            DMAB: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4c);
    };

    /// General purpose timers
    pub const TIM5 = struct {
        pub const base_address = 0x40000c00;

        /// address: 0x40000c00
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            /// Direction
            DIR: u1,
            /// Center-aligned mode
            /// selection
            CMS: u2,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            reserved0: u1,
            /// UIF status bit remapping
            UIFREMAP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x0);

        /// address: 0x40000c04
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/compare DMA
            /// selection
            CCDS: u1,
            /// Master mode selection
            MMS: u3,
            /// TI1 selection
            TI1S: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x4);

        /// address: 0x40000c08
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave mode selection
            SMS: u3,
            reserved0: u1,
            /// Trigger selection
            TS: u3,
            /// Master/Slave mode
            MSM: u1,
            /// External trigger filter
            ETF: u4,
            /// External trigger prescaler
            ETPS: u2,
            /// External clock enable
            ECE: u1,
            /// External trigger polarity
            ETP: u1,
            /// Slave model selection -
            /// bit[3]
            SMS_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x8);

        /// address: 0x40000c0c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            /// Capture/Compare 2 interrupt
            /// enable
            CC2IE: u1,
            /// Capture/Compare 3 interrupt
            /// enable
            CC3IE: u1,
            /// Capture/Compare 4 interrupt
            /// enable
            CC4IE: u1,
            reserved0: u1,
            /// Trigger interrupt enable
            TIE: u1,
            reserved1: u1,
            /// Update DMA request enable
            UDE: u1,
            /// Capture/Compare 1 DMA request
            /// enable
            CC1DE: u1,
            /// Capture/Compare 2 DMA request
            /// enable
            CC2DE: u1,
            /// Capture/Compare 3 DMA request
            /// enable
            CC3DE: u1,
            /// Capture/Compare 4 DMA request
            /// enable
            CC4DE: u1,
            reserved2: u1,
            /// Trigger DMA request enable
            TDE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0xc);

        /// address: 0x40000c10
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            /// Capture/Compare 2 interrupt
            /// flag
            CC2IF: u1,
            /// Capture/Compare 3 interrupt
            /// flag
            CC3IF: u1,
            /// Capture/Compare 4 interrupt
            /// flag
            CC4IF: u1,
            reserved0: u1,
            /// Trigger interrupt flag
            TIF: u1,
            reserved1: u1,
            reserved2: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            /// Capture/compare 2 overcapture
            /// flag
            CC2OF: u1,
            /// Capture/Compare 3 overcapture
            /// flag
            CC3OF: u1,
            /// Capture/Compare 4 overcapture
            /// flag
            CC4OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x10);

        /// address: 0x40000c14
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            /// Capture/compare 2
            /// generation
            CC2G: u1,
            /// Capture/compare 3
            /// generation
            CC3G: u1,
            /// Capture/compare 4
            /// generation
            CC4G: u1,
            reserved0: u1,
            /// Trigger generation
            TG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x14);

        /// address: 0x40000c18
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// CC1S
            CC1S: u2,
            /// OC1FE
            OC1FE: u1,
            /// OC1PE
            OC1PE: u1,
            /// OC1M
            OC1M: u3,
            /// OC1CE
            OC1CE: u1,
            /// CC2S
            CC2S: u2,
            /// OC2FE
            OC2FE: u1,
            /// OC2PE
            OC2PE: u1,
            /// OC2M
            OC2M: u3,
            /// OC2CE
            OC2CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC2M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x18);

        /// address: 0x40000c18
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            /// Capture/Compare 2
            /// selection
            CC2S: u2,
            /// Input capture 2 prescaler
            IC2PCS: u2,
            /// Input capture 2 filter
            IC2F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x40000c1c
        /// capture/compare mode register 2 (output
        /// mode)
        pub const CCMR2_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// CC3S
            CC3S: u2,
            /// OC3FE
            OC3FE: u1,
            /// OC3PE
            OC3PE: u1,
            /// OC3M
            OC3M: u3,
            /// OC3CE
            OC3CE: u1,
            /// CC4S
            CC4S: u2,
            /// OC4FE
            OC4FE: u1,
            /// OC4PE
            OC4PE: u1,
            /// OC4M
            OC4M: u3,
            /// O24CE
            O24CE: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC3M_3: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Output Compare 2 mode - bit
            /// 3
            OC4M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x1c);

        /// address: 0x40000c1c
        /// capture/compare mode register 2 (input
        /// mode)
        pub const CCMR2_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/compare 3
            /// selection
            CC3S: u2,
            /// Input capture 3 prescaler
            IC3PSC: u2,
            /// Input capture 3 filter
            IC3F: u4,
            /// Capture/Compare 4
            /// selection
            CC4S: u2,
            /// Input capture 4 prescaler
            IC4PSC: u2,
            /// Input capture 4 filter
            IC4F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1c);

        /// address: 0x40000c20
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            /// Capture/Compare 2 output
            /// enable
            CC2E: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2P: u1,
            reserved1: u1,
            /// Capture/Compare 2 output
            /// Polarity
            CC2NP: u1,
            /// Capture/Compare 3 output
            /// enable
            CC3E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3P: u1,
            reserved2: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC3NP: u1,
            /// Capture/Compare 4 output
            /// enable
            CC4E: u1,
            /// Capture/Compare 3 output
            /// Polarity
            CC4P: u1,
            reserved3: u1,
            /// Capture/Compare 4 output
            /// Polarity
            CC4NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x20);

        /// address: 0x40000c24
        /// counter
        pub const CNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low counter value
            CNT_L: u16,
            /// High counter value
            CNT_H: u16,
        }), base_address + 0x24);

        /// address: 0x40000c28
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x40000c2c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Auto-reload value
            ARR_L: u16,
            /// High Auto-reload value
            ARR_H: u16,
        }), base_address + 0x2c);

        /// address: 0x40000c34
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare 1
            /// value
            CCR1_L: u16,
            /// High Capture/Compare 1
            /// value
            CCR1_H: u16,
        }), base_address + 0x34);

        /// address: 0x40000c38
        /// capture/compare register 2
        pub const CCR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare 2
            /// value
            CCR2_L: u16,
            /// High Capture/Compare 2
            /// value
            CCR2_H: u16,
        }), base_address + 0x38);

        /// address: 0x40000c3c
        /// capture/compare register 3
        pub const CCR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare value
            CCR3_L: u16,
            /// High Capture/Compare value
            CCR3_H: u16,
        }), base_address + 0x3c);

        /// address: 0x40000c40
        /// capture/compare register 4
        pub const CCR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low Capture/Compare value
            CCR4_L: u16,
            /// High Capture/Compare value
            CCR4_H: u16,
        }), base_address + 0x40);

        /// address: 0x40000c48
        /// DMA control register
        pub const DCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA base address
            DBA: u5,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// DMA burst length
            DBL: u5,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x48);

        /// address: 0x40000c4c
        /// DMA address for full transfer
        pub const DMAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA register for burst
            /// accesses
            DMAB: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4c);

        /// address: 0x40000c50
        /// option register 1
        pub const OR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Timer Input 4 remap
            TI4_RMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x50);
    };

    /// General-purpose I/Os
    pub const GPIOH = struct {
        pub const base_address = 0x40021c00;

        /// address: 0x40021c00
        /// GPIO port mode register
        pub const MODER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            MODER0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER15: u2,
        }), base_address + 0x0);

        /// address: 0x40021c04
        /// GPIO port output type register
        pub const OTYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OT0: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT1: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT2: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT3: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT4: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT5: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT6: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT7: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT8: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT9: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT10: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT11: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT12: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT13: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT14: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40021c08
        /// GPIO port output speed
        /// register
        pub const OSPEEDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR15: u2,
        }), base_address + 0x8);

        /// address: 0x40021c0c
        /// GPIO port pull-up/pull-down
        /// register
        pub const PUPDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR15: u2,
        }), base_address + 0xc);

        /// address: 0x40021c10
        /// GPIO port input data register
        pub const IDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port input data (y =
            /// 0..15)
            IDR0: u1,
            /// Port input data (y =
            /// 0..15)
            IDR1: u1,
            /// Port input data (y =
            /// 0..15)
            IDR2: u1,
            /// Port input data (y =
            /// 0..15)
            IDR3: u1,
            /// Port input data (y =
            /// 0..15)
            IDR4: u1,
            /// Port input data (y =
            /// 0..15)
            IDR5: u1,
            /// Port input data (y =
            /// 0..15)
            IDR6: u1,
            /// Port input data (y =
            /// 0..15)
            IDR7: u1,
            /// Port input data (y =
            /// 0..15)
            IDR8: u1,
            /// Port input data (y =
            /// 0..15)
            IDR9: u1,
            /// Port input data (y =
            /// 0..15)
            IDR10: u1,
            /// Port input data (y =
            /// 0..15)
            IDR11: u1,
            /// Port input data (y =
            /// 0..15)
            IDR12: u1,
            /// Port input data (y =
            /// 0..15)
            IDR13: u1,
            /// Port input data (y =
            /// 0..15)
            IDR14: u1,
            /// Port input data (y =
            /// 0..15)
            IDR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40021c14
        /// GPIO port output data register
        pub const ODR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port output data (y =
            /// 0..15)
            ODR0: u1,
            /// Port output data (y =
            /// 0..15)
            ODR1: u1,
            /// Port output data (y =
            /// 0..15)
            ODR2: u1,
            /// Port output data (y =
            /// 0..15)
            ODR3: u1,
            /// Port output data (y =
            /// 0..15)
            ODR4: u1,
            /// Port output data (y =
            /// 0..15)
            ODR5: u1,
            /// Port output data (y =
            /// 0..15)
            ODR6: u1,
            /// Port output data (y =
            /// 0..15)
            ODR7: u1,
            /// Port output data (y =
            /// 0..15)
            ODR8: u1,
            /// Port output data (y =
            /// 0..15)
            ODR9: u1,
            /// Port output data (y =
            /// 0..15)
            ODR10: u1,
            /// Port output data (y =
            /// 0..15)
            ODR11: u1,
            /// Port output data (y =
            /// 0..15)
            ODR12: u1,
            /// Port output data (y =
            /// 0..15)
            ODR13: u1,
            /// Port output data (y =
            /// 0..15)
            ODR14: u1,
            /// Port output data (y =
            /// 0..15)
            ODR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40021c18
        /// GPIO port bit set/reset
        /// register
        pub const BSRR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x set bit y (y=
            /// 0..15)
            BS0: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS1: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS2: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS3: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS4: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS5: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS6: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS7: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS8: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS9: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS10: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS11: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS12: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS13: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS14: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS15: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BR0: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR1: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR2: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR3: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR4: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR5: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR6: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR7: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR8: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR9: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR10: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR11: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR12: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR13: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR14: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR15: u1,
        }), base_address + 0x18);

        /// address: 0x40021c1c
        /// GPIO port configuration lock
        /// register
        pub const LCKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x lock bit y (y=
            /// 0..15)
            LCK0: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK1: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK2: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK3: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK4: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK5: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK6: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK7: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK8: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK9: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK10: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK11: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK12: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK13: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK14: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK15: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCKK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x1c);

        /// address: 0x40021c20
        /// GPIO alternate function
        /// lowregister
        pub const AFRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL0: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL1: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL2: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL3: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL4: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL5: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL6: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL7: u4,
        }), base_address + 0x20);

        /// address: 0x40021c24
        /// GPIO alternate function high
        /// register
        pub const AFRH = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH8: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH9: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH10: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH11: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH12: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH13: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH14: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH15: u4,
        }), base_address + 0x24);
    };
    pub const GPIOF = struct {
        pub const base_address = 0x40021400;

        /// address: 0x40021400
        /// GPIO port mode register
        pub const MODER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            MODER0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER15: u2,
        }), base_address + 0x0);

        /// address: 0x40021404
        /// GPIO port output type register
        pub const OTYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OT0: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT1: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT2: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT3: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT4: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT5: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT6: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT7: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT8: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT9: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT10: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT11: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT12: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT13: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT14: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40021408
        /// GPIO port output speed
        /// register
        pub const OSPEEDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR15: u2,
        }), base_address + 0x8);

        /// address: 0x4002140c
        /// GPIO port pull-up/pull-down
        /// register
        pub const PUPDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR15: u2,
        }), base_address + 0xc);

        /// address: 0x40021410
        /// GPIO port input data register
        pub const IDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port input data (y =
            /// 0..15)
            IDR0: u1,
            /// Port input data (y =
            /// 0..15)
            IDR1: u1,
            /// Port input data (y =
            /// 0..15)
            IDR2: u1,
            /// Port input data (y =
            /// 0..15)
            IDR3: u1,
            /// Port input data (y =
            /// 0..15)
            IDR4: u1,
            /// Port input data (y =
            /// 0..15)
            IDR5: u1,
            /// Port input data (y =
            /// 0..15)
            IDR6: u1,
            /// Port input data (y =
            /// 0..15)
            IDR7: u1,
            /// Port input data (y =
            /// 0..15)
            IDR8: u1,
            /// Port input data (y =
            /// 0..15)
            IDR9: u1,
            /// Port input data (y =
            /// 0..15)
            IDR10: u1,
            /// Port input data (y =
            /// 0..15)
            IDR11: u1,
            /// Port input data (y =
            /// 0..15)
            IDR12: u1,
            /// Port input data (y =
            /// 0..15)
            IDR13: u1,
            /// Port input data (y =
            /// 0..15)
            IDR14: u1,
            /// Port input data (y =
            /// 0..15)
            IDR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40021414
        /// GPIO port output data register
        pub const ODR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port output data (y =
            /// 0..15)
            ODR0: u1,
            /// Port output data (y =
            /// 0..15)
            ODR1: u1,
            /// Port output data (y =
            /// 0..15)
            ODR2: u1,
            /// Port output data (y =
            /// 0..15)
            ODR3: u1,
            /// Port output data (y =
            /// 0..15)
            ODR4: u1,
            /// Port output data (y =
            /// 0..15)
            ODR5: u1,
            /// Port output data (y =
            /// 0..15)
            ODR6: u1,
            /// Port output data (y =
            /// 0..15)
            ODR7: u1,
            /// Port output data (y =
            /// 0..15)
            ODR8: u1,
            /// Port output data (y =
            /// 0..15)
            ODR9: u1,
            /// Port output data (y =
            /// 0..15)
            ODR10: u1,
            /// Port output data (y =
            /// 0..15)
            ODR11: u1,
            /// Port output data (y =
            /// 0..15)
            ODR12: u1,
            /// Port output data (y =
            /// 0..15)
            ODR13: u1,
            /// Port output data (y =
            /// 0..15)
            ODR14: u1,
            /// Port output data (y =
            /// 0..15)
            ODR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40021418
        /// GPIO port bit set/reset
        /// register
        pub const BSRR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x set bit y (y=
            /// 0..15)
            BS0: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS1: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS2: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS3: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS4: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS5: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS6: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS7: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS8: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS9: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS10: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS11: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS12: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS13: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS14: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS15: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BR0: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR1: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR2: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR3: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR4: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR5: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR6: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR7: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR8: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR9: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR10: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR11: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR12: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR13: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR14: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR15: u1,
        }), base_address + 0x18);

        /// address: 0x4002141c
        /// GPIO port configuration lock
        /// register
        pub const LCKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x lock bit y (y=
            /// 0..15)
            LCK0: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK1: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK2: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK3: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK4: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK5: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK6: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK7: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK8: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK9: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK10: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK11: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK12: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK13: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK14: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK15: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCKK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x1c);

        /// address: 0x40021420
        /// GPIO alternate function
        /// lowregister
        pub const AFRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL0: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL1: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL2: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL3: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL4: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL5: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL6: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL7: u4,
        }), base_address + 0x20);

        /// address: 0x40021424
        /// GPIO alternate function high
        /// register
        pub const AFRH = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH8: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH9: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH10: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH11: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH12: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH13: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH14: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH15: u4,
        }), base_address + 0x24);
    };
    pub const GPIOG = struct {
        pub const base_address = 0x40021800;

        /// address: 0x40021800
        /// GPIO port mode register
        pub const MODER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            MODER0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER15: u2,
        }), base_address + 0x0);

        /// address: 0x40021804
        /// GPIO port output type register
        pub const OTYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OT0: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT1: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT2: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT3: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT4: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT5: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT6: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT7: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT8: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT9: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT10: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT11: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT12: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT13: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT14: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40021808
        /// GPIO port output speed
        /// register
        pub const OSPEEDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR15: u2,
        }), base_address + 0x8);

        /// address: 0x4002180c
        /// GPIO port pull-up/pull-down
        /// register
        pub const PUPDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR15: u2,
        }), base_address + 0xc);

        /// address: 0x40021810
        /// GPIO port input data register
        pub const IDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port input data (y =
            /// 0..15)
            IDR0: u1,
            /// Port input data (y =
            /// 0..15)
            IDR1: u1,
            /// Port input data (y =
            /// 0..15)
            IDR2: u1,
            /// Port input data (y =
            /// 0..15)
            IDR3: u1,
            /// Port input data (y =
            /// 0..15)
            IDR4: u1,
            /// Port input data (y =
            /// 0..15)
            IDR5: u1,
            /// Port input data (y =
            /// 0..15)
            IDR6: u1,
            /// Port input data (y =
            /// 0..15)
            IDR7: u1,
            /// Port input data (y =
            /// 0..15)
            IDR8: u1,
            /// Port input data (y =
            /// 0..15)
            IDR9: u1,
            /// Port input data (y =
            /// 0..15)
            IDR10: u1,
            /// Port input data (y =
            /// 0..15)
            IDR11: u1,
            /// Port input data (y =
            /// 0..15)
            IDR12: u1,
            /// Port input data (y =
            /// 0..15)
            IDR13: u1,
            /// Port input data (y =
            /// 0..15)
            IDR14: u1,
            /// Port input data (y =
            /// 0..15)
            IDR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40021814
        /// GPIO port output data register
        pub const ODR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port output data (y =
            /// 0..15)
            ODR0: u1,
            /// Port output data (y =
            /// 0..15)
            ODR1: u1,
            /// Port output data (y =
            /// 0..15)
            ODR2: u1,
            /// Port output data (y =
            /// 0..15)
            ODR3: u1,
            /// Port output data (y =
            /// 0..15)
            ODR4: u1,
            /// Port output data (y =
            /// 0..15)
            ODR5: u1,
            /// Port output data (y =
            /// 0..15)
            ODR6: u1,
            /// Port output data (y =
            /// 0..15)
            ODR7: u1,
            /// Port output data (y =
            /// 0..15)
            ODR8: u1,
            /// Port output data (y =
            /// 0..15)
            ODR9: u1,
            /// Port output data (y =
            /// 0..15)
            ODR10: u1,
            /// Port output data (y =
            /// 0..15)
            ODR11: u1,
            /// Port output data (y =
            /// 0..15)
            ODR12: u1,
            /// Port output data (y =
            /// 0..15)
            ODR13: u1,
            /// Port output data (y =
            /// 0..15)
            ODR14: u1,
            /// Port output data (y =
            /// 0..15)
            ODR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40021818
        /// GPIO port bit set/reset
        /// register
        pub const BSRR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x set bit y (y=
            /// 0..15)
            BS0: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS1: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS2: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS3: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS4: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS5: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS6: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS7: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS8: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS9: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS10: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS11: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS12: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS13: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS14: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS15: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BR0: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR1: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR2: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR3: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR4: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR5: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR6: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR7: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR8: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR9: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR10: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR11: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR12: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR13: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR14: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR15: u1,
        }), base_address + 0x18);

        /// address: 0x4002181c
        /// GPIO port configuration lock
        /// register
        pub const LCKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x lock bit y (y=
            /// 0..15)
            LCK0: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK1: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK2: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK3: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK4: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK5: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK6: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK7: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK8: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK9: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK10: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK11: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK12: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK13: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK14: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK15: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCKK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x1c);

        /// address: 0x40021820
        /// GPIO alternate function
        /// lowregister
        pub const AFRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL0: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL1: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL2: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL3: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL4: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL5: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL6: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL7: u4,
        }), base_address + 0x20);

        /// address: 0x40021824
        /// GPIO alternate function high
        /// register
        pub const AFRH = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH8: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH9: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH10: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH11: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH12: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH13: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH14: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH15: u4,
        }), base_address + 0x24);
    };
    pub const GPIOI = struct {
        pub const base_address = 0x40022000;

        /// address: 0x40022000
        /// GPIO port mode register
        pub const MODER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            MODER0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER15: u2,
        }), base_address + 0x0);

        /// address: 0x40022004
        /// GPIO port output type register
        pub const OTYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OT0: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT1: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT2: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT3: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT4: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT5: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT6: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT7: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT8: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT9: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT10: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT11: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT12: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT13: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT14: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40022008
        /// GPIO port output speed
        /// register
        pub const OSPEEDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR15: u2,
        }), base_address + 0x8);

        /// address: 0x4002200c
        /// GPIO port pull-up/pull-down
        /// register
        pub const PUPDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR15: u2,
        }), base_address + 0xc);

        /// address: 0x40022010
        /// GPIO port input data register
        pub const IDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port input data (y =
            /// 0..15)
            IDR0: u1,
            /// Port input data (y =
            /// 0..15)
            IDR1: u1,
            /// Port input data (y =
            /// 0..15)
            IDR2: u1,
            /// Port input data (y =
            /// 0..15)
            IDR3: u1,
            /// Port input data (y =
            /// 0..15)
            IDR4: u1,
            /// Port input data (y =
            /// 0..15)
            IDR5: u1,
            /// Port input data (y =
            /// 0..15)
            IDR6: u1,
            /// Port input data (y =
            /// 0..15)
            IDR7: u1,
            /// Port input data (y =
            /// 0..15)
            IDR8: u1,
            /// Port input data (y =
            /// 0..15)
            IDR9: u1,
            /// Port input data (y =
            /// 0..15)
            IDR10: u1,
            /// Port input data (y =
            /// 0..15)
            IDR11: u1,
            /// Port input data (y =
            /// 0..15)
            IDR12: u1,
            /// Port input data (y =
            /// 0..15)
            IDR13: u1,
            /// Port input data (y =
            /// 0..15)
            IDR14: u1,
            /// Port input data (y =
            /// 0..15)
            IDR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40022014
        /// GPIO port output data register
        pub const ODR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port output data (y =
            /// 0..15)
            ODR0: u1,
            /// Port output data (y =
            /// 0..15)
            ODR1: u1,
            /// Port output data (y =
            /// 0..15)
            ODR2: u1,
            /// Port output data (y =
            /// 0..15)
            ODR3: u1,
            /// Port output data (y =
            /// 0..15)
            ODR4: u1,
            /// Port output data (y =
            /// 0..15)
            ODR5: u1,
            /// Port output data (y =
            /// 0..15)
            ODR6: u1,
            /// Port output data (y =
            /// 0..15)
            ODR7: u1,
            /// Port output data (y =
            /// 0..15)
            ODR8: u1,
            /// Port output data (y =
            /// 0..15)
            ODR9: u1,
            /// Port output data (y =
            /// 0..15)
            ODR10: u1,
            /// Port output data (y =
            /// 0..15)
            ODR11: u1,
            /// Port output data (y =
            /// 0..15)
            ODR12: u1,
            /// Port output data (y =
            /// 0..15)
            ODR13: u1,
            /// Port output data (y =
            /// 0..15)
            ODR14: u1,
            /// Port output data (y =
            /// 0..15)
            ODR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40022018
        /// GPIO port bit set/reset
        /// register
        pub const BSRR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x set bit y (y=
            /// 0..15)
            BS0: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS1: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS2: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS3: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS4: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS5: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS6: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS7: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS8: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS9: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS10: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS11: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS12: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS13: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS14: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS15: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BR0: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR1: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR2: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR3: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR4: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR5: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR6: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR7: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR8: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR9: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR10: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR11: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR12: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR13: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR14: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR15: u1,
        }), base_address + 0x18);

        /// address: 0x4002201c
        /// GPIO port configuration lock
        /// register
        pub const LCKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x lock bit y (y=
            /// 0..15)
            LCK0: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK1: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK2: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK3: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK4: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK5: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK6: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK7: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK8: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK9: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK10: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK11: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK12: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK13: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK14: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK15: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCKK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x1c);

        /// address: 0x40022020
        /// GPIO alternate function
        /// lowregister
        pub const AFRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL0: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL1: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL2: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL3: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL4: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL5: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL6: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL7: u4,
        }), base_address + 0x20);

        /// address: 0x40022024
        /// GPIO alternate function high
        /// register
        pub const AFRH = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH8: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH9: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH10: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH11: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH12: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH13: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH14: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH15: u4,
        }), base_address + 0x24);
    };
    pub const GPIOE = struct {
        pub const base_address = 0x40021000;

        /// address: 0x40021000
        /// GPIO port mode register
        pub const MODER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            MODER0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER15: u2,
        }), base_address + 0x0);

        /// address: 0x40021004
        /// GPIO port output type register
        pub const OTYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OT0: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT1: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT2: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT3: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT4: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT5: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT6: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT7: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT8: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT9: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT10: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT11: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT12: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT13: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT14: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40021008
        /// GPIO port output speed
        /// register
        pub const OSPEEDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR15: u2,
        }), base_address + 0x8);

        /// address: 0x4002100c
        /// GPIO port pull-up/pull-down
        /// register
        pub const PUPDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR15: u2,
        }), base_address + 0xc);

        /// address: 0x40021010
        /// GPIO port input data register
        pub const IDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port input data (y =
            /// 0..15)
            IDR0: u1,
            /// Port input data (y =
            /// 0..15)
            IDR1: u1,
            /// Port input data (y =
            /// 0..15)
            IDR2: u1,
            /// Port input data (y =
            /// 0..15)
            IDR3: u1,
            /// Port input data (y =
            /// 0..15)
            IDR4: u1,
            /// Port input data (y =
            /// 0..15)
            IDR5: u1,
            /// Port input data (y =
            /// 0..15)
            IDR6: u1,
            /// Port input data (y =
            /// 0..15)
            IDR7: u1,
            /// Port input data (y =
            /// 0..15)
            IDR8: u1,
            /// Port input data (y =
            /// 0..15)
            IDR9: u1,
            /// Port input data (y =
            /// 0..15)
            IDR10: u1,
            /// Port input data (y =
            /// 0..15)
            IDR11: u1,
            /// Port input data (y =
            /// 0..15)
            IDR12: u1,
            /// Port input data (y =
            /// 0..15)
            IDR13: u1,
            /// Port input data (y =
            /// 0..15)
            IDR14: u1,
            /// Port input data (y =
            /// 0..15)
            IDR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40021014
        /// GPIO port output data register
        pub const ODR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port output data (y =
            /// 0..15)
            ODR0: u1,
            /// Port output data (y =
            /// 0..15)
            ODR1: u1,
            /// Port output data (y =
            /// 0..15)
            ODR2: u1,
            /// Port output data (y =
            /// 0..15)
            ODR3: u1,
            /// Port output data (y =
            /// 0..15)
            ODR4: u1,
            /// Port output data (y =
            /// 0..15)
            ODR5: u1,
            /// Port output data (y =
            /// 0..15)
            ODR6: u1,
            /// Port output data (y =
            /// 0..15)
            ODR7: u1,
            /// Port output data (y =
            /// 0..15)
            ODR8: u1,
            /// Port output data (y =
            /// 0..15)
            ODR9: u1,
            /// Port output data (y =
            /// 0..15)
            ODR10: u1,
            /// Port output data (y =
            /// 0..15)
            ODR11: u1,
            /// Port output data (y =
            /// 0..15)
            ODR12: u1,
            /// Port output data (y =
            /// 0..15)
            ODR13: u1,
            /// Port output data (y =
            /// 0..15)
            ODR14: u1,
            /// Port output data (y =
            /// 0..15)
            ODR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40021018
        /// GPIO port bit set/reset
        /// register
        pub const BSRR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x set bit y (y=
            /// 0..15)
            BS0: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS1: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS2: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS3: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS4: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS5: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS6: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS7: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS8: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS9: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS10: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS11: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS12: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS13: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS14: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS15: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BR0: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR1: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR2: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR3: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR4: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR5: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR6: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR7: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR8: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR9: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR10: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR11: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR12: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR13: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR14: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR15: u1,
        }), base_address + 0x18);

        /// address: 0x4002101c
        /// GPIO port configuration lock
        /// register
        pub const LCKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x lock bit y (y=
            /// 0..15)
            LCK0: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK1: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK2: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK3: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK4: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK5: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK6: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK7: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK8: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK9: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK10: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK11: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK12: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK13: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK14: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK15: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCKK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x1c);

        /// address: 0x40021020
        /// GPIO alternate function
        /// lowregister
        pub const AFRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL0: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL1: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL2: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL3: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL4: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL5: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL6: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL7: u4,
        }), base_address + 0x20);

        /// address: 0x40021024
        /// GPIO alternate function high
        /// register
        pub const AFRH = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH8: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH9: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH10: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH11: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH12: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH13: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH14: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH15: u4,
        }), base_address + 0x24);
    };
    pub const GPIOD = struct {
        pub const base_address = 0x40020c00;

        /// address: 0x40020c00
        /// GPIO port mode register
        pub const MODER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            MODER0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER15: u2,
        }), base_address + 0x0);

        /// address: 0x40020c04
        /// GPIO port output type register
        pub const OTYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OT0: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT1: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT2: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT3: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT4: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT5: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT6: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT7: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT8: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT9: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT10: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT11: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT12: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT13: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT14: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40020c08
        /// GPIO port output speed
        /// register
        pub const OSPEEDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR15: u2,
        }), base_address + 0x8);

        /// address: 0x40020c0c
        /// GPIO port pull-up/pull-down
        /// register
        pub const PUPDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR15: u2,
        }), base_address + 0xc);

        /// address: 0x40020c10
        /// GPIO port input data register
        pub const IDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port input data (y =
            /// 0..15)
            IDR0: u1,
            /// Port input data (y =
            /// 0..15)
            IDR1: u1,
            /// Port input data (y =
            /// 0..15)
            IDR2: u1,
            /// Port input data (y =
            /// 0..15)
            IDR3: u1,
            /// Port input data (y =
            /// 0..15)
            IDR4: u1,
            /// Port input data (y =
            /// 0..15)
            IDR5: u1,
            /// Port input data (y =
            /// 0..15)
            IDR6: u1,
            /// Port input data (y =
            /// 0..15)
            IDR7: u1,
            /// Port input data (y =
            /// 0..15)
            IDR8: u1,
            /// Port input data (y =
            /// 0..15)
            IDR9: u1,
            /// Port input data (y =
            /// 0..15)
            IDR10: u1,
            /// Port input data (y =
            /// 0..15)
            IDR11: u1,
            /// Port input data (y =
            /// 0..15)
            IDR12: u1,
            /// Port input data (y =
            /// 0..15)
            IDR13: u1,
            /// Port input data (y =
            /// 0..15)
            IDR14: u1,
            /// Port input data (y =
            /// 0..15)
            IDR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40020c14
        /// GPIO port output data register
        pub const ODR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port output data (y =
            /// 0..15)
            ODR0: u1,
            /// Port output data (y =
            /// 0..15)
            ODR1: u1,
            /// Port output data (y =
            /// 0..15)
            ODR2: u1,
            /// Port output data (y =
            /// 0..15)
            ODR3: u1,
            /// Port output data (y =
            /// 0..15)
            ODR4: u1,
            /// Port output data (y =
            /// 0..15)
            ODR5: u1,
            /// Port output data (y =
            /// 0..15)
            ODR6: u1,
            /// Port output data (y =
            /// 0..15)
            ODR7: u1,
            /// Port output data (y =
            /// 0..15)
            ODR8: u1,
            /// Port output data (y =
            /// 0..15)
            ODR9: u1,
            /// Port output data (y =
            /// 0..15)
            ODR10: u1,
            /// Port output data (y =
            /// 0..15)
            ODR11: u1,
            /// Port output data (y =
            /// 0..15)
            ODR12: u1,
            /// Port output data (y =
            /// 0..15)
            ODR13: u1,
            /// Port output data (y =
            /// 0..15)
            ODR14: u1,
            /// Port output data (y =
            /// 0..15)
            ODR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40020c18
        /// GPIO port bit set/reset
        /// register
        pub const BSRR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x set bit y (y=
            /// 0..15)
            BS0: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS1: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS2: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS3: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS4: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS5: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS6: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS7: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS8: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS9: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS10: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS11: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS12: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS13: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS14: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS15: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BR0: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR1: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR2: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR3: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR4: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR5: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR6: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR7: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR8: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR9: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR10: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR11: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR12: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR13: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR14: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR15: u1,
        }), base_address + 0x18);

        /// address: 0x40020c1c
        /// GPIO port configuration lock
        /// register
        pub const LCKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x lock bit y (y=
            /// 0..15)
            LCK0: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK1: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK2: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK3: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK4: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK5: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK6: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK7: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK8: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK9: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK10: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK11: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK12: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK13: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK14: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK15: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCKK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x1c);

        /// address: 0x40020c20
        /// GPIO alternate function
        /// lowregister
        pub const AFRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL0: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL1: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL2: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL3: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL4: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL5: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL6: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL7: u4,
        }), base_address + 0x20);

        /// address: 0x40020c24
        /// GPIO alternate function high
        /// register
        pub const AFRH = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH8: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH9: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH10: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH11: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH12: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH13: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH14: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH15: u4,
        }), base_address + 0x24);
    };
    pub const GPIOC = struct {
        pub const base_address = 0x40020800;

        /// address: 0x40020800
        /// GPIO port mode register
        pub const MODER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            MODER0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER15: u2,
        }), base_address + 0x0);

        /// address: 0x40020804
        /// GPIO port output type register
        pub const OTYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OT0: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT1: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT2: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT3: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT4: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT5: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT6: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT7: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT8: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT9: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT10: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT11: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT12: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT13: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT14: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40020808
        /// GPIO port output speed
        /// register
        pub const OSPEEDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR15: u2,
        }), base_address + 0x8);

        /// address: 0x4002080c
        /// GPIO port pull-up/pull-down
        /// register
        pub const PUPDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR15: u2,
        }), base_address + 0xc);

        /// address: 0x40020810
        /// GPIO port input data register
        pub const IDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port input data (y =
            /// 0..15)
            IDR0: u1,
            /// Port input data (y =
            /// 0..15)
            IDR1: u1,
            /// Port input data (y =
            /// 0..15)
            IDR2: u1,
            /// Port input data (y =
            /// 0..15)
            IDR3: u1,
            /// Port input data (y =
            /// 0..15)
            IDR4: u1,
            /// Port input data (y =
            /// 0..15)
            IDR5: u1,
            /// Port input data (y =
            /// 0..15)
            IDR6: u1,
            /// Port input data (y =
            /// 0..15)
            IDR7: u1,
            /// Port input data (y =
            /// 0..15)
            IDR8: u1,
            /// Port input data (y =
            /// 0..15)
            IDR9: u1,
            /// Port input data (y =
            /// 0..15)
            IDR10: u1,
            /// Port input data (y =
            /// 0..15)
            IDR11: u1,
            /// Port input data (y =
            /// 0..15)
            IDR12: u1,
            /// Port input data (y =
            /// 0..15)
            IDR13: u1,
            /// Port input data (y =
            /// 0..15)
            IDR14: u1,
            /// Port input data (y =
            /// 0..15)
            IDR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40020814
        /// GPIO port output data register
        pub const ODR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port output data (y =
            /// 0..15)
            ODR0: u1,
            /// Port output data (y =
            /// 0..15)
            ODR1: u1,
            /// Port output data (y =
            /// 0..15)
            ODR2: u1,
            /// Port output data (y =
            /// 0..15)
            ODR3: u1,
            /// Port output data (y =
            /// 0..15)
            ODR4: u1,
            /// Port output data (y =
            /// 0..15)
            ODR5: u1,
            /// Port output data (y =
            /// 0..15)
            ODR6: u1,
            /// Port output data (y =
            /// 0..15)
            ODR7: u1,
            /// Port output data (y =
            /// 0..15)
            ODR8: u1,
            /// Port output data (y =
            /// 0..15)
            ODR9: u1,
            /// Port output data (y =
            /// 0..15)
            ODR10: u1,
            /// Port output data (y =
            /// 0..15)
            ODR11: u1,
            /// Port output data (y =
            /// 0..15)
            ODR12: u1,
            /// Port output data (y =
            /// 0..15)
            ODR13: u1,
            /// Port output data (y =
            /// 0..15)
            ODR14: u1,
            /// Port output data (y =
            /// 0..15)
            ODR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40020818
        /// GPIO port bit set/reset
        /// register
        pub const BSRR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x set bit y (y=
            /// 0..15)
            BS0: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS1: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS2: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS3: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS4: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS5: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS6: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS7: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS8: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS9: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS10: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS11: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS12: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS13: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS14: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS15: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BR0: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR1: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR2: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR3: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR4: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR5: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR6: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR7: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR8: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR9: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR10: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR11: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR12: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR13: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR14: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR15: u1,
        }), base_address + 0x18);

        /// address: 0x4002081c
        /// GPIO port configuration lock
        /// register
        pub const LCKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x lock bit y (y=
            /// 0..15)
            LCK0: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK1: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK2: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK3: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK4: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK5: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK6: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK7: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK8: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK9: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK10: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK11: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK12: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK13: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK14: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK15: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCKK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x1c);

        /// address: 0x40020820
        /// GPIO alternate function
        /// lowregister
        pub const AFRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL0: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL1: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL2: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL3: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL4: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL5: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL6: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL7: u4,
        }), base_address + 0x20);

        /// address: 0x40020824
        /// GPIO alternate function high
        /// register
        pub const AFRH = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH8: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH9: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH10: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH11: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH12: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH13: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH14: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH15: u4,
        }), base_address + 0x24);
    };

    /// General-purpose I/Os
    pub const GPIOB = struct {
        pub const base_address = 0x40020400;

        /// address: 0x40020400
        /// GPIO port mode register
        pub const MODER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            MODER0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER15: u2,
        }), base_address + 0x0);

        /// address: 0x40020404
        /// GPIO port output type register
        pub const OTYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OT0: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT1: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT2: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT3: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT4: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT5: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT6: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT7: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT8: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT9: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT10: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT11: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT12: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT13: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT14: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40020408
        /// GPIO port output speed
        /// register
        pub const OSPEEDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR15: u2,
        }), base_address + 0x8);

        /// address: 0x4002040c
        /// GPIO port pull-up/pull-down
        /// register
        pub const PUPDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR15: u2,
        }), base_address + 0xc);

        /// address: 0x40020410
        /// GPIO port input data register
        pub const IDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port input data (y =
            /// 0..15)
            IDR0: u1,
            /// Port input data (y =
            /// 0..15)
            IDR1: u1,
            /// Port input data (y =
            /// 0..15)
            IDR2: u1,
            /// Port input data (y =
            /// 0..15)
            IDR3: u1,
            /// Port input data (y =
            /// 0..15)
            IDR4: u1,
            /// Port input data (y =
            /// 0..15)
            IDR5: u1,
            /// Port input data (y =
            /// 0..15)
            IDR6: u1,
            /// Port input data (y =
            /// 0..15)
            IDR7: u1,
            /// Port input data (y =
            /// 0..15)
            IDR8: u1,
            /// Port input data (y =
            /// 0..15)
            IDR9: u1,
            /// Port input data (y =
            /// 0..15)
            IDR10: u1,
            /// Port input data (y =
            /// 0..15)
            IDR11: u1,
            /// Port input data (y =
            /// 0..15)
            IDR12: u1,
            /// Port input data (y =
            /// 0..15)
            IDR13: u1,
            /// Port input data (y =
            /// 0..15)
            IDR14: u1,
            /// Port input data (y =
            /// 0..15)
            IDR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40020414
        /// GPIO port output data register
        pub const ODR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port output data (y =
            /// 0..15)
            ODR0: u1,
            /// Port output data (y =
            /// 0..15)
            ODR1: u1,
            /// Port output data (y =
            /// 0..15)
            ODR2: u1,
            /// Port output data (y =
            /// 0..15)
            ODR3: u1,
            /// Port output data (y =
            /// 0..15)
            ODR4: u1,
            /// Port output data (y =
            /// 0..15)
            ODR5: u1,
            /// Port output data (y =
            /// 0..15)
            ODR6: u1,
            /// Port output data (y =
            /// 0..15)
            ODR7: u1,
            /// Port output data (y =
            /// 0..15)
            ODR8: u1,
            /// Port output data (y =
            /// 0..15)
            ODR9: u1,
            /// Port output data (y =
            /// 0..15)
            ODR10: u1,
            /// Port output data (y =
            /// 0..15)
            ODR11: u1,
            /// Port output data (y =
            /// 0..15)
            ODR12: u1,
            /// Port output data (y =
            /// 0..15)
            ODR13: u1,
            /// Port output data (y =
            /// 0..15)
            ODR14: u1,
            /// Port output data (y =
            /// 0..15)
            ODR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40020418
        /// GPIO port bit set/reset
        /// register
        pub const BSRR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x set bit y (y=
            /// 0..15)
            BS0: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS1: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS2: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS3: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS4: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS5: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS6: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS7: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS8: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS9: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS10: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS11: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS12: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS13: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS14: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS15: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BR0: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR1: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR2: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR3: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR4: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR5: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR6: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR7: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR8: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR9: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR10: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR11: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR12: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR13: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR14: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR15: u1,
        }), base_address + 0x18);

        /// address: 0x4002041c
        /// GPIO port configuration lock
        /// register
        pub const LCKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x lock bit y (y=
            /// 0..15)
            LCK0: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK1: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK2: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK3: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK4: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK5: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK6: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK7: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK8: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK9: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK10: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK11: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK12: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK13: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK14: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK15: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCKK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x1c);

        /// address: 0x40020420
        /// GPIO alternate function low
        /// register
        pub const AFRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL0: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL1: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL2: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL3: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL4: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL5: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL6: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL7: u4,
        }), base_address + 0x20);

        /// address: 0x40020424
        /// GPIO alternate function high
        /// register
        pub const AFRH = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH8: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH9: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH10: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH11: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH12: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH13: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH14: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH15: u4,
        }), base_address + 0x24);
    };

    /// General-purpose I/Os
    pub const GPIOA = struct {
        pub const base_address = 0x40020000;

        /// address: 0x40020000
        /// GPIO port mode register
        pub const MODER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            MODER0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            MODER15: u2,
        }), base_address + 0x0);

        /// address: 0x40020004
        /// GPIO port output type register
        pub const OTYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OT0: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT1: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT2: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT3: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT4: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT5: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT6: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT7: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT8: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT9: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT10: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT11: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT12: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT13: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT14: u1,
            /// Port x configuration bits (y =
            /// 0..15)
            OT15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40020008
        /// GPIO port output speed
        /// register
        pub const OSPEEDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            OSPEEDR15: u2,
        }), base_address + 0x8);

        /// address: 0x4002000c
        /// GPIO port pull-up/pull-down
        /// register
        pub const PUPDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR0: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR1: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR2: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR3: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR4: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR5: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR6: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR7: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR8: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR9: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR10: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR11: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR12: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR13: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR14: u2,
            /// Port x configuration bits (y =
            /// 0..15)
            PUPDR15: u2,
        }), base_address + 0xc);

        /// address: 0x40020010
        /// GPIO port input data register
        pub const IDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port input data (y =
            /// 0..15)
            IDR0: u1,
            /// Port input data (y =
            /// 0..15)
            IDR1: u1,
            /// Port input data (y =
            /// 0..15)
            IDR2: u1,
            /// Port input data (y =
            /// 0..15)
            IDR3: u1,
            /// Port input data (y =
            /// 0..15)
            IDR4: u1,
            /// Port input data (y =
            /// 0..15)
            IDR5: u1,
            /// Port input data (y =
            /// 0..15)
            IDR6: u1,
            /// Port input data (y =
            /// 0..15)
            IDR7: u1,
            /// Port input data (y =
            /// 0..15)
            IDR8: u1,
            /// Port input data (y =
            /// 0..15)
            IDR9: u1,
            /// Port input data (y =
            /// 0..15)
            IDR10: u1,
            /// Port input data (y =
            /// 0..15)
            IDR11: u1,
            /// Port input data (y =
            /// 0..15)
            IDR12: u1,
            /// Port input data (y =
            /// 0..15)
            IDR13: u1,
            /// Port input data (y =
            /// 0..15)
            IDR14: u1,
            /// Port input data (y =
            /// 0..15)
            IDR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40020014
        /// GPIO port output data register
        pub const ODR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port output data (y =
            /// 0..15)
            ODR0: u1,
            /// Port output data (y =
            /// 0..15)
            ODR1: u1,
            /// Port output data (y =
            /// 0..15)
            ODR2: u1,
            /// Port output data (y =
            /// 0..15)
            ODR3: u1,
            /// Port output data (y =
            /// 0..15)
            ODR4: u1,
            /// Port output data (y =
            /// 0..15)
            ODR5: u1,
            /// Port output data (y =
            /// 0..15)
            ODR6: u1,
            /// Port output data (y =
            /// 0..15)
            ODR7: u1,
            /// Port output data (y =
            /// 0..15)
            ODR8: u1,
            /// Port output data (y =
            /// 0..15)
            ODR9: u1,
            /// Port output data (y =
            /// 0..15)
            ODR10: u1,
            /// Port output data (y =
            /// 0..15)
            ODR11: u1,
            /// Port output data (y =
            /// 0..15)
            ODR12: u1,
            /// Port output data (y =
            /// 0..15)
            ODR13: u1,
            /// Port output data (y =
            /// 0..15)
            ODR14: u1,
            /// Port output data (y =
            /// 0..15)
            ODR15: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40020018
        /// GPIO port bit set/reset
        /// register
        pub const BSRR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x set bit y (y=
            /// 0..15)
            BS0: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS1: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS2: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS3: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS4: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS5: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS6: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS7: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS8: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS9: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS10: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS11: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS12: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS13: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS14: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BS15: u1,
            /// Port x set bit y (y=
            /// 0..15)
            BR0: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR1: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR2: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR3: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR4: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR5: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR6: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR7: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR8: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR9: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR10: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR11: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR12: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR13: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR14: u1,
            /// Port x reset bit y (y =
            /// 0..15)
            BR15: u1,
        }), base_address + 0x18);

        /// address: 0x4002001c
        /// GPIO port configuration lock
        /// register
        pub const LCKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port x lock bit y (y=
            /// 0..15)
            LCK0: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK1: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK2: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK3: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK4: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK5: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK6: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK7: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK8: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK9: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK10: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK11: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK12: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK13: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK14: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCK15: u1,
            /// Port x lock bit y (y=
            /// 0..15)
            LCKK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x1c);

        /// address: 0x40020020
        /// GPIO alternate function low
        /// register
        pub const AFRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL0: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL1: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL2: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL3: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL4: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL5: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL6: u4,
            /// Alternate function selection for port x
            /// bit y (y = 0..7)
            AFRL7: u4,
        }), base_address + 0x20);

        /// address: 0x40020024
        /// GPIO alternate function high
        /// register
        pub const AFRH = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH8: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH9: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH10: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH11: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH12: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH13: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH14: u4,
            /// Alternate function selection for port x
            /// bit y (y = 8..15)
            AFRH15: u4,
        }), base_address + 0x24);
    };

    /// General-purpose-timers
    pub const TIM13 = struct {
        pub const base_address = 0x40001c00;

        /// address: 0x40001c00
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x0);

        /// address: 0x40001c0c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0xc);

        /// address: 0x40001c10
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x10);

        /// address: 0x40001c14
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x14);

        /// address: 0x40001c18
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Output Compare 1 fast
            /// enable
            OC1FE: u1,
            /// Output Compare 1 preload
            /// enable
            OC1PE: u1,
            /// Output Compare 1 mode
            OC1M: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x18);

        /// address: 0x40001c18
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x18);

        /// address: 0x40001c20
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
        }), base_address + 0x20);

        /// address: 0x40001c24
        /// counter
        pub const CNT = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x24);

        /// address: 0x40001c28
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x40001c2c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);

        /// address: 0x40001c34
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x34);

        /// address: 0x40001c08
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Res.
            Res: u32,
        }), base_address + 0x8);

        /// address: 0x40001c50
        /// option register
        pub const OR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM11 Input 1 remapping
            /// capability
            TI1_RMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x50);
    };
    pub const TIM14 = struct {
        pub const base_address = 0x40002000;

        /// address: 0x40002000
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x0);

        /// address: 0x4000200c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0xc);

        /// address: 0x40002010
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x10);

        /// address: 0x40002014
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x14);

        /// address: 0x40002018
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Output Compare 1 fast
            /// enable
            OC1FE: u1,
            /// Output Compare 1 preload
            /// enable
            OC1PE: u1,
            /// Output Compare 1 mode
            OC1M: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x18);

        /// address: 0x40002018
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x18);

        /// address: 0x40002020
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
        }), base_address + 0x20);

        /// address: 0x40002024
        /// counter
        pub const CNT = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x24);

        /// address: 0x40002028
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4000202c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);

        /// address: 0x40002034
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x34);

        /// address: 0x40002008
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Res.
            Res: u32,
        }), base_address + 0x8);

        /// address: 0x40002050
        /// option register
        pub const OR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM11 Input 1 remapping
            /// capability
            TI1_RMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x50);
    };
    pub const TIM10 = struct {
        pub const base_address = 0x40014400;

        /// address: 0x40014400
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x0);

        /// address: 0x4001440c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0xc);

        /// address: 0x40014410
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x10);

        /// address: 0x40014414
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x14);

        /// address: 0x40014418
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Output Compare 1 fast
            /// enable
            OC1FE: u1,
            /// Output Compare 1 preload
            /// enable
            OC1PE: u1,
            /// Output Compare 1 mode
            OC1M: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x18);

        /// address: 0x40014418
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x18);

        /// address: 0x40014420
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
        }), base_address + 0x20);

        /// address: 0x40014424
        /// counter
        pub const CNT = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x24);

        /// address: 0x40014428
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4001442c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);

        /// address: 0x40014434
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x34);

        /// address: 0x40014408
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Res.
            Res: u32,
        }), base_address + 0x8);

        /// address: 0x40014450
        /// option register
        pub const OR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM11 Input 1 remapping
            /// capability
            TI1_RMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x50);
    };
    pub const TIM11 = struct {
        pub const base_address = 0x40014800;

        /// address: 0x40014800
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            CEN: u1,
            /// Update disable
            UDIS: u1,
            /// Update request source
            URS: u1,
            /// One-pulse mode
            OPM: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Auto-reload preload enable
            ARPE: u1,
            /// Clock division
            CKD: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x0);

        /// address: 0x4001480c
        /// DMA/Interrupt enable register
        pub const DIER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt enable
            UIE: u1,
            /// Capture/Compare 1 interrupt
            /// enable
            CC1IE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0xc);

        /// address: 0x40014810
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update interrupt flag
            UIF: u1,
            /// Capture/compare 1 interrupt
            /// flag
            CC1IF: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Capture/Compare 1 overcapture
            /// flag
            CC1OF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x10);

        /// address: 0x40014814
        /// event generation register
        pub const EGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Update generation
            UG: u1,
            /// Capture/compare 1
            /// generation
            CC1G: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x14);

        /// address: 0x40014818
        /// capture/compare mode register 1 (output
        /// mode)
        pub const CCMR1_Output = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Output Compare 1 fast
            /// enable
            OC1FE: u1,
            /// Output Compare 1 preload
            /// enable
            OC1PE: u1,
            /// Output Compare 1 mode
            OC1M: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Output Compare 1 mode - bit
            /// 3
            OC1M_3: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x18);

        /// address: 0x40014818
        /// capture/compare mode register 1 (input
        /// mode)
        pub const CCMR1_Input = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1
            /// selection
            CC1S: u2,
            /// Input capture 1 prescaler
            ICPCS: u2,
            /// Input capture 1 filter
            IC1F: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x18);

        /// address: 0x40014820
        /// capture/compare enable
        /// register
        pub const CCER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Capture/Compare 1 output
            /// enable
            CC1E: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1P: u1,
            reserved0: u1,
            /// Capture/Compare 1 output
            /// Polarity
            CC1NP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
        }), base_address + 0x20);

        /// address: 0x40014824
        /// counter
        pub const CNT = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x24);

        /// address: 0x40014828
        /// prescaler
        pub const PSC = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x28);

        /// address: 0x4001482c
        /// auto-reload register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x2c);

        /// address: 0x40014834
        /// capture/compare register 1
        pub const CCR1 = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x34);

        /// address: 0x40014808
        /// slave mode control register
        pub const SMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Res.
            Res: u32,
        }), base_address + 0x8);

        /// address: 0x40014850
        /// option register
        pub const OR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM11 Input 1 remapping
            /// capability
            TI1_RMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x50);
    };

    /// Independent watchdog
    pub const IWDG = struct {
        pub const base_address = 0x40003000;

        /// address: 0x40003000
        /// Key register
        pub const KR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Key value (write only, read
            /// 0000h)
            KEY: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x0);

        /// address: 0x40003004
        /// Prescaler register
        pub const PR = @intToPtr(*volatile MmioInt(32, u3), base_address + 0x4);

        /// address: 0x40003008
        /// Reload register
        pub const RLR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Watchdog counter reload
            /// value
            RL: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x8);

        /// address: 0x4000300c
        /// Status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Watchdog prescaler value
            /// update
            PVU: u1,
            /// Watchdog counter reload value
            /// update
            RVU: u1,
            /// Watchdog counter window value
            /// update
            WVU: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
        }), base_address + 0xc);

        /// address: 0x40003010
        /// Window register
        pub const WINR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Watchdog counter window
            /// value
            WIN: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x10);
    };

    /// Inter-integrated circuit
    pub const I2C1 = struct {
        pub const base_address = 0x40005400;

        /// address: 0x40005400
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral enable
            PE: u1,
            /// TX Interrupt enable
            TXIE: u1,
            /// RX Interrupt enable
            RXIE: u1,
            /// Address match interrupt enable (slave
            /// only)
            ADDRIE: u1,
            /// Not acknowledge received interrupt
            /// enable
            NACKIE: u1,
            /// STOP detection Interrupt
            /// enable
            STOPIE: u1,
            /// Transfer Complete interrupt
            /// enable
            TCIE: u1,
            /// Error interrupts enable
            ERRIE: u1,
            /// Digital noise filter
            DNF: u4,
            /// Analog noise filter OFF
            ANFOFF: u1,
            reserved0: u1,
            /// DMA transmission requests
            /// enable
            TXDMAEN: u1,
            /// DMA reception requests
            /// enable
            RXDMAEN: u1,
            /// Slave byte control
            SBC: u1,
            /// Clock stretching disable
            NOSTRETCH: u1,
            reserved1: u1,
            /// General call enable
            GCEN: u1,
            /// SMBus Host address enable
            SMBHEN: u1,
            /// SMBus Device Default address
            /// enable
            SMBDEN: u1,
            /// SMBUS alert enable
            ALERTEN: u1,
            /// PEC enable
            PECEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x0);

        /// address: 0x40005404
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave address bit (master
            /// mode)
            SADD: u10,
            /// Transfer direction (master
            /// mode)
            RD_WRN: u1,
            /// 10-bit addressing mode (master
            /// mode)
            ADD10: u1,
            /// 10-bit address header only read
            /// direction (master receiver mode)
            HEAD10R: u1,
            /// Start generation
            START: u1,
            /// Stop generation (master
            /// mode)
            STOP: u1,
            /// NACK generation (slave
            /// mode)
            NACK: u1,
            /// Number of bytes
            NBYTES: u8,
            /// NBYTES reload mode
            RELOAD: u1,
            /// Automatic end mode (master
            /// mode)
            AUTOEND: u1,
            /// Packet error checking byte
            PECBYTE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
        }), base_address + 0x4);

        /// address: 0x40005408
        /// Own address register 1
        pub const OAR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Interface address
            OA1: u10,
            /// Own Address 1 10-bit mode
            OA1MODE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Own Address 1 enable
            OA1EN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x8);

        /// address: 0x4000540c
        /// Own address register 2
        pub const OAR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// Interface address
            OA2: u7,
            /// Own Address 2 masks
            OA2MSK: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Own Address 2 enable
            OA2EN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0xc);

        /// address: 0x40005410
        /// Timing register
        pub const TIMINGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// SCL low period (master
            /// mode)
            SCLL: u8,
            /// SCL high period (master
            /// mode)
            SCLH: u8,
            /// Data hold time
            SDADEL: u4,
            /// Data setup time
            SCLDEL: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Timing prescaler
            PRESC: u4,
        }), base_address + 0x10);

        /// address: 0x40005414
        /// Status register 1
        pub const TIMEOUTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Bus timeout A
            TIMEOUTA: u12,
            /// Idle clock timeout
            /// detection
            TIDLE: u1,
            reserved0: u1,
            reserved1: u1,
            /// Clock timeout enable
            TIMOUTEN: u1,
            /// Bus timeout B
            TIMEOUTB: u12,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Extended clock timeout
            /// enable
            TEXTEN: u1,
        }), base_address + 0x14);

        /// address: 0x40005418
        /// Interrupt and Status register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transmit data register empty
            /// (transmitters)
            TXE: u1,
            /// Transmit interrupt status
            /// (transmitters)
            TXIS: u1,
            /// Receive data register not empty
            /// (receivers)
            RXNE: u1,
            /// Address matched (slave
            /// mode)
            ADDR: u1,
            /// Not acknowledge received
            /// flag
            NACKF: u1,
            /// Stop detection flag
            STOPF: u1,
            /// Transfer Complete (master
            /// mode)
            TC: u1,
            /// Transfer Complete Reload
            TCR: u1,
            /// Bus error
            BERR: u1,
            /// Arbitration lost
            ARLO: u1,
            /// Overrun/Underrun (slave
            /// mode)
            OVR: u1,
            /// PEC Error in reception
            PECERR: u1,
            /// Timeout or t_low detection
            /// flag
            TIMEOUT: u1,
            /// SMBus alert
            ALERT: u1,
            reserved0: u1,
            /// Bus busy
            BUSY: u1,
            /// Transfer direction (Slave
            /// mode)
            DIR: u1,
            /// Address match code (Slave
            /// mode)
            ADDCODE: u7,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x18);

        /// address: 0x4000541c
        /// Interrupt clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Address Matched flag clear
            ADDRCF: u1,
            /// Not Acknowledge flag clear
            NACKCF: u1,
            /// Stop detection flag clear
            STOPCF: u1,
            reserved3: u1,
            reserved4: u1,
            /// Bus error flag clear
            BERRCF: u1,
            /// Arbitration lost flag
            /// clear
            ARLOCF: u1,
            /// Overrun/Underrun flag
            /// clear
            OVRCF: u1,
            /// PEC Error flag clear
            PECCF: u1,
            /// Timeout detection flag
            /// clear
            TIMOUTCF: u1,
            /// Alert flag clear
            ALERTCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x1c);

        /// address: 0x40005420
        /// PEC register
        pub const PECR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Packet error checking
            /// register
            PEC: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x20);

        /// address: 0x40005424
        /// Receive data register
        pub const RXDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 8-bit receive data
            RXDATA: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x24);

        /// address: 0x40005428
        /// Transmit data register
        pub const TXDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 8-bit transmit data
            TXDATA: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x28);
    };
    pub const I2C2 = struct {
        pub const base_address = 0x40005800;

        /// address: 0x40005800
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral enable
            PE: u1,
            /// TX Interrupt enable
            TXIE: u1,
            /// RX Interrupt enable
            RXIE: u1,
            /// Address match interrupt enable (slave
            /// only)
            ADDRIE: u1,
            /// Not acknowledge received interrupt
            /// enable
            NACKIE: u1,
            /// STOP detection Interrupt
            /// enable
            STOPIE: u1,
            /// Transfer Complete interrupt
            /// enable
            TCIE: u1,
            /// Error interrupts enable
            ERRIE: u1,
            /// Digital noise filter
            DNF: u4,
            /// Analog noise filter OFF
            ANFOFF: u1,
            reserved0: u1,
            /// DMA transmission requests
            /// enable
            TXDMAEN: u1,
            /// DMA reception requests
            /// enable
            RXDMAEN: u1,
            /// Slave byte control
            SBC: u1,
            /// Clock stretching disable
            NOSTRETCH: u1,
            reserved1: u1,
            /// General call enable
            GCEN: u1,
            /// SMBus Host address enable
            SMBHEN: u1,
            /// SMBus Device Default address
            /// enable
            SMBDEN: u1,
            /// SMBUS alert enable
            ALERTEN: u1,
            /// PEC enable
            PECEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x0);

        /// address: 0x40005804
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave address bit (master
            /// mode)
            SADD: u10,
            /// Transfer direction (master
            /// mode)
            RD_WRN: u1,
            /// 10-bit addressing mode (master
            /// mode)
            ADD10: u1,
            /// 10-bit address header only read
            /// direction (master receiver mode)
            HEAD10R: u1,
            /// Start generation
            START: u1,
            /// Stop generation (master
            /// mode)
            STOP: u1,
            /// NACK generation (slave
            /// mode)
            NACK: u1,
            /// Number of bytes
            NBYTES: u8,
            /// NBYTES reload mode
            RELOAD: u1,
            /// Automatic end mode (master
            /// mode)
            AUTOEND: u1,
            /// Packet error checking byte
            PECBYTE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
        }), base_address + 0x4);

        /// address: 0x40005808
        /// Own address register 1
        pub const OAR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Interface address
            OA1: u10,
            /// Own Address 1 10-bit mode
            OA1MODE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Own Address 1 enable
            OA1EN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x8);

        /// address: 0x4000580c
        /// Own address register 2
        pub const OAR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// Interface address
            OA2: u7,
            /// Own Address 2 masks
            OA2MSK: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Own Address 2 enable
            OA2EN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0xc);

        /// address: 0x40005810
        /// Timing register
        pub const TIMINGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// SCL low period (master
            /// mode)
            SCLL: u8,
            /// SCL high period (master
            /// mode)
            SCLH: u8,
            /// Data hold time
            SDADEL: u4,
            /// Data setup time
            SCLDEL: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Timing prescaler
            PRESC: u4,
        }), base_address + 0x10);

        /// address: 0x40005814
        /// Status register 1
        pub const TIMEOUTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Bus timeout A
            TIMEOUTA: u12,
            /// Idle clock timeout
            /// detection
            TIDLE: u1,
            reserved0: u1,
            reserved1: u1,
            /// Clock timeout enable
            TIMOUTEN: u1,
            /// Bus timeout B
            TIMEOUTB: u12,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Extended clock timeout
            /// enable
            TEXTEN: u1,
        }), base_address + 0x14);

        /// address: 0x40005818
        /// Interrupt and Status register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transmit data register empty
            /// (transmitters)
            TXE: u1,
            /// Transmit interrupt status
            /// (transmitters)
            TXIS: u1,
            /// Receive data register not empty
            /// (receivers)
            RXNE: u1,
            /// Address matched (slave
            /// mode)
            ADDR: u1,
            /// Not acknowledge received
            /// flag
            NACKF: u1,
            /// Stop detection flag
            STOPF: u1,
            /// Transfer Complete (master
            /// mode)
            TC: u1,
            /// Transfer Complete Reload
            TCR: u1,
            /// Bus error
            BERR: u1,
            /// Arbitration lost
            ARLO: u1,
            /// Overrun/Underrun (slave
            /// mode)
            OVR: u1,
            /// PEC Error in reception
            PECERR: u1,
            /// Timeout or t_low detection
            /// flag
            TIMEOUT: u1,
            /// SMBus alert
            ALERT: u1,
            reserved0: u1,
            /// Bus busy
            BUSY: u1,
            /// Transfer direction (Slave
            /// mode)
            DIR: u1,
            /// Address match code (Slave
            /// mode)
            ADDCODE: u7,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x18);

        /// address: 0x4000581c
        /// Interrupt clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Address Matched flag clear
            ADDRCF: u1,
            /// Not Acknowledge flag clear
            NACKCF: u1,
            /// Stop detection flag clear
            STOPCF: u1,
            reserved3: u1,
            reserved4: u1,
            /// Bus error flag clear
            BERRCF: u1,
            /// Arbitration lost flag
            /// clear
            ARLOCF: u1,
            /// Overrun/Underrun flag
            /// clear
            OVRCF: u1,
            /// PEC Error flag clear
            PECCF: u1,
            /// Timeout detection flag
            /// clear
            TIMOUTCF: u1,
            /// Alert flag clear
            ALERTCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x1c);

        /// address: 0x40005820
        /// PEC register
        pub const PECR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Packet error checking
            /// register
            PEC: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x20);

        /// address: 0x40005824
        /// Receive data register
        pub const RXDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 8-bit receive data
            RXDATA: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x24);

        /// address: 0x40005828
        /// Transmit data register
        pub const TXDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 8-bit transmit data
            TXDATA: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x28);
    };
    pub const I2C3 = struct {
        pub const base_address = 0x40005c00;

        /// address: 0x40005c00
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Peripheral enable
            PE: u1,
            /// TX Interrupt enable
            TXIE: u1,
            /// RX Interrupt enable
            RXIE: u1,
            /// Address match interrupt enable (slave
            /// only)
            ADDRIE: u1,
            /// Not acknowledge received interrupt
            /// enable
            NACKIE: u1,
            /// STOP detection Interrupt
            /// enable
            STOPIE: u1,
            /// Transfer Complete interrupt
            /// enable
            TCIE: u1,
            /// Error interrupts enable
            ERRIE: u1,
            /// Digital noise filter
            DNF: u4,
            /// Analog noise filter OFF
            ANFOFF: u1,
            reserved0: u1,
            /// DMA transmission requests
            /// enable
            TXDMAEN: u1,
            /// DMA reception requests
            /// enable
            RXDMAEN: u1,
            /// Slave byte control
            SBC: u1,
            /// Clock stretching disable
            NOSTRETCH: u1,
            reserved1: u1,
            /// General call enable
            GCEN: u1,
            /// SMBus Host address enable
            SMBHEN: u1,
            /// SMBus Device Default address
            /// enable
            SMBDEN: u1,
            /// SMBUS alert enable
            ALERTEN: u1,
            /// PEC enable
            PECEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x0);

        /// address: 0x40005c04
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Slave address bit (master
            /// mode)
            SADD: u10,
            /// Transfer direction (master
            /// mode)
            RD_WRN: u1,
            /// 10-bit addressing mode (master
            /// mode)
            ADD10: u1,
            /// 10-bit address header only read
            /// direction (master receiver mode)
            HEAD10R: u1,
            /// Start generation
            START: u1,
            /// Stop generation (master
            /// mode)
            STOP: u1,
            /// NACK generation (slave
            /// mode)
            NACK: u1,
            /// Number of bytes
            NBYTES: u8,
            /// NBYTES reload mode
            RELOAD: u1,
            /// Automatic end mode (master
            /// mode)
            AUTOEND: u1,
            /// Packet error checking byte
            PECBYTE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
        }), base_address + 0x4);

        /// address: 0x40005c08
        /// Own address register 1
        pub const OAR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Interface address
            OA1: u10,
            /// Own Address 1 10-bit mode
            OA1MODE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Own Address 1 enable
            OA1EN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x8);

        /// address: 0x40005c0c
        /// Own address register 2
        pub const OAR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// Interface address
            OA2: u7,
            /// Own Address 2 masks
            OA2MSK: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Own Address 2 enable
            OA2EN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0xc);

        /// address: 0x40005c10
        /// Timing register
        pub const TIMINGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// SCL low period (master
            /// mode)
            SCLL: u8,
            /// SCL high period (master
            /// mode)
            SCLH: u8,
            /// Data hold time
            SDADEL: u4,
            /// Data setup time
            SCLDEL: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Timing prescaler
            PRESC: u4,
        }), base_address + 0x10);

        /// address: 0x40005c14
        /// Status register 1
        pub const TIMEOUTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Bus timeout A
            TIMEOUTA: u12,
            /// Idle clock timeout
            /// detection
            TIDLE: u1,
            reserved0: u1,
            reserved1: u1,
            /// Clock timeout enable
            TIMOUTEN: u1,
            /// Bus timeout B
            TIMEOUTB: u12,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Extended clock timeout
            /// enable
            TEXTEN: u1,
        }), base_address + 0x14);

        /// address: 0x40005c18
        /// Interrupt and Status register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transmit data register empty
            /// (transmitters)
            TXE: u1,
            /// Transmit interrupt status
            /// (transmitters)
            TXIS: u1,
            /// Receive data register not empty
            /// (receivers)
            RXNE: u1,
            /// Address matched (slave
            /// mode)
            ADDR: u1,
            /// Not acknowledge received
            /// flag
            NACKF: u1,
            /// Stop detection flag
            STOPF: u1,
            /// Transfer Complete (master
            /// mode)
            TC: u1,
            /// Transfer Complete Reload
            TCR: u1,
            /// Bus error
            BERR: u1,
            /// Arbitration lost
            ARLO: u1,
            /// Overrun/Underrun (slave
            /// mode)
            OVR: u1,
            /// PEC Error in reception
            PECERR: u1,
            /// Timeout or t_low detection
            /// flag
            TIMEOUT: u1,
            /// SMBus alert
            ALERT: u1,
            reserved0: u1,
            /// Bus busy
            BUSY: u1,
            /// Transfer direction (Slave
            /// mode)
            DIR: u1,
            /// Address match code (Slave
            /// mode)
            ADDCODE: u7,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x18);

        /// address: 0x40005c1c
        /// Interrupt clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Address Matched flag clear
            ADDRCF: u1,
            /// Not Acknowledge flag clear
            NACKCF: u1,
            /// Stop detection flag clear
            STOPCF: u1,
            reserved3: u1,
            reserved4: u1,
            /// Bus error flag clear
            BERRCF: u1,
            /// Arbitration lost flag
            /// clear
            ARLOCF: u1,
            /// Overrun/Underrun flag
            /// clear
            OVRCF: u1,
            /// PEC Error flag clear
            PECCF: u1,
            /// Timeout detection flag
            /// clear
            TIMOUTCF: u1,
            /// Alert flag clear
            ALERTCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x1c);

        /// address: 0x40005c20
        /// PEC register
        pub const PECR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Packet error checking
            /// register
            PEC: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x20);

        /// address: 0x40005c24
        /// Receive data register
        pub const RXDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 8-bit receive data
            RXDATA: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x24);

        /// address: 0x40005c28
        /// Transmit data register
        pub const TXDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 8-bit transmit data
            TXDATA: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x28);
    };

    /// Low power timer
    pub const LPTIM1 = struct {
        pub const base_address = 0x40002400;

        /// address: 0x40002400
        /// Interrupt and Status Register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Compare match
            CMPM: u1,
            /// Autoreload match
            ARRM: u1,
            /// External trigger edge
            /// event
            EXTTRIG: u1,
            /// Compare register update OK
            CMPOK: u1,
            /// Autoreload register update
            /// OK
            ARROK: u1,
            /// Counter direction change down to
            /// up
            UP: u1,
            /// Counter direction change up to
            /// down
            DOWN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x0);

        /// address: 0x40002404
        /// Interrupt Clear Register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// compare match Clear Flag
            CMPMCF: u1,
            /// Autoreload match Clear
            /// Flag
            ARRMCF: u1,
            /// External trigger valid edge Clear
            /// Flag
            EXTTRIGCF: u1,
            /// Compare register update OK Clear
            /// Flag
            CMPOKCF: u1,
            /// Autoreload register update OK Clear
            /// Flag
            ARROKCF: u1,
            /// Direction change to UP Clear
            /// Flag
            UPCF: u1,
            /// Direction change to down Clear
            /// Flag
            DOWNCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x4);

        /// address: 0x40002408
        /// Interrupt Enable Register
        pub const IER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Compare match Interrupt
            /// Enable
            CMPMIE: u1,
            /// Autoreload match Interrupt
            /// Enable
            ARRMIE: u1,
            /// External trigger valid edge Interrupt
            /// Enable
            EXTTRIGIE: u1,
            /// Compare register update OK Interrupt
            /// Enable
            CMPOKIE: u1,
            /// Autoreload register update OK Interrupt
            /// Enable
            ARROKIE: u1,
            /// Direction change to UP Interrupt
            /// Enable
            UPIE: u1,
            /// Direction change to down Interrupt
            /// Enable
            DOWNIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x8);

        /// address: 0x4000240c
        /// Configuration Register
        pub const CFGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clock selector
            CKSEL: u1,
            /// Clock Polarity
            CKPOL: u2,
            /// Configurable digital filter for external
            /// clock
            CKFLT: u2,
            reserved0: u1,
            /// Configurable digital filter for
            /// trigger
            TRGFLT: u2,
            reserved1: u1,
            /// Clock prescaler
            PRESC: u3,
            reserved2: u1,
            /// Trigger selector
            TRIGSEL: u3,
            reserved3: u1,
            /// Trigger enable and
            /// polarity
            TRIGEN: u2,
            /// Timeout enable
            TIMOUT: u1,
            /// Waveform shape
            WAVE: u1,
            /// Waveform shape polarity
            WAVPOL: u1,
            /// Registers update mode
            PRELOAD: u1,
            /// counter mode enabled
            COUNTMODE: u1,
            /// Encoder mode enable
            ENC: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0xc);

        /// address: 0x40002410
        /// Control Register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// LPTIM Enable
            ENABLE: u1,
            /// LPTIM start in single mode
            SNGSTRT: u1,
            /// Timer start in continuous
            /// mode
            CNTSTRT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
        }), base_address + 0x10);

        /// address: 0x40002414
        /// Compare Register
        pub const CMP = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x14);

        /// address: 0x40002418
        /// Autoreload Register
        pub const ARR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x18);

        /// address: 0x4000241c
        /// Counter Register
        pub const CNT = @intToPtr(*volatile MmioInt(32, u16), base_address + 0x1c);
    };

    /// Nested Vectored Interrupt
    /// Controller
    pub const NVIC = struct {
        pub const base_address = 0xe000e100;

        /// address: 0xe000e100
        /// Interrupt Set-Enable Register
        pub const ISER0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// SETENA
            SETENA: u32,
        }), base_address + 0x0);

        /// address: 0xe000e104
        /// Interrupt Set-Enable Register
        pub const ISER1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// SETENA
            SETENA: u32,
        }), base_address + 0x4);

        /// address: 0xe000e108
        /// Interrupt Set-Enable Register
        pub const ISER2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// SETENA
            SETENA: u32,
        }), base_address + 0x8);

        /// address: 0xe000e180
        /// Interrupt Clear-Enable
        /// Register
        pub const ICER0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// CLRENA
            CLRENA: u32,
        }), base_address + 0x80);

        /// address: 0xe000e184
        /// Interrupt Clear-Enable
        /// Register
        pub const ICER1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// CLRENA
            CLRENA: u32,
        }), base_address + 0x84);

        /// address: 0xe000e188
        /// Interrupt Clear-Enable
        /// Register
        pub const ICER2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// CLRENA
            CLRENA: u32,
        }), base_address + 0x88);

        /// address: 0xe000e200
        /// Interrupt Set-Pending Register
        pub const ISPR0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// SETPEND
            SETPEND: u32,
        }), base_address + 0x100);

        /// address: 0xe000e204
        /// Interrupt Set-Pending Register
        pub const ISPR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// SETPEND
            SETPEND: u32,
        }), base_address + 0x104);

        /// address: 0xe000e208
        /// Interrupt Set-Pending Register
        pub const ISPR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// SETPEND
            SETPEND: u32,
        }), base_address + 0x108);

        /// address: 0xe000e280
        /// Interrupt Clear-Pending
        /// Register
        pub const ICPR0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// CLRPEND
            CLRPEND: u32,
        }), base_address + 0x180);

        /// address: 0xe000e284
        /// Interrupt Clear-Pending
        /// Register
        pub const ICPR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// CLRPEND
            CLRPEND: u32,
        }), base_address + 0x184);

        /// address: 0xe000e288
        /// Interrupt Clear-Pending
        /// Register
        pub const ICPR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// CLRPEND
            CLRPEND: u32,
        }), base_address + 0x188);

        /// address: 0xe000e300
        /// Interrupt Active Bit Register
        pub const IABR0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ACTIVE
            ACTIVE: u32,
        }), base_address + 0x200);

        /// address: 0xe000e304
        /// Interrupt Active Bit Register
        pub const IABR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ACTIVE
            ACTIVE: u32,
        }), base_address + 0x204);

        /// address: 0xe000e308
        /// Interrupt Active Bit Register
        pub const IABR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// ACTIVE
            ACTIVE: u32,
        }), base_address + 0x208);

        /// address: 0xe000e400
        /// Interrupt Priority Register
        pub const IPR0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x300);

        /// address: 0xe000e404
        /// Interrupt Priority Register
        pub const IPR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x304);

        /// address: 0xe000e408
        /// Interrupt Priority Register
        pub const IPR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x308);

        /// address: 0xe000e40c
        /// Interrupt Priority Register
        pub const IPR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x30c);

        /// address: 0xe000e410
        /// Interrupt Priority Register
        pub const IPR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x310);

        /// address: 0xe000e414
        /// Interrupt Priority Register
        pub const IPR5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x314);

        /// address: 0xe000e418
        /// Interrupt Priority Register
        pub const IPR6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x318);

        /// address: 0xe000e41c
        /// Interrupt Priority Register
        pub const IPR7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x31c);

        /// address: 0xe000e420
        /// Interrupt Priority Register
        pub const IPR8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x320);

        /// address: 0xe000e424
        /// Interrupt Priority Register
        pub const IPR9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x324);

        /// address: 0xe000e428
        /// Interrupt Priority Register
        pub const IPR10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x328);

        /// address: 0xe000e42c
        /// Interrupt Priority Register
        pub const IPR11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x32c);

        /// address: 0xe000e430
        /// Interrupt Priority Register
        pub const IPR12 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x330);

        /// address: 0xe000e434
        /// Interrupt Priority Register
        pub const IPR13 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x334);

        /// address: 0xe000e438
        /// Interrupt Priority Register
        pub const IPR14 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x338);

        /// address: 0xe000e43c
        /// Interrupt Priority Register
        pub const IPR15 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x33c);

        /// address: 0xe000e440
        /// Interrupt Priority Register
        pub const IPR16 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x340);

        /// address: 0xe000e444
        /// Interrupt Priority Register
        pub const IPR17 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x344);

        /// address: 0xe000e448
        /// Interrupt Priority Register
        pub const IPR18 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x348);

        /// address: 0xe000e44c
        /// Interrupt Priority Register
        pub const IPR19 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x34c);

        /// address: 0xe000e450
        /// Interrupt Priority Register
        pub const IPR20 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IPR_N0
            IPR_N0: u8,
            /// IPR_N1
            IPR_N1: u8,
            /// IPR_N2
            IPR_N2: u8,
            /// IPR_N3
            IPR_N3: u8,
        }), base_address + 0x350);
    };

    /// Power control
    pub const PWR = struct {
        pub const base_address = 0x40007000;

        /// address: 0x40007000
        /// power control register
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Low-power deep sleep
            LPDS: u1,
            /// Power down deepsleep
            PDDS: u1,
            reserved0: u1,
            /// Clear standby flag
            CSBF: u1,
            /// Power voltage detector
            /// enable
            PVDE: u1,
            /// PVD level selection
            PLS: u3,
            /// Disable backup domain write
            /// protection
            DBP: u1,
            /// Flash power down in Stop
            /// mode
            FPDS: u1,
            /// Low-power regulator in deepsleep
            /// under-drive mode
            LPUDS: u1,
            /// Main regulator in deepsleep under-drive
            /// mode
            MRUDS: u1,
            reserved1: u1,
            /// ADCDC1
            ADCDC1: u1,
            /// Regulator voltage scaling output
            /// selection
            VOS: u2,
            /// Over-drive enable
            ODEN: u1,
            /// Over-drive switching
            /// enabled
            ODSWEN: u1,
            /// Under-drive enable in stop
            /// mode
            UDEN: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
        }), base_address + 0x0);

        /// address: 0x40007004
        /// power control/status register
        pub const CSR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Wakeup internal flag
            WUIF: u1,
            /// Standby flag
            SBF: u1,
            /// PVD output
            PVDO: u1,
            /// Backup regulator ready
            BRR: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Enable internal wakeup
            EIWUP: u1,
            /// Backup regulator enable
            BRE: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// Regulator voltage scaling output
            /// selection ready bit
            VOSRDY: u1,
            reserved8: u1,
            /// Over-drive mode ready
            ODRDY: u1,
            /// Over-drive mode switching
            /// ready
            ODSWRDY: u1,
            /// Under-drive ready flag
            UDRDY: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
        }), base_address + 0x4);

        /// address: 0x40007008
        /// power control register
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clear Wakeup Pin flag for
            /// PA0
            CWUPF1: u1,
            /// Clear Wakeup Pin flag for
            /// PA2
            CWUPF2: u1,
            /// Clear Wakeup Pin flag for
            /// PC1
            CWUPF3: u1,
            /// Clear Wakeup Pin flag for
            /// PC13
            CWUPF4: u1,
            /// Clear Wakeup Pin flag for
            /// PI8
            CWUPF5: u1,
            /// Clear Wakeup Pin flag for
            /// PI11
            CWUPF6: u1,
            reserved0: u1,
            reserved1: u1,
            /// Wakeup pin polarity bit for
            /// PA0
            WUPP1: u1,
            /// Wakeup pin polarity bit for
            /// PA2
            WUPP2: u1,
            /// Wakeup pin polarity bit for
            /// PC1
            WUPP3: u1,
            /// Wakeup pin polarity bit for
            /// PC13
            WUPP4: u1,
            /// Wakeup pin polarity bit for
            /// PI8
            WUPP5: u1,
            /// Wakeup pin polarity bit for
            /// PI11
            WUPP6: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x8);

        /// address: 0x4000700c
        /// power control/status register
        pub const CSR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Wakeup Pin flag for PA0
            WUPF1: u1,
            /// Wakeup Pin flag for PA2
            WUPF2: u1,
            /// Wakeup Pin flag for PC1
            WUPF3: u1,
            /// Wakeup Pin flag for PC13
            WUPF4: u1,
            /// Wakeup Pin flag for PI8
            WUPF5: u1,
            /// Wakeup Pin flag for PI11
            WUPF6: u1,
            reserved0: u1,
            reserved1: u1,
            /// Enable Wakeup pin for PA0
            EWUP1: u1,
            /// Enable Wakeup pin for PA2
            EWUP2: u1,
            /// Enable Wakeup pin for PC1
            EWUP3: u1,
            /// Enable Wakeup pin for PC13
            EWUP4: u1,
            /// Enable Wakeup pin for PI8
            EWUP5: u1,
            /// Enable Wakeup pin for PI11
            EWUP6: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0xc);
    };

    /// QuadSPI interface
    pub const QUADSPI = struct {
        pub const base_address = 0xa0001000;

        /// address: 0xa0001000
        /// control register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Enable
            EN: u1,
            /// Abort request
            ABORT: u1,
            /// DMA enable
            DMAEN: u1,
            /// Timeout counter enable
            TCEN: u1,
            /// Sample shift
            SSHIFT: u1,
            reserved0: u1,
            /// Dual-flash mode
            DFM: u1,
            /// FLASH memory selection
            FSEL: u1,
            /// IFO threshold level
            FTHRES: u5,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Transfer error interrupt
            /// enable
            TEIE: u1,
            /// Transfer complete interrupt
            /// enable
            TCIE: u1,
            /// FIFO threshold interrupt
            /// enable
            FTIE: u1,
            /// Status match interrupt
            /// enable
            SMIE: u1,
            /// TimeOut interrupt enable
            TOIE: u1,
            reserved4: u1,
            /// Automatic poll mode stop
            APMS: u1,
            /// Polling match mode
            PMM: u1,
            /// Clock prescaler
            PRESCALER: u8,
        }), base_address + 0x0);

        /// address: 0xa0001004
        /// device configuration register
        pub const DCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Mode 0 / mode 3
            CKMODE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Chip select high time
            CSHT: u3,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// FLASH memory size
            FSIZE: u5,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x4);

        /// address: 0xa0001008
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer error flag
            TEF: u1,
            /// Transfer complete flag
            TCF: u1,
            /// FIFO threshold flag
            FTF: u1,
            /// Status match flag
            SMF: u1,
            /// Timeout flag
            TOF: u1,
            /// Busy
            BUSY: u1,
            reserved0: u1,
            reserved1: u1,
            /// FIFO level
            FLEVEL: u7,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x8);

        /// address: 0xa000100c
        /// flag clear register
        pub const FCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clear transfer error flag
            CTEF: u1,
            /// Clear transfer complete
            /// flag
            CTCF: u1,
            reserved0: u1,
            /// Clear status match flag
            CSMF: u1,
            /// Clear timeout flag
            CTOF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0xc);

        /// address: 0xa0001010
        /// data length register
        pub const DLR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data length
            DL: u32,
        }), base_address + 0x10);

        /// address: 0xa0001014
        /// communication configuration
        /// register
        pub const CCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Instruction
            INSTRUCTION: u8,
            /// Instruction mode
            IMODE: u2,
            /// Address mode
            ADMODE: u2,
            /// Address size
            ADSIZE: u2,
            /// Alternate bytes mode
            ABMODE: u2,
            /// Alternate bytes size
            ABSIZE: u2,
            /// Number of dummy cycles
            DCYC: u5,
            reserved0: u1,
            /// Data mode
            DMODE: u2,
            /// Functional mode
            FMODE: u2,
            /// Send instruction only once
            /// mode
            SIOO: u1,
            reserved1: u1,
            /// DDR hold half cycle
            DHHC: u1,
            /// Double data rate mode
            DDRM: u1,
        }), base_address + 0x14);

        /// address: 0xa0001018
        /// address register
        pub const AR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Address
            ADDRESS: u32,
        }), base_address + 0x18);

        /// address: 0xa000101c
        /// ABR
        pub const ABR = @intToPtr(*volatile Mmio(32, packed struct {
            /// ALTERNATE
            ALTERNATE: u32,
        }), base_address + 0x1c);

        /// address: 0xa0001020
        /// data register
        pub const DR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data
            DATA: u32,
        }), base_address + 0x20);

        /// address: 0xa0001024
        /// polling status mask register
        pub const PSMKR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Status mask
            MASK: u32,
        }), base_address + 0x24);

        /// address: 0xa0001028
        /// polling status match register
        pub const PSMAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Status match
            MATCH: u32,
        }), base_address + 0x28);

        /// address: 0xa000102c
        /// polling interval register
        pub const PIR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Polling interval
            INTERVAL: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x2c);

        /// address: 0xa0001030
        /// low-power timeout register
        pub const LPTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Timeout period
            TIMEOUT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x30);
    };

    /// Random number generator
    pub const RNG = struct {
        pub const base_address = 0x50060800;

        /// address: 0x50060800
        /// control register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            /// Random number generator
            /// enable
            RNGEN: u1,
            /// Interrupt enable
            IE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
        }), base_address + 0x0);

        /// address: 0x50060804
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data ready
            DRDY: u1,
            /// Clock error current status
            CECS: u1,
            /// Seed error current status
            SECS: u1,
            reserved0: u1,
            reserved1: u1,
            /// Clock error interrupt
            /// status
            CEIS: u1,
            /// Seed error interrupt
            /// status
            SEIS: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x4);

        /// address: 0x50060808
        /// data register
        pub const DR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Random data
            RNDATA: u32,
        }), base_address + 0x8);
    };

    /// Real-time clock
    pub const RTC = struct {
        pub const base_address = 0x40002800;

        /// address: 0x40002800
        /// time register
        pub const TR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Second units in BCD format
            SU: u4,
            /// Second tens in BCD format
            ST: u3,
            reserved0: u1,
            /// Minute units in BCD format
            MNU: u4,
            /// Minute tens in BCD format
            MNT: u3,
            reserved1: u1,
            /// Hour units in BCD format
            HU: u4,
            /// Hour tens in BCD format
            HT: u2,
            /// AM/PM notation
            PM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
        }), base_address + 0x0);

        /// address: 0x40002804
        /// date register
        pub const DR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Date units in BCD format
            DU: u4,
            /// Date tens in BCD format
            DT: u2,
            reserved0: u1,
            reserved1: u1,
            /// Month units in BCD format
            MU: u4,
            /// Month tens in BCD format
            MT: u1,
            /// Week day units
            WDU: u3,
            /// Year units in BCD format
            YU: u4,
            /// Year tens in BCD format
            YT: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x4);

        /// address: 0x40002808
        /// control register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Wakeup clock selection
            WCKSEL: u3,
            /// Time-stamp event active
            /// edge
            TSEDGE: u1,
            /// Reference clock detection enable (50 or
            /// 60 Hz)
            REFCKON: u1,
            /// Bypass the shadow
            /// registers
            BYPSHAD: u1,
            /// Hour format
            FMT: u1,
            reserved0: u1,
            /// Alarm A enable
            ALRAE: u1,
            /// Alarm B enable
            ALRBE: u1,
            /// Wakeup timer enable
            WUTE: u1,
            /// Time stamp enable
            TSE: u1,
            /// Alarm A interrupt enable
            ALRAIE: u1,
            /// Alarm B interrupt enable
            ALRBIE: u1,
            /// Wakeup timer interrupt
            /// enable
            WUTIE: u1,
            /// Time-stamp interrupt
            /// enable
            TSIE: u1,
            /// Add 1 hour (summer time
            /// change)
            ADD1H: u1,
            /// Subtract 1 hour (winter time
            /// change)
            SUB1H: u1,
            /// Backup
            BKP: u1,
            /// Calibration output
            /// selection
            COSEL: u1,
            /// Output polarity
            POL: u1,
            /// Output selection
            OSEL: u2,
            /// Calibration output enable
            COE: u1,
            /// timestamp on internal event
            /// enable
            ITSE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8);

        /// address: 0x4000280c
        /// initialization and status
        /// register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Alarm A write flag
            ALRAWF: u1,
            /// Alarm B write flag
            ALRBWF: u1,
            /// Wakeup timer write flag
            WUTWF: u1,
            /// Shift operation pending
            SHPF: u1,
            /// Initialization status flag
            INITS: u1,
            /// Registers synchronization
            /// flag
            RSF: u1,
            /// Initialization flag
            INITF: u1,
            /// Initialization mode
            INIT: u1,
            /// Alarm A flag
            ALRAF: u1,
            /// Alarm B flag
            ALRBF: u1,
            /// Wakeup timer flag
            WUTF: u1,
            /// Time-stamp flag
            TSF: u1,
            /// Time-stamp overflow flag
            TSOVF: u1,
            /// Tamper detection flag
            TAMP1F: u1,
            /// RTC_TAMP2 detection flag
            TAMP2F: u1,
            /// RTC_TAMP3 detection flag
            TAMP3F: u1,
            /// Recalibration pending Flag
            RECALPF: u1,
            /// Internal tTime-stamp flag
            ITSF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0xc);

        /// address: 0x40002810
        /// prescaler register
        pub const PRER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Synchronous prescaler
            /// factor
            PREDIV_S: u15,
            reserved0: u1,
            /// Asynchronous prescaler
            /// factor
            PREDIV_A: u7,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
        }), base_address + 0x10);

        /// address: 0x40002814
        /// wakeup timer register
        pub const WUTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Wakeup auto-reload value
            /// bits
            WUT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x4000281c
        /// alarm A register
        pub const ALRMAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Second units in BCD format
            SU: u4,
            /// Second tens in BCD format
            ST: u3,
            /// Alarm A seconds mask
            MSK1: u1,
            /// Minute units in BCD format
            MNU: u4,
            /// Minute tens in BCD format
            MNT: u3,
            /// Alarm A minutes mask
            MSK2: u1,
            /// Hour units in BCD format
            HU: u4,
            /// Hour tens in BCD format
            HT: u2,
            /// AM/PM notation
            PM: u1,
            /// Alarm A hours mask
            MSK3: u1,
            /// Date units or day in BCD
            /// format
            DU: u4,
            /// Date tens in BCD format
            DT: u2,
            /// Week day selection
            WDSEL: u1,
            /// Alarm A date mask
            MSK4: u1,
        }), base_address + 0x1c);

        /// address: 0x40002820
        /// alarm B register
        pub const ALRMBR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Second units in BCD format
            SU: u4,
            /// Second tens in BCD format
            ST: u3,
            /// Alarm B seconds mask
            MSK1: u1,
            /// Minute units in BCD format
            MNU: u4,
            /// Minute tens in BCD format
            MNT: u3,
            /// Alarm B minutes mask
            MSK2: u1,
            /// Hour units in BCD format
            HU: u4,
            /// Hour tens in BCD format
            HT: u2,
            /// AM/PM notation
            PM: u1,
            /// Alarm B hours mask
            MSK3: u1,
            /// Date units or day in BCD
            /// format
            DU: u4,
            /// Date tens in BCD format
            DT: u2,
            /// Week day selection
            WDSEL: u1,
            /// Alarm B date mask
            MSK4: u1,
        }), base_address + 0x20);

        /// address: 0x40002824
        /// write protection register
        pub const WPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Write protection key
            KEY: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x24);

        /// address: 0x40002828
        /// sub second register
        pub const SSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sub second value
            SS: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x28);

        /// address: 0x4000282c
        /// shift control register
        pub const SHIFTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Subtract a fraction of a
            /// second
            SUBFS: u15,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            /// Add one second
            ADD1S: u1,
        }), base_address + 0x2c);

        /// address: 0x40002830
        /// time stamp time register
        pub const TSTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Second units in BCD format
            SU: u4,
            /// Second tens in BCD format
            ST: u3,
            reserved0: u1,
            /// Minute units in BCD format
            MNU: u4,
            /// Minute tens in BCD format
            MNT: u3,
            reserved1: u1,
            /// Hour units in BCD format
            HU: u4,
            /// Hour tens in BCD format
            HT: u2,
            /// AM/PM notation
            PM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
        }), base_address + 0x30);

        /// address: 0x40002834
        /// time stamp date register
        pub const TSDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Date units in BCD format
            DU: u4,
            /// Date tens in BCD format
            DT: u2,
            reserved0: u1,
            reserved1: u1,
            /// Month units in BCD format
            MU: u4,
            /// Month tens in BCD format
            MT: u1,
            /// Week day units
            WDU: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x34);

        /// address: 0x40002838
        /// timestamp sub second register
        pub const TSSSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sub second value
            SS: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x38);

        /// address: 0x4000283c
        /// calibration register
        pub const CALR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Calibration minus
            CALM: u9,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Use a 16-second calibration cycle
            /// period
            CALW16: u1,
            /// Use an 8-second calibration cycle
            /// period
            CALW8: u1,
            /// Increase frequency of RTC by 488.5
            /// ppm
            CALP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x3c);

        /// address: 0x40002840
        /// tamper configuration register
        pub const TAMPCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Tamper 1 detection enable
            TAMP1E: u1,
            /// Active level for tamper 1
            TAMP1TRG: u1,
            /// Tamper interrupt enable
            TAMPIE: u1,
            /// Tamper 2 detection enable
            TAMP2E: u1,
            /// Active level for tamper 2
            TAMP2TRG: u1,
            /// Tamper 3 detection enable
            TAMP3E: u1,
            /// Active level for tamper 3
            TAMP3TRG: u1,
            /// Activate timestamp on tamper detection
            /// event
            TAMPTS: u1,
            /// Tamper sampling frequency
            TAMPFREQ: u3,
            /// Tamper filter count
            TAMPFLT: u2,
            /// Tamper precharge duration
            TAMPPRCH: u2,
            /// TAMPER pull-up disable
            TAMPPUDIS: u1,
            /// Tamper 1 interrupt enable
            TAMP1IE: u1,
            /// Tamper 1 no erase
            TAMP1NOERASE: u1,
            /// Tamper 1 mask flag
            TAMP1MF: u1,
            /// Tamper 2 interrupt enable
            TAMP2IE: u1,
            /// Tamper 2 no erase
            TAMP2NOERASE: u1,
            /// Tamper 2 mask flag
            TAMP2MF: u1,
            /// Tamper 3 interrupt enable
            TAMP3IE: u1,
            /// Tamper 3 no erase
            TAMP3NOERASE: u1,
            /// Tamper 3 mask flag
            TAMP3MF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x40);

        /// address: 0x40002844
        /// alarm A sub second register
        pub const ALRMASSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sub seconds value
            SS: u15,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Mask the most-significant bits starting
            /// at this bit
            MASKSS: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x44);

        /// address: 0x40002848
        /// alarm B sub second register
        pub const ALRMBSSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Sub seconds value
            SS: u15,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Mask the most-significant bits starting
            /// at this bit
            MASKSS: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x48);

        /// address: 0x4000284c
        /// option register
        pub const OR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// TIMESTAMP mapping
            TSINSEL: u1,
            reserved1: u1,
            /// RTC_ALARM on PC13 output
            /// type
            RTC_ALARM_TYPE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
        }), base_address + 0x4c);

        /// address: 0x40002850
        /// backup register
        pub const BKP0R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x50);

        /// address: 0x40002854
        /// backup register
        pub const BKP1R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x54);

        /// address: 0x40002858
        /// backup register
        pub const BKP2R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x58);

        /// address: 0x4000285c
        /// backup register
        pub const BKP3R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x5c);

        /// address: 0x40002860
        /// backup register
        pub const BKP4R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x60);

        /// address: 0x40002864
        /// backup register
        pub const BKP5R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x64);

        /// address: 0x40002868
        /// backup register
        pub const BKP6R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x68);

        /// address: 0x4000286c
        /// backup register
        pub const BKP7R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x6c);

        /// address: 0x40002870
        /// backup register
        pub const BKP8R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x70);

        /// address: 0x40002874
        /// backup register
        pub const BKP9R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x74);

        /// address: 0x40002878
        /// backup register
        pub const BKP10R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x78);

        /// address: 0x4000287c
        /// backup register
        pub const BKP11R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x7c);

        /// address: 0x40002880
        /// backup register
        pub const BKP12R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x80);

        /// address: 0x40002884
        /// backup register
        pub const BKP13R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x84);

        /// address: 0x40002888
        /// backup register
        pub const BKP14R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x88);

        /// address: 0x4000288c
        /// backup register
        pub const BKP15R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x8c);

        /// address: 0x40002890
        /// backup register
        pub const BKP16R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x90);

        /// address: 0x40002894
        /// backup register
        pub const BKP17R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x94);

        /// address: 0x40002898
        /// backup register
        pub const BKP18R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x98);

        /// address: 0x4000289c
        /// backup register
        pub const BKP19R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0x9c);

        /// address: 0x400028a0
        /// backup register
        pub const BKP20R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xa0);

        /// address: 0x400028a4
        /// backup register
        pub const BKP21R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xa4);

        /// address: 0x400028a8
        /// backup register
        pub const BKP22R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xa8);

        /// address: 0x400028ac
        /// backup register
        pub const BKP23R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xac);

        /// address: 0x400028b0
        /// backup register
        pub const BKP24R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xb0);

        /// address: 0x400028b4
        /// backup register
        pub const BKP25R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xb4);

        /// address: 0x400028b8
        /// backup register
        pub const BKP26R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xb8);

        /// address: 0x400028bc
        /// backup register
        pub const BKP27R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xbc);

        /// address: 0x400028c0
        /// backup register
        pub const BKP28R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xc0);

        /// address: 0x400028c4
        /// backup register
        pub const BKP29R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xc4);

        /// address: 0x400028c8
        /// backup register
        pub const BKP30R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xc8);

        /// address: 0x400028cc
        /// backup register
        pub const BKP31R = @intToPtr(*volatile Mmio(32, packed struct {
            /// BKP
            BKP: u32,
        }), base_address + 0xcc);
    };

    /// Reset and clock control
    pub const RCC = struct {
        pub const base_address = 0x40023800;

        /// address: 0x40023800
        /// clock control register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Internal high-speed clock
            /// enable
            HSION: u1,
            /// Internal high-speed clock ready
            /// flag
            HSIRDY: u1,
            reserved0: u1,
            /// Internal high-speed clock
            /// trimming
            HSITRIM: u5,
            /// Internal high-speed clock
            /// calibration
            HSICAL: u8,
            /// HSE clock enable
            HSEON: u1,
            /// HSE clock ready flag
            HSERDY: u1,
            /// HSE clock bypass
            HSEBYP: u1,
            /// Clock security system
            /// enable
            CSSON: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Main PLL (PLL) enable
            PLLON: u1,
            /// Main PLL (PLL) clock ready
            /// flag
            PLLRDY: u1,
            /// PLLI2S enable
            PLLI2SON: u1,
            /// PLLI2S clock ready flag
            PLLI2SRDY: u1,
            /// PLLSAI enable
            PLLSAION: u1,
            /// PLLSAI clock ready flag
            PLLSAIRDY: u1,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x0);

        /// address: 0x40023804
        /// PLL configuration register
        pub const PLLCFGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Division factor for the main PLL (PLL)
            /// and audio PLL (PLLI2S) input clock
            PLLM: u6,
            
            /// Main PLL (PLL) multiplication factor for
            /// VCO
            PLLN: u9,
            
            reserved0: u1,
            /// Main PLL (PLL) division factor for main
            /// system clock
            PLLP: u2,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Main PLL(PLL) and audio PLL (PLLI2S)
            /// entry clock source
            PLLSRC: u1,
            reserved5: u1,
            /// Main PLL (PLL) division factor for USB
            /// OTG FS, SDIO and random number generator
            /// clocks
            PLLQ: u4,
            
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x4);

        /// address: 0x40023808
        /// clock configuration register
        pub const CFGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// System clock switch
            SW: u2,
            /// System clock switch status
            SWS: u2,
            /// AHB prescaler
            HPRE: u4,
            reserved0: u1,
            reserved1: u1,
            /// APB Low speed prescaler
            /// (APB1)
            PPRE1: u3,
            /// APB high-speed prescaler
            /// (APB2)
            PPRE2: u3,
            /// HSE division factor for RTC
            /// clock
            RTCPRE: u5,
            /// Microcontroller clock output
            /// 1
            MCO1: u2,
            /// I2S clock selection
            I2SSRC: u1,
            /// MCO1 prescaler
            MCO1PRE: u3,
            /// MCO2 prescaler
            MCO2PRE: u3,
            /// Microcontroller clock output
            /// 2
            MCO2: u2,
        }), base_address + 0x8);

        /// address: 0x4002380c
        /// clock interrupt register
        pub const CIR = @intToPtr(*volatile Mmio(32, packed struct {
            /// LSI ready interrupt flag
            LSIRDYF: u1,
            /// LSE ready interrupt flag
            LSERDYF: u1,
            /// HSI ready interrupt flag
            HSIRDYF: u1,
            /// HSE ready interrupt flag
            HSERDYF: u1,
            /// Main PLL (PLL) ready interrupt
            /// flag
            PLLRDYF: u1,
            /// PLLI2S ready interrupt
            /// flag
            PLLI2SRDYF: u1,
            /// PLLSAI ready interrupt
            /// flag
            PLLSAIRDYF: u1,
            /// Clock security system interrupt
            /// flag
            CSSF: u1,
            /// LSI ready interrupt enable
            LSIRDYIE: u1,
            /// LSE ready interrupt enable
            LSERDYIE: u1,
            /// HSI ready interrupt enable
            HSIRDYIE: u1,
            /// HSE ready interrupt enable
            HSERDYIE: u1,
            /// Main PLL (PLL) ready interrupt
            /// enable
            PLLRDYIE: u1,
            /// PLLI2S ready interrupt
            /// enable
            PLLI2SRDYIE: u1,
            /// PLLSAI Ready Interrupt
            /// Enable
            PLLSAIRDYIE: u1,
            reserved0: u1,
            /// LSI ready interrupt clear
            LSIRDYC: u1,
            /// LSE ready interrupt clear
            LSERDYC: u1,
            /// HSI ready interrupt clear
            HSIRDYC: u1,
            /// HSE ready interrupt clear
            HSERDYC: u1,
            /// Main PLL(PLL) ready interrupt
            /// clear
            PLLRDYC: u1,
            /// PLLI2S ready interrupt
            /// clear
            PLLI2SRDYC: u1,
            /// PLLSAI Ready Interrupt
            /// Clear
            PLLSAIRDYC: u1,
            /// Clock security system interrupt
            /// clear
            CSSC: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0xc);

        /// address: 0x40023810
        /// AHB1 peripheral reset register
        pub const AHB1RSTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// IO port A reset
            GPIOARST: u1,
            /// IO port B reset
            GPIOBRST: u1,
            /// IO port C reset
            GPIOCRST: u1,
            /// IO port D reset
            GPIODRST: u1,
            /// IO port E reset
            GPIOERST: u1,
            /// IO port F reset
            GPIOFRST: u1,
            /// IO port G reset
            GPIOGRST: u1,
            /// IO port H reset
            GPIOHRST: u1,
            /// IO port I reset
            GPIOIRST: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// CRC reset
            CRCRST: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            /// DMA2 reset
            DMA1RST: u1,
            /// DMA2 reset
            DMA2RST: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            /// USB OTG HS module reset
            OTGHSRST: u1,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x10);

        /// address: 0x40023814
        /// AHB2 peripheral reset register
        pub const AHB2RSTR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// AES module reset
            AESRST: u1,
            reserved4: u1,
            /// Random number generator module
            /// reset
            RNGRST: u1,
            /// USB OTG FS module reset
            OTGFSRST: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x14);

        /// address: 0x40023818
        /// AHB3 peripheral reset register
        pub const AHB3RSTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Flexible memory controller module
            /// reset
            FMCRST: u1,
            /// Quad SPI memory controller
            /// reset
            QSPIRST: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x18);

        /// address: 0x40023820
        /// APB1 peripheral reset register
        pub const APB1RSTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM2 reset
            TIM2RST: u1,
            /// TIM3 reset
            TIM3RST: u1,
            /// TIM4 reset
            TIM4RST: u1,
            /// TIM5 reset
            TIM5RST: u1,
            /// TIM6 reset
            TIM6RST: u1,
            /// TIM7 reset
            TIM7RST: u1,
            /// TIM12 reset
            TIM12RST: u1,
            /// TIM13 reset
            TIM13RST: u1,
            /// TIM14 reset
            TIM14RST: u1,
            /// Low power timer 1 reset
            LPTIM1RST: u1,
            reserved0: u1,
            /// Window watchdog reset
            WWDGRST: u1,
            reserved1: u1,
            reserved2: u1,
            /// SPI 2 reset
            SPI2RST: u1,
            /// SPI 3 reset
            SPI3RST: u1,
            reserved3: u1,
            /// USART 2 reset
            UART2RST: u1,
            /// USART 3 reset
            UART3RST: u1,
            /// USART 4 reset
            UART4RST: u1,
            /// USART 5 reset
            UART5RST: u1,
            /// I2C 1 reset
            I2C1RST: u1,
            /// I2C 2 reset
            I2C2RST: u1,
            /// I2C3 reset
            I2C3RST: u1,
            reserved4: u1,
            /// CAN1 reset
            CAN1RST: u1,
            reserved5: u1,
            /// HDMI-CEC reset
            CECRST: u1,
            /// Power interface reset
            PWRRST: u1,
            /// DAC reset
            DACRST: u1,
            /// UART7 reset
            UART7RST: u1,
            /// UART8 reset
            UART8RST: u1,
        }), base_address + 0x20);

        /// address: 0x40023824
        /// APB2 peripheral reset register
        pub const APB2RSTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM1 reset
            TIM1RST: u1,
            /// TIM8 reset
            TIM8RST: u1,
            reserved0: u1,
            reserved1: u1,
            /// USART1 reset
            USART1RST: u1,
            /// USART6 reset
            USART6RST: u1,
            reserved2: u1,
            /// SDMMC2 reset
            SDMMC2RST: u1,
            /// ADC interface reset (common to all
            /// ADCs)
            ADCRST: u1,
            reserved3: u1,
            reserved4: u1,
            /// SDMMC1 reset
            SDMMC1RST: u1,
            /// SPI 1 reset
            SPI1RST: u1,
            /// SPI4 reset
            SPI4RST: u1,
            /// System configuration controller
            /// reset
            SYSCFGRST: u1,
            reserved5: u1,
            /// TIM9 reset
            TIM9RST: u1,
            /// TIM10 reset
            TIM10RST: u1,
            /// TIM11 reset
            TIM11RST: u1,
            reserved6: u1,
            /// SPI5 reset
            SPI5RST: u1,
            reserved7: u1,
            /// SAI1 reset
            SAI1RST: u1,
            /// SAI2 reset
            SAI2RST: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            /// USB OTG HS PHY controller
            /// reset
            USBPHYCRST: u1,
        }), base_address + 0x24);

        /// address: 0x40023830
        /// AHB1 peripheral clock register
        pub const AHB1ENR = @intToPtr(*volatile Mmio(32, packed struct {
            /// IO port A clock enable
            GPIOAEN: u1,
            /// IO port B clock enable
            GPIOBEN: u1,
            /// IO port C clock enable
            GPIOCEN: u1,
            /// IO port D clock enable
            GPIODEN: u1,
            /// IO port E clock enable
            GPIOEEN: u1,
            /// IO port F clock enable
            GPIOFEN: u1,
            /// IO port G clock enable
            GPIOGEN: u1,
            /// IO port H clock enable
            GPIOHEN: u1,
            /// IO port I clock enable
            GPIOIEN: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// CRC clock enable
            CRCEN: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// Backup SRAM interface clock
            /// enable
            BKPSRAMEN: u1,
            reserved8: u1,
            /// CCM data RAM clock enable
            DTCMRAMEN: u1,
            /// DMA1 clock enable
            DMA1EN: u1,
            /// DMA2 clock enable
            DMA2EN: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            /// USB OTG HS clock enable
            OTGHSEN: u1,
            /// USB OTG HSULPI clock
            /// enable
            OTGHSULPIEN: u1,
            padding0: u1,
        }), base_address + 0x30);

        /// address: 0x40023834
        /// AHB2 peripheral clock enable
        /// register
        pub const AHB2ENR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// AES module clock enable
            AESEN: u1,
            reserved4: u1,
            /// Random number generator clock
            /// enable
            RNGEN: u1,
            /// USB OTG FS clock enable
            OTGFSEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x34);

        /// address: 0x40023838
        /// AHB3 peripheral clock enable
        /// register
        pub const AHB3ENR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Flexible memory controller module clock
            /// enable
            FMCEN: u1,
            /// Quad SPI memory controller clock
            /// enable
            QSPIEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x38);

        /// address: 0x40023840
        /// APB1 peripheral clock enable
        /// register
        pub const APB1ENR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM2 clock enable
            TIM2EN: u1,
            /// TIM3 clock enable
            TIM3EN: u1,
            /// TIM4 clock enable
            TIM4EN: u1,
            /// TIM5 clock enable
            TIM5EN: u1,
            /// TIM6 clock enable
            TIM6EN: u1,
            /// TIM7 clock enable
            TIM7EN: u1,
            /// TIM12 clock enable
            TIM12EN: u1,
            /// TIM13 clock enable
            TIM13EN: u1,
            /// TIM14 clock enable
            TIM14EN: u1,
            /// Low power timer 1 clock
            /// enable
            LPTIM1EN: u1,
            /// RTCAPB clock enable
            RTCAPBEN: u1,
            /// Window watchdog clock
            /// enable
            WWDGEN: u1,
            reserved0: u1,
            reserved1: u1,
            /// SPI2 clock enable
            SPI2EN: u1,
            /// SPI3 clock enable
            SPI3EN: u1,
            reserved2: u1,
            /// USART 2 clock enable
            USART2EN: u1,
            /// USART3 clock enable
            USART3EN: u1,
            /// UART4 clock enable
            UART4EN: u1,
            /// UART5 clock enable
            UART5EN: u1,
            /// I2C1 clock enable
            I2C1EN: u1,
            /// I2C2 clock enable
            I2C2EN: u1,
            /// I2C3 clock enable
            I2C3EN: u1,
            reserved3: u1,
            /// CAN 1 clock enable
            CAN1EN: u1,
            reserved4: u1,
            reserved5: u1,
            /// Power interface clock
            /// enable
            PWREN: u1,
            /// DAC interface clock enable
            DACEN: u1,
            /// UART7 clock enable
            UART7EN: u1,
            /// UART8 clock enable
            UART8EN: u1,
        }), base_address + 0x40);

        /// address: 0x40023844
        /// APB2 peripheral clock enable
        /// register
        pub const APB2ENR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM1 clock enable
            TIM1EN: u1,
            /// TIM8 clock enable
            TIM8EN: u1,
            reserved0: u1,
            reserved1: u1,
            /// USART1 clock enable
            USART1EN: u1,
            /// USART6 clock enable
            USART6EN: u1,
            reserved2: u1,
            /// SDMMC2 clock enable
            SDMMC2EN: u1,
            /// ADC1 clock enable
            ADC1EN: u1,
            /// ADC2 clock enable
            ADC2EN: u1,
            /// ADC3 clock enable
            ADC3EN: u1,
            /// SDMMC1 clock enable
            SDMMC1EN: u1,
            /// SPI1 clock enable
            SPI1EN: u1,
            /// SPI4 clock enable
            SPI4EN: u1,
            /// System configuration controller clock
            /// enable
            SYSCFGEN: u1,
            reserved3: u1,
            /// TIM9 clock enable
            TIM9EN: u1,
            /// TIM10 clock enable
            TIM10EN: u1,
            /// TIM11 clock enable
            TIM11EN: u1,
            reserved4: u1,
            /// SPI5 clock enable
            SPI5EN: u1,
            reserved5: u1,
            /// SAI1 clock enable
            SAI1EN: u1,
            /// SAI2 clock enable
            SAI2EN: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// USB OTG HS PHY controller clock
            /// enable
            USBPHYCEN: u1,
        }), base_address + 0x44);

        /// address: 0x40023850
        /// AHB1 peripheral clock enable in low power
        /// mode register
        pub const AHB1LPENR = @intToPtr(*volatile Mmio(32, packed struct {
            /// IO port A clock enable during sleep
            /// mode
            GPIOALPEN: u1,
            /// IO port B clock enable during Sleep
            /// mode
            GPIOBLPEN: u1,
            /// IO port C clock enable during Sleep
            /// mode
            GPIOCLPEN: u1,
            /// IO port D clock enable during Sleep
            /// mode
            GPIODLPEN: u1,
            /// IO port E clock enable during Sleep
            /// mode
            GPIOELPEN: u1,
            /// IO port F clock enable during Sleep
            /// mode
            GPIOFLPEN: u1,
            /// IO port G clock enable during Sleep
            /// mode
            GPIOGLPEN: u1,
            /// IO port H clock enable during Sleep
            /// mode
            GPIOHLPEN: u1,
            /// IO port I clock enable during Sleep
            /// mode
            GPIOILPEN: u1,
            /// IO port J clock enable during Sleep
            /// mode
            GPIOJLPEN: u1,
            /// IO port K clock enable during Sleep
            /// mode
            GPIOKLPEN: u1,
            reserved0: u1,
            /// CRC clock enable during Sleep
            /// mode
            CRCLPEN: u1,
            /// AXI to AHB bridge clock enable during
            /// Sleep mode
            AXILPEN: u1,
            reserved1: u1,
            /// Flash interface clock enable during
            /// Sleep mode
            FLITFLPEN: u1,
            /// SRAM 1interface clock enable during
            /// Sleep mode
            SRAM1LPEN: u1,
            /// SRAM 2 interface clock enable during
            /// Sleep mode
            SRAM2LPEN: u1,
            /// Backup SRAM interface clock enable
            /// during Sleep mode
            BKPSRAMLPEN: u1,
            /// SRAM 3 interface clock enable during
            /// Sleep mode
            SRAM3LPEN: u1,
            /// DTCM RAM interface clock enable during
            /// Sleep mode
            DTCMLPEN: u1,
            /// DMA1 clock enable during Sleep
            /// mode
            DMA1LPEN: u1,
            /// DMA2 clock enable during Sleep
            /// mode
            DMA2LPEN: u1,
            /// DMA2D clock enable during Sleep
            /// mode
            DMA2DLPEN: u1,
            reserved2: u1,
            /// Ethernet MAC clock enable during Sleep
            /// mode
            ETHMACLPEN: u1,
            /// Ethernet transmission clock enable
            /// during Sleep mode
            ETHMACTXLPEN: u1,
            /// Ethernet reception clock enable during
            /// Sleep mode
            ETHMACRXLPEN: u1,
            /// Ethernet PTP clock enable during Sleep
            /// mode
            ETHMACPTPLPEN: u1,
            /// USB OTG HS clock enable during Sleep
            /// mode
            OTGHSLPEN: u1,
            /// USB OTG HS ULPI clock enable during
            /// Sleep mode
            OTGHSULPILPEN: u1,
            padding0: u1,
        }), base_address + 0x50);

        /// address: 0x40023854
        /// AHB2 peripheral clock enable in low power
        /// mode register
        pub const AHB2LPENR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// AES module clock enable during Sleep
            /// mode
            AESLPEN: u1,
            reserved4: u1,
            /// Random number generator clock enable
            /// during Sleep mode
            RNGLPEN: u1,
            /// USB OTG FS clock enable during Sleep
            /// mode
            OTGFSLPEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x54);

        /// address: 0x40023858
        /// AHB3 peripheral clock enable in low power
        /// mode register
        pub const AHB3LPENR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Flexible memory controller module clock
            /// enable during Sleep mode
            FMCLPEN: u1,
            /// Quand SPI memory controller clock enable
            /// during Sleep mode
            QSPILPEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x58);

        /// address: 0x40023860
        /// APB1 peripheral clock enable in low power
        /// mode register
        pub const APB1LPENR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM2 clock enable during Sleep
            /// mode
            TIM2LPEN: u1,
            /// TIM3 clock enable during Sleep
            /// mode
            TIM3LPEN: u1,
            /// TIM4 clock enable during Sleep
            /// mode
            TIM4LPEN: u1,
            /// TIM5 clock enable during Sleep
            /// mode
            TIM5LPEN: u1,
            /// TIM6 clock enable during Sleep
            /// mode
            TIM6LPEN: u1,
            /// TIM7 clock enable during Sleep
            /// mode
            TIM7LPEN: u1,
            /// TIM12 clock enable during Sleep
            /// mode
            TIM12LPEN: u1,
            /// TIM13 clock enable during Sleep
            /// mode
            TIM13LPEN: u1,
            /// TIM14 clock enable during Sleep
            /// mode
            TIM14LPEN: u1,
            /// low power timer 1 clock enable during
            /// Sleep mode
            LPTIM1LPEN: u1,
            reserved0: u1,
            /// Window watchdog clock enable during
            /// Sleep mode
            WWDGLPEN: u1,
            reserved1: u1,
            reserved2: u1,
            /// SPI2 clock enable during Sleep
            /// mode
            SPI2LPEN: u1,
            /// SPI3 clock enable during Sleep
            /// mode
            SPI3LPEN: u1,
            reserved3: u1,
            /// USART2 clock enable during Sleep
            /// mode
            USART2LPEN: u1,
            /// USART3 clock enable during Sleep
            /// mode
            USART3LPEN: u1,
            /// UART4 clock enable during Sleep
            /// mode
            UART4LPEN: u1,
            /// UART5 clock enable during Sleep
            /// mode
            UART5LPEN: u1,
            /// I2C1 clock enable during Sleep
            /// mode
            I2C1LPEN: u1,
            /// I2C2 clock enable during Sleep
            /// mode
            I2C2LPEN: u1,
            /// I2C3 clock enable during Sleep
            /// mode
            I2C3LPEN: u1,
            reserved4: u1,
            /// CAN 1 clock enable during Sleep
            /// mode
            CAN1LPEN: u1,
            /// CAN 2 clock enable during Sleep
            /// mode
            CAN2LPEN: u1,
            reserved5: u1,
            /// Power interface clock enable during
            /// Sleep mode
            PWRLPEN: u1,
            /// DAC interface clock enable during Sleep
            /// mode
            DACLPEN: u1,
            /// UART7 clock enable during Sleep
            /// mode
            UART7LPEN: u1,
            /// UART8 clock enable during Sleep
            /// mode
            UART8LPEN: u1,
        }), base_address + 0x60);

        /// address: 0x40023864
        /// APB2 peripheral clock enabled in low power
        /// mode register
        pub const APB2LPENR = @intToPtr(*volatile Mmio(32, packed struct {
            /// TIM1 clock enable during Sleep
            /// mode
            TIM1LPEN: u1,
            /// TIM8 clock enable during Sleep
            /// mode
            TIM8LPEN: u1,
            reserved0: u1,
            reserved1: u1,
            /// USART1 clock enable during Sleep
            /// mode
            USART1LPEN: u1,
            /// USART6 clock enable during Sleep
            /// mode
            USART6LPEN: u1,
            reserved2: u1,
            /// SDMMC2 clock enable during Sleep
            /// mode
            SDMMC2LPEN: u1,
            /// ADC1 clock enable during Sleep
            /// mode
            ADC1LPEN: u1,
            /// ADC2 clock enable during Sleep
            /// mode
            ADC2LPEN: u1,
            /// ADC 3 clock enable during Sleep
            /// mode
            ADC3LPEN: u1,
            /// SDMMC1 clock enable during Sleep
            /// mode
            SDMMC1LPEN: u1,
            /// SPI 1 clock enable during Sleep
            /// mode
            SPI1LPEN: u1,
            /// SPI 4 clock enable during Sleep
            /// mode
            SPI4LPEN: u1,
            /// System configuration controller clock
            /// enable during Sleep mode
            SYSCFGLPEN: u1,
            reserved3: u1,
            /// TIM9 clock enable during sleep
            /// mode
            TIM9LPEN: u1,
            /// TIM10 clock enable during Sleep
            /// mode
            TIM10LPEN: u1,
            /// TIM11 clock enable during Sleep
            /// mode
            TIM11LPEN: u1,
            reserved4: u1,
            /// SPI 5 clock enable during Sleep
            /// mode
            SPI5LPEN: u1,
            reserved5: u1,
            /// SAI1 clock enable during sleep
            /// mode
            SAI1LPEN: u1,
            /// SAI2 clock enable during sleep
            /// mode
            SAI2LPEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x64);

        /// address: 0x40023870
        /// Backup domain control register
        pub const BDCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// External low-speed oscillator
            /// enable
            LSEON: u1,
            /// External low-speed oscillator
            /// ready
            LSERDY: u1,
            /// External low-speed oscillator
            /// bypass
            LSEBYP: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// RTC clock source selection
            RTCSEL0: u1,
            /// RTC clock source selection
            RTCSEL1: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// RTC clock enable
            RTCEN: u1,
            /// Backup domain software
            /// reset
            BDRST: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x70);

        /// address: 0x40023874
        /// clock control & status
        /// register
        pub const CSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Internal low-speed oscillator
            /// enable
            LSION: u1,
            /// Internal low-speed oscillator
            /// ready
            LSIRDY: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            reserved20: u1,
            reserved21: u1,
            /// Remove reset flag
            RMVF: u1,
            /// BOR reset flag
            BORRSTF: u1,
            /// PIN reset flag
            PADRSTF: u1,
            /// POR/PDR reset flag
            PORRSTF: u1,
            /// Software reset flag
            SFTRSTF: u1,
            /// Independent watchdog reset
            /// flag
            WDGRSTF: u1,
            /// Window watchdog reset flag
            WWDGRSTF: u1,
            /// Low-power reset flag
            LPWRRSTF: u1,
        }), base_address + 0x74);

        /// address: 0x40023880
        /// spread spectrum clock generation
        /// register
        pub const SSCGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Modulation period
            MODPER: u13,
            /// Incrementation step
            INCSTEP: u15,
            reserved0: u1,
            reserved1: u1,
            /// Spread Select
            SPREADSEL: u1,
            /// Spread spectrum modulation
            /// enable
            SSCGEN: u1,
        }), base_address + 0x80);

        /// address: 0x40023884
        /// PLLI2S configuration register
        pub const PLLI2SCFGR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// PLLI2S multiplication factor for
            /// VCO
            PLLI2SN: u9,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            /// PLLI2S division factor for SAI1
            /// clock
            PLLI2SQ: u4,
            /// PLLI2S division factor for I2S
            /// clocks
            PLLI2SR: u3,
            padding0: u1,
        }), base_address + 0x84);

        /// address: 0x40023888
        /// PLL configuration register
        pub const PLLSAICFGR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// PLLSAI division factor for
            /// VCO
            PLLSAIN: u9,
            reserved6: u1,
            /// PLLSAI division factor for 48MHz
            /// clock
            PLLSAIP: u2,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// PLLSAI division factor for SAI
            /// clock
            PLLSAIQ: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x88);

        /// address: 0x4002388c
        /// dedicated clocks configuration
        /// register
        pub const DCKCFGR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// PLLI2S division factor for SAI1
            /// clock
            PLLI2SDIV: u5,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// PLLSAI division factor for SAI1
            /// clock
            PLLSAIDIVQ: u5,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// SAI1 clock source
            /// selection
            SAI1SEL: u2,
            /// SAI2 clock source
            /// selection
            SAI2SEL: u2,
            /// Timers clocks prescalers
            /// selection
            TIMPRE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8c);

        /// address: 0x40023890
        /// dedicated clocks configuration
        /// register
        pub const DCKCFGR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// USART 1 clock source
            /// selection
            UART1SEL: u2,
            /// USART 2 clock source
            /// selection
            UART2SEL: u2,
            /// USART 3 clock source
            /// selection
            UART3SEL: u2,
            /// UART 4 clock source
            /// selection
            UART4SEL: u2,
            /// UART 5 clock source
            /// selection
            UART5SEL: u2,
            /// USART 6 clock source
            /// selection
            UART6SEL: u2,
            /// UART 7 clock source
            /// selection
            UART7SEL: u2,
            /// UART 8 clock source
            /// selection
            UART8SEL: u2,
            /// I2C1 clock source
            /// selection
            I2C1SEL: u2,
            /// I2C2 clock source
            /// selection
            I2C2SEL: u2,
            /// I2C3 clock source
            /// selection
            I2C3SEL: u2,
            reserved0: u1,
            reserved1: u1,
            /// Low power timer 1 clock source
            /// selection
            LPTIM1SEL: u2,
            reserved2: u1,
            /// 48MHz clock source
            /// selection
            CK48MSEL: u1,
            /// SDMMC1 clock source
            /// selection
            SDMMC1SEL: u1,
            /// SDMMC2 clock source
            /// selection
            SDMMC2SEL: u1,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x90);
    };

    /// Secure digital input/output
    /// interface
    pub const SDMMC1 = struct {
        pub const base_address = 0x40012c00;

        /// address: 0x40012c00
        /// power control register
        pub const POWER = @intToPtr(*volatile Mmio(32, packed struct {
            /// PWRCTRL
            PWRCTRL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x0);

        /// address: 0x40012c04
        /// SDI clock control register
        pub const CLKCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clock divide factor
            CLKDIV: u8,
            /// Clock enable bit
            CLKEN: u1,
            /// Power saving configuration
            /// bit
            PWRSAV: u1,
            /// Clock divider bypass enable
            /// bit
            BYPASS: u1,
            /// Wide bus mode enable bit
            WIDBUS: u2,
            /// SDIO_CK dephasing selection
            /// bit
            NEGEDGE: u1,
            /// HW Flow Control enable
            HWFC_EN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x4);

        /// address: 0x40012c08
        /// argument register
        pub const ARG = @intToPtr(*volatile Mmio(32, packed struct {
            /// Command argument
            CMDARG: u32,
        }), base_address + 0x8);

        /// address: 0x40012c0c
        /// command register
        pub const CMD = @intToPtr(*volatile Mmio(32, packed struct {
            /// Command index
            CMDINDEX: u6,
            /// Wait for response bits
            WAITRESP: u2,
            /// CPSM waits for interrupt
            /// request
            WAITINT: u1,
            /// CPSM Waits for ends of data transfer
            /// (CmdPend internal signal)
            WAITPEND: u1,
            /// Command path state machine (CPSM) Enable
            /// bit
            CPSMEN: u1,
            /// SD I/O suspend command
            SDIOSuspend: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0xc);

        /// address: 0x40012c10
        /// command response register
        pub const RESPCMD = @intToPtr(*volatile MmioInt(32, u6), base_address + 0x10);

        /// address: 0x40012c14
        /// response 1..4 register
        pub const RESP1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// see Table 132
            CARDSTATUS1: u32,
        }), base_address + 0x14);

        /// address: 0x40012c18
        /// response 1..4 register
        pub const RESP2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// see Table 132
            CARDSTATUS2: u32,
        }), base_address + 0x18);

        /// address: 0x40012c1c
        /// response 1..4 register
        pub const RESP3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// see Table 132
            CARDSTATUS3: u32,
        }), base_address + 0x1c);

        /// address: 0x40012c20
        /// response 1..4 register
        pub const RESP4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// see Table 132
            CARDSTATUS4: u32,
        }), base_address + 0x20);

        /// address: 0x40012c24
        /// data timer register
        pub const DTIMER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data timeout period
            DATATIME: u32,
        }), base_address + 0x24);

        /// address: 0x40012c28
        /// data length register
        pub const DLEN = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data length value
            DATALENGTH: u25,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x28);

        /// address: 0x40012c2c
        /// data control register
        pub const DCTRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// DTEN
            DTEN: u1,
            /// Data transfer direction
            /// selection
            DTDIR: u1,
            /// Data transfer mode selection 1: Stream
            /// or SDIO multibyte data transfer
            DTMODE: u1,
            /// DMA enable bit
            DMAEN: u1,
            /// Data block size
            DBLOCKSIZE: u4,
            /// Read wait start
            RWSTART: u1,
            /// Read wait stop
            RWSTOP: u1,
            /// Read wait mode
            RWMOD: u1,
            /// SD I/O enable functions
            SDIOEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x2c);

        /// address: 0x40012c30
        /// data counter register
        pub const DCOUNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data count value
            DATACOUNT: u25,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x30);

        /// address: 0x40012c34
        /// status register
        pub const STA = @intToPtr(*volatile Mmio(32, packed struct {
            /// Command response received (CRC check
            /// failed)
            CCRCFAIL: u1,
            /// Data block sent/received (CRC check
            /// failed)
            DCRCFAIL: u1,
            /// Command response timeout
            CTIMEOUT: u1,
            /// Data timeout
            DTIMEOUT: u1,
            /// Transmit FIFO underrun
            /// error
            TXUNDERR: u1,
            /// Received FIFO overrun
            /// error
            RXOVERR: u1,
            /// Command response received (CRC check
            /// passed)
            CMDREND: u1,
            /// Command sent (no response
            /// required)
            CMDSENT: u1,
            /// Data end (data counter, SDIDCOUNT, is
            /// zero)
            DATAEND: u1,
            reserved0: u1,
            /// Data block sent/received (CRC check
            /// passed)
            DBCKEND: u1,
            /// Command transfer in
            /// progress
            CMDACT: u1,
            /// Data transmit in progress
            TXACT: u1,
            /// Data receive in progress
            RXACT: u1,
            /// Transmit FIFO half empty: at least 8
            /// words can be written into the FIFO
            TXFIFOHE: u1,
            /// Receive FIFO half full: there are at
            /// least 8 words in the FIFO
            RXFIFOHF: u1,
            /// Transmit FIFO full
            TXFIFOF: u1,
            /// Receive FIFO full
            RXFIFOF: u1,
            /// Transmit FIFO empty
            TXFIFOE: u1,
            /// Receive FIFO empty
            RXFIFOE: u1,
            /// Data available in transmit
            /// FIFO
            TXDAVL: u1,
            /// Data available in receive
            /// FIFO
            RXDAVL: u1,
            /// SDIO interrupt received
            SDIOIT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
        }), base_address + 0x34);

        /// address: 0x40012c38
        /// interrupt clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// CCRCFAIL flag clear bit
            CCRCFAILC: u1,
            /// DCRCFAIL flag clear bit
            DCRCFAILC: u1,
            /// CTIMEOUT flag clear bit
            CTIMEOUTC: u1,
            /// DTIMEOUT flag clear bit
            DTIMEOUTC: u1,
            /// TXUNDERR flag clear bit
            TXUNDERRC: u1,
            /// RXOVERR flag clear bit
            RXOVERRC: u1,
            /// CMDREND flag clear bit
            CMDRENDC: u1,
            /// CMDSENT flag clear bit
            CMDSENTC: u1,
            /// DATAEND flag clear bit
            DATAENDC: u1,
            reserved0: u1,
            /// DBCKEND flag clear bit
            DBCKENDC: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// SDIOIT flag clear bit
            SDIOITC: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
        }), base_address + 0x38);

        /// address: 0x40012c3c
        /// mask register
        pub const MASK = @intToPtr(*volatile Mmio(32, packed struct {
            /// Command CRC fail interrupt
            /// enable
            CCRCFAILIE: u1,
            /// Data CRC fail interrupt
            /// enable
            DCRCFAILIE: u1,
            /// Command timeout interrupt
            /// enable
            CTIMEOUTIE: u1,
            /// Data timeout interrupt
            /// enable
            DTIMEOUTIE: u1,
            /// Tx FIFO underrun error interrupt
            /// enable
            TXUNDERRIE: u1,
            /// Rx FIFO overrun error interrupt
            /// enable
            RXOVERRIE: u1,
            /// Command response received interrupt
            /// enable
            CMDRENDIE: u1,
            /// Command sent interrupt
            /// enable
            CMDSENTIE: u1,
            /// Data end interrupt enable
            DATAENDIE: u1,
            reserved0: u1,
            /// Data block end interrupt
            /// enable
            DBCKENDIE: u1,
            /// Command acting interrupt
            /// enable
            CMDACTIE: u1,
            /// Data transmit acting interrupt
            /// enable
            TXACTIE: u1,
            /// Data receive acting interrupt
            /// enable
            RXACTIE: u1,
            /// Tx FIFO half empty interrupt
            /// enable
            TXFIFOHEIE: u1,
            /// Rx FIFO half full interrupt
            /// enable
            RXFIFOHFIE: u1,
            /// Tx FIFO full interrupt
            /// enable
            TXFIFOFIE: u1,
            /// Rx FIFO full interrupt
            /// enable
            RXFIFOFIE: u1,
            /// Tx FIFO empty interrupt
            /// enable
            TXFIFOEIE: u1,
            /// Rx FIFO empty interrupt
            /// enable
            RXFIFOEIE: u1,
            /// Data available in Tx FIFO interrupt
            /// enable
            TXDAVLIE: u1,
            /// Data available in Rx FIFO interrupt
            /// enable
            RXDAVLIE: u1,
            /// SDIO mode interrupt received interrupt
            /// enable
            SDIOITIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
        }), base_address + 0x3c);

        /// address: 0x40012c48
        /// FIFO counter register
        pub const FIFOCNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Remaining number of words to be written
            /// to or read from the FIFO
            FIFOCOUNT: u24,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x48);

        /// address: 0x40012c80
        /// data FIFO register
        pub const FIFO = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receive and transmit FIFO
            /// data
            FIFOData: u32,
        }), base_address + 0x80);
    };
    pub const SDMMC2 = struct {
        pub const base_address = 0x40011c00;

        /// address: 0x40011c00
        /// power control register
        pub const POWER = @intToPtr(*volatile Mmio(32, packed struct {
            /// PWRCTRL
            PWRCTRL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
        }), base_address + 0x0);

        /// address: 0x40011c04
        /// SDI clock control register
        pub const CLKCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clock divide factor
            CLKDIV: u8,
            /// Clock enable bit
            CLKEN: u1,
            /// Power saving configuration
            /// bit
            PWRSAV: u1,
            /// Clock divider bypass enable
            /// bit
            BYPASS: u1,
            /// Wide bus mode enable bit
            WIDBUS: u2,
            /// SDIO_CK dephasing selection
            /// bit
            NEGEDGE: u1,
            /// HW Flow Control enable
            HWFC_EN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x4);

        /// address: 0x40011c08
        /// argument register
        pub const ARG = @intToPtr(*volatile Mmio(32, packed struct {
            /// Command argument
            CMDARG: u32,
        }), base_address + 0x8);

        /// address: 0x40011c0c
        /// command register
        pub const CMD = @intToPtr(*volatile Mmio(32, packed struct {
            /// Command index
            CMDINDEX: u6,
            /// Wait for response bits
            WAITRESP: u2,
            /// CPSM waits for interrupt
            /// request
            WAITINT: u1,
            /// CPSM Waits for ends of data transfer
            /// (CmdPend internal signal)
            WAITPEND: u1,
            /// Command path state machine (CPSM) Enable
            /// bit
            CPSMEN: u1,
            /// SD I/O suspend command
            SDIOSuspend: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0xc);

        /// address: 0x40011c10
        /// command response register
        pub const RESPCMD = @intToPtr(*volatile MmioInt(32, u6), base_address + 0x10);

        /// address: 0x40011c14
        /// response 1..4 register
        pub const RESP1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// see Table 132
            CARDSTATUS1: u32,
        }), base_address + 0x14);

        /// address: 0x40011c18
        /// response 1..4 register
        pub const RESP2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// see Table 132
            CARDSTATUS2: u32,
        }), base_address + 0x18);

        /// address: 0x40011c1c
        /// response 1..4 register
        pub const RESP3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// see Table 132
            CARDSTATUS3: u32,
        }), base_address + 0x1c);

        /// address: 0x40011c20
        /// response 1..4 register
        pub const RESP4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// see Table 132
            CARDSTATUS4: u32,
        }), base_address + 0x20);

        /// address: 0x40011c24
        /// data timer register
        pub const DTIMER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data timeout period
            DATATIME: u32,
        }), base_address + 0x24);

        /// address: 0x40011c28
        /// data length register
        pub const DLEN = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data length value
            DATALENGTH: u25,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x28);

        /// address: 0x40011c2c
        /// data control register
        pub const DCTRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// DTEN
            DTEN: u1,
            /// Data transfer direction
            /// selection
            DTDIR: u1,
            /// Data transfer mode selection 1: Stream
            /// or SDIO multibyte data transfer
            DTMODE: u1,
            /// DMA enable bit
            DMAEN: u1,
            /// Data block size
            DBLOCKSIZE: u4,
            /// Read wait start
            RWSTART: u1,
            /// Read wait stop
            RWSTOP: u1,
            /// Read wait mode
            RWMOD: u1,
            /// SD I/O enable functions
            SDIOEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x2c);

        /// address: 0x40011c30
        /// data counter register
        pub const DCOUNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data count value
            DATACOUNT: u25,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x30);

        /// address: 0x40011c34
        /// status register
        pub const STA = @intToPtr(*volatile Mmio(32, packed struct {
            /// Command response received (CRC check
            /// failed)
            CCRCFAIL: u1,
            /// Data block sent/received (CRC check
            /// failed)
            DCRCFAIL: u1,
            /// Command response timeout
            CTIMEOUT: u1,
            /// Data timeout
            DTIMEOUT: u1,
            /// Transmit FIFO underrun
            /// error
            TXUNDERR: u1,
            /// Received FIFO overrun
            /// error
            RXOVERR: u1,
            /// Command response received (CRC check
            /// passed)
            CMDREND: u1,
            /// Command sent (no response
            /// required)
            CMDSENT: u1,
            /// Data end (data counter, SDIDCOUNT, is
            /// zero)
            DATAEND: u1,
            reserved0: u1,
            /// Data block sent/received (CRC check
            /// passed)
            DBCKEND: u1,
            /// Command transfer in
            /// progress
            CMDACT: u1,
            /// Data transmit in progress
            TXACT: u1,
            /// Data receive in progress
            RXACT: u1,
            /// Transmit FIFO half empty: at least 8
            /// words can be written into the FIFO
            TXFIFOHE: u1,
            /// Receive FIFO half full: there are at
            /// least 8 words in the FIFO
            RXFIFOHF: u1,
            /// Transmit FIFO full
            TXFIFOF: u1,
            /// Receive FIFO full
            RXFIFOF: u1,
            /// Transmit FIFO empty
            TXFIFOE: u1,
            /// Receive FIFO empty
            RXFIFOE: u1,
            /// Data available in transmit
            /// FIFO
            TXDAVL: u1,
            /// Data available in receive
            /// FIFO
            RXDAVL: u1,
            /// SDIO interrupt received
            SDIOIT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
        }), base_address + 0x34);

        /// address: 0x40011c38
        /// interrupt clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// CCRCFAIL flag clear bit
            CCRCFAILC: u1,
            /// DCRCFAIL flag clear bit
            DCRCFAILC: u1,
            /// CTIMEOUT flag clear bit
            CTIMEOUTC: u1,
            /// DTIMEOUT flag clear bit
            DTIMEOUTC: u1,
            /// TXUNDERR flag clear bit
            TXUNDERRC: u1,
            /// RXOVERR flag clear bit
            RXOVERRC: u1,
            /// CMDREND flag clear bit
            CMDRENDC: u1,
            /// CMDSENT flag clear bit
            CMDSENTC: u1,
            /// DATAEND flag clear bit
            DATAENDC: u1,
            reserved0: u1,
            /// DBCKEND flag clear bit
            DBCKENDC: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// SDIOIT flag clear bit
            SDIOITC: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
        }), base_address + 0x38);

        /// address: 0x40011c3c
        /// mask register
        pub const MASK = @intToPtr(*volatile Mmio(32, packed struct {
            /// Command CRC fail interrupt
            /// enable
            CCRCFAILIE: u1,
            /// Data CRC fail interrupt
            /// enable
            DCRCFAILIE: u1,
            /// Command timeout interrupt
            /// enable
            CTIMEOUTIE: u1,
            /// Data timeout interrupt
            /// enable
            DTIMEOUTIE: u1,
            /// Tx FIFO underrun error interrupt
            /// enable
            TXUNDERRIE: u1,
            /// Rx FIFO overrun error interrupt
            /// enable
            RXOVERRIE: u1,
            /// Command response received interrupt
            /// enable
            CMDRENDIE: u1,
            /// Command sent interrupt
            /// enable
            CMDSENTIE: u1,
            /// Data end interrupt enable
            DATAENDIE: u1,
            reserved0: u1,
            /// Data block end interrupt
            /// enable
            DBCKENDIE: u1,
            /// Command acting interrupt
            /// enable
            CMDACTIE: u1,
            /// Data transmit acting interrupt
            /// enable
            TXACTIE: u1,
            /// Data receive acting interrupt
            /// enable
            RXACTIE: u1,
            /// Tx FIFO half empty interrupt
            /// enable
            TXFIFOHEIE: u1,
            /// Rx FIFO half full interrupt
            /// enable
            RXFIFOHFIE: u1,
            /// Tx FIFO full interrupt
            /// enable
            TXFIFOFIE: u1,
            /// Rx FIFO full interrupt
            /// enable
            RXFIFOFIE: u1,
            /// Tx FIFO empty interrupt
            /// enable
            TXFIFOEIE: u1,
            /// Rx FIFO empty interrupt
            /// enable
            RXFIFOEIE: u1,
            /// Data available in Tx FIFO interrupt
            /// enable
            TXDAVLIE: u1,
            /// Data available in Rx FIFO interrupt
            /// enable
            RXDAVLIE: u1,
            /// SDIO mode interrupt received interrupt
            /// enable
            SDIOITIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
        }), base_address + 0x3c);

        /// address: 0x40011c48
        /// FIFO counter register
        pub const FIFOCNT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Remaining number of words to be written
            /// to or read from the FIFO
            FIFOCOUNT: u24,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x48);

        /// address: 0x40011c80
        /// data FIFO register
        pub const FIFO = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receive and transmit FIFO
            /// data
            FIFOData: u32,
        }), base_address + 0x80);
    };

    /// Serial audio interface
    pub const SAI1 = struct {
        pub const base_address = 0x40015800;

        /// address: 0x40015824
        /// BConfiguration register 1
        pub const BCR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Audio block mode
            MODE: u2,
            /// Protocol configuration
            PRTCFG: u2,
            reserved0: u1,
            /// Data size
            DS: u3,
            /// Least significant bit
            /// first
            LSBFIRST: u1,
            /// Clock strobing edge
            CKSTR: u1,
            /// Synchronization enable
            SYNCEN: u2,
            /// Mono mode
            MONO: u1,
            /// Output drive
            OUTDRIV: u1,
            reserved1: u1,
            reserved2: u1,
            /// Audio block B enable
            SAIXEN: u1,
            /// DMA enable
            DMAEN: u1,
            reserved3: u1,
            /// No divider
            NODIV: u1,
            /// Master clock divider
            MCKDIV: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x24);

        /// address: 0x40015828
        /// BConfiguration register 2
        pub const BCR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold
            FTH: u3,
            /// FIFO flush
            FFLUS: u1,
            /// Tristate management on data
            /// line
            TRIS: u1,
            /// Mute
            MUTE: u1,
            /// Mute value
            MUTEVAL: u1,
            /// Mute counter
            MUTECN: u6,
            /// Complement bit
            CPL: u1,
            /// Companding mode
            COMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x28);

        /// address: 0x4001582c
        /// BFRCR
        pub const BFRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Frame length
            FRL: u8,
            /// Frame synchronization active level
            /// length
            FSALL: u7,
            reserved0: u1,
            /// Frame synchronization
            /// definition
            FSDEF: u1,
            /// Frame synchronization
            /// polarity
            FSPOL: u1,
            /// Frame synchronization
            /// offset
            FSOFF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x2c);

        /// address: 0x40015830
        /// BSlot register
        pub const BSLOTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// First bit offset
            FBOFF: u5,
            reserved0: u1,
            /// Slot size
            SLOTSZ: u2,
            /// Number of slots in an audio
            /// frame
            NBSLOT: u4,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Slot enable
            SLOTEN: u16,
        }), base_address + 0x30);

        /// address: 0x40015834
        /// BInterrupt mask register2
        pub const BIM = @intToPtr(*volatile Mmio(32, packed struct {
            /// Overrun/underrun interrupt
            /// enable
            OVRUDRIE: u1,
            /// Mute detection interrupt
            /// enable
            MUTEDETIE: u1,
            /// Wrong clock configuration interrupt
            /// enable
            WCKCFGIE: u1,
            /// FIFO request interrupt
            /// enable
            FREQIE: u1,
            /// Codec not ready interrupt
            /// enable
            CNRDYIE: u1,
            /// Anticipated frame synchronization
            /// detection interrupt enable
            AFSDETIE: u1,
            /// Late frame synchronization detection
            /// interrupt enable
            LFSDETIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x34);

        /// address: 0x40015838
        /// BStatus register
        pub const BSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Overrun / underrun
            OVRUDR: u1,
            /// Mute detection
            MUTEDET: u1,
            /// Wrong clock configuration
            /// flag
            WCKCFG: u1,
            /// FIFO request
            FREQ: u1,
            /// Codec not ready
            CNRDY: u1,
            /// Anticipated frame synchronization
            /// detection
            AFSDET: u1,
            /// Late frame synchronization
            /// detection
            LFSDET: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// FIFO level threshold
            FLVL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x38);

        /// address: 0x4001583c
        /// BClear flag register
        pub const BCLRFR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clear overrun / underrun
            COVRUDR: u1,
            /// Mute detection flag
            CMUTEDET: u1,
            /// Clear wrong clock configuration
            /// flag
            CWCKCFG: u1,
            reserved0: u1,
            /// Clear codec not ready flag
            CCNRDY: u1,
            /// Clear anticipated frame synchronization
            /// detection flag
            CAFSDET: u1,
            /// Clear late frame synchronization
            /// detection flag
            CLFSDET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x3c);

        /// address: 0x40015840
        /// BData register
        pub const BDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data
            DATA: u32,
        }), base_address + 0x40);

        /// address: 0x40015804
        /// AConfiguration register 1
        pub const ACR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Audio block mode
            MODE: u2,
            /// Protocol configuration
            PRTCFG: u2,
            reserved0: u1,
            /// Data size
            DS: u3,
            /// Least significant bit
            /// first
            LSBFIRST: u1,
            /// Clock strobing edge
            CKSTR: u1,
            /// Synchronization enable
            SYNCEN: u2,
            /// Mono mode
            MONO: u1,
            /// Output drive
            OUTDRIV: u1,
            reserved1: u1,
            reserved2: u1,
            /// Audio block A enable
            SAIXEN: u1,
            /// DMA enable
            DMAEN: u1,
            reserved3: u1,
            /// No divider
            NODIV: u1,
            /// Master clock divider
            MCKDIV: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x4);

        /// address: 0x40015808
        /// AConfiguration register 2
        pub const ACR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold
            FTH: u3,
            /// FIFO flush
            FFLUS: u1,
            /// Tristate management on data
            /// line
            TRIS: u1,
            /// Mute
            MUTE: u1,
            /// Mute value
            MUTEVAL: u1,
            /// Mute counter
            MUTECN: u6,
            /// Complement bit
            CPL: u1,
            /// Companding mode
            COMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x8);

        /// address: 0x4001580c
        /// AFRCR
        pub const AFRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Frame length
            FRL: u8,
            /// Frame synchronization active level
            /// length
            FSALL: u7,
            reserved0: u1,
            /// Frame synchronization
            /// definition
            FSDEF: u1,
            /// Frame synchronization
            /// polarity
            FSPOL: u1,
            /// Frame synchronization
            /// offset
            FSOFF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0xc);

        /// address: 0x40015810
        /// ASlot register
        pub const ASLOTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// First bit offset
            FBOFF: u5,
            reserved0: u1,
            /// Slot size
            SLOTSZ: u2,
            /// Number of slots in an audio
            /// frame
            NBSLOT: u4,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Slot enable
            SLOTEN: u16,
        }), base_address + 0x10);

        /// address: 0x40015814
        /// AInterrupt mask register2
        pub const AIM = @intToPtr(*volatile Mmio(32, packed struct {
            /// Overrun/underrun interrupt
            /// enable
            OVRUDRIE: u1,
            /// Mute detection interrupt
            /// enable
            MUTEDETIE: u1,
            /// Wrong clock configuration interrupt
            /// enable
            WCKCFGIE: u1,
            /// FIFO request interrupt
            /// enable
            FREQIE: u1,
            /// Codec not ready interrupt
            /// enable
            CNRDYIE: u1,
            /// Anticipated frame synchronization
            /// detection interrupt enable
            AFSDETIE: u1,
            /// Late frame synchronization detection
            /// interrupt enable
            LFSDETIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x14);

        /// address: 0x40015818
        /// AStatus register
        pub const ASR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Overrun / underrun
            OVRUDR: u1,
            /// Mute detection
            MUTEDET: u1,
            /// Wrong clock configuration flag. This bit
            /// is read only.
            WCKCFG: u1,
            /// FIFO request
            FREQ: u1,
            /// Codec not ready
            CNRDY: u1,
            /// Anticipated frame synchronization
            /// detection
            AFSDET: u1,
            /// Late frame synchronization
            /// detection
            LFSDET: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// FIFO level threshold
            FLVL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x18);

        /// address: 0x4001581c
        /// AClear flag register
        pub const ACLRFR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clear overrun / underrun
            COVRUDR: u1,
            /// Mute detection flag
            CMUTEDET: u1,
            /// Clear wrong clock configuration
            /// flag
            CWCKCFG: u1,
            reserved0: u1,
            /// Clear codec not ready flag
            CCNRDY: u1,
            /// Clear anticipated frame synchronization
            /// detection flag.
            CAFSDET: u1,
            /// Clear late frame synchronization
            /// detection flag
            CLFSDET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x1c);

        /// address: 0x40015820
        /// AData register
        pub const ADR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data
            DATA: u32,
        }), base_address + 0x20);

        /// address: 0x40015800
        /// Global configuration register
        pub const GCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Synchronization inputs
            SYNCIN: u2,
            reserved0: u1,
            reserved1: u1,
            /// Synchronization outputs
            SYNCOUT: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
        }), base_address + 0x0);
    };
    pub const SAI2 = struct {
        pub const base_address = 0x40015c00;

        /// address: 0x40015c24
        /// BConfiguration register 1
        pub const BCR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Audio block mode
            MODE: u2,
            /// Protocol configuration
            PRTCFG: u2,
            reserved0: u1,
            /// Data size
            DS: u3,
            /// Least significant bit
            /// first
            LSBFIRST: u1,
            /// Clock strobing edge
            CKSTR: u1,
            /// Synchronization enable
            SYNCEN: u2,
            /// Mono mode
            MONO: u1,
            /// Output drive
            OUTDRIV: u1,
            reserved1: u1,
            reserved2: u1,
            /// Audio block B enable
            SAIXEN: u1,
            /// DMA enable
            DMAEN: u1,
            reserved3: u1,
            /// No divider
            NODIV: u1,
            /// Master clock divider
            MCKDIV: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x24);

        /// address: 0x40015c28
        /// BConfiguration register 2
        pub const BCR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold
            FTH: u3,
            /// FIFO flush
            FFLUS: u1,
            /// Tristate management on data
            /// line
            TRIS: u1,
            /// Mute
            MUTE: u1,
            /// Mute value
            MUTEVAL: u1,
            /// Mute counter
            MUTECN: u6,
            /// Complement bit
            CPL: u1,
            /// Companding mode
            COMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x28);

        /// address: 0x40015c2c
        /// BFRCR
        pub const BFRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Frame length
            FRL: u8,
            /// Frame synchronization active level
            /// length
            FSALL: u7,
            reserved0: u1,
            /// Frame synchronization
            /// definition
            FSDEF: u1,
            /// Frame synchronization
            /// polarity
            FSPOL: u1,
            /// Frame synchronization
            /// offset
            FSOFF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x2c);

        /// address: 0x40015c30
        /// BSlot register
        pub const BSLOTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// First bit offset
            FBOFF: u5,
            reserved0: u1,
            /// Slot size
            SLOTSZ: u2,
            /// Number of slots in an audio
            /// frame
            NBSLOT: u4,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Slot enable
            SLOTEN: u16,
        }), base_address + 0x30);

        /// address: 0x40015c34
        /// BInterrupt mask register2
        pub const BIM = @intToPtr(*volatile Mmio(32, packed struct {
            /// Overrun/underrun interrupt
            /// enable
            OVRUDRIE: u1,
            /// Mute detection interrupt
            /// enable
            MUTEDETIE: u1,
            /// Wrong clock configuration interrupt
            /// enable
            WCKCFGIE: u1,
            /// FIFO request interrupt
            /// enable
            FREQIE: u1,
            /// Codec not ready interrupt
            /// enable
            CNRDYIE: u1,
            /// Anticipated frame synchronization
            /// detection interrupt enable
            AFSDETIE: u1,
            /// Late frame synchronization detection
            /// interrupt enable
            LFSDETIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x34);

        /// address: 0x40015c38
        /// BStatus register
        pub const BSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Overrun / underrun
            OVRUDR: u1,
            /// Mute detection
            MUTEDET: u1,
            /// Wrong clock configuration
            /// flag
            WCKCFG: u1,
            /// FIFO request
            FREQ: u1,
            /// Codec not ready
            CNRDY: u1,
            /// Anticipated frame synchronization
            /// detection
            AFSDET: u1,
            /// Late frame synchronization
            /// detection
            LFSDET: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// FIFO level threshold
            FLVL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x38);

        /// address: 0x40015c3c
        /// BClear flag register
        pub const BCLRFR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clear overrun / underrun
            COVRUDR: u1,
            /// Mute detection flag
            CMUTEDET: u1,
            /// Clear wrong clock configuration
            /// flag
            CWCKCFG: u1,
            reserved0: u1,
            /// Clear codec not ready flag
            CCNRDY: u1,
            /// Clear anticipated frame synchronization
            /// detection flag
            CAFSDET: u1,
            /// Clear late frame synchronization
            /// detection flag
            CLFSDET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x3c);

        /// address: 0x40015c40
        /// BData register
        pub const BDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data
            DATA: u32,
        }), base_address + 0x40);

        /// address: 0x40015c04
        /// AConfiguration register 1
        pub const ACR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Audio block mode
            MODE: u2,
            /// Protocol configuration
            PRTCFG: u2,
            reserved0: u1,
            /// Data size
            DS: u3,
            /// Least significant bit
            /// first
            LSBFIRST: u1,
            /// Clock strobing edge
            CKSTR: u1,
            /// Synchronization enable
            SYNCEN: u2,
            /// Mono mode
            MONO: u1,
            /// Output drive
            OUTDRIV: u1,
            reserved1: u1,
            reserved2: u1,
            /// Audio block A enable
            SAIXEN: u1,
            /// DMA enable
            DMAEN: u1,
            reserved3: u1,
            /// No divider
            NODIV: u1,
            /// Master clock divider
            MCKDIV: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x4);

        /// address: 0x40015c08
        /// AConfiguration register 2
        pub const ACR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// FIFO threshold
            FTH: u3,
            /// FIFO flush
            FFLUS: u1,
            /// Tristate management on data
            /// line
            TRIS: u1,
            /// Mute
            MUTE: u1,
            /// Mute value
            MUTEVAL: u1,
            /// Mute counter
            MUTECN: u6,
            /// Complement bit
            CPL: u1,
            /// Companding mode
            COMP: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x8);

        /// address: 0x40015c0c
        /// AFRCR
        pub const AFRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Frame length
            FRL: u8,
            /// Frame synchronization active level
            /// length
            FSALL: u7,
            reserved0: u1,
            /// Frame synchronization
            /// definition
            FSDEF: u1,
            /// Frame synchronization
            /// polarity
            FSPOL: u1,
            /// Frame synchronization
            /// offset
            FSOFF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0xc);

        /// address: 0x40015c10
        /// ASlot register
        pub const ASLOTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// First bit offset
            FBOFF: u5,
            reserved0: u1,
            /// Slot size
            SLOTSZ: u2,
            /// Number of slots in an audio
            /// frame
            NBSLOT: u4,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Slot enable
            SLOTEN: u16,
        }), base_address + 0x10);

        /// address: 0x40015c14
        /// AInterrupt mask register2
        pub const AIM = @intToPtr(*volatile Mmio(32, packed struct {
            /// Overrun/underrun interrupt
            /// enable
            OVRUDRIE: u1,
            /// Mute detection interrupt
            /// enable
            MUTEDETIE: u1,
            /// Wrong clock configuration interrupt
            /// enable
            WCKCFGIE: u1,
            /// FIFO request interrupt
            /// enable
            FREQIE: u1,
            /// Codec not ready interrupt
            /// enable
            CNRDYIE: u1,
            /// Anticipated frame synchronization
            /// detection interrupt enable
            AFSDETIE: u1,
            /// Late frame synchronization detection
            /// interrupt enable
            LFSDETIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x14);

        /// address: 0x40015c18
        /// AStatus register
        pub const ASR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Overrun / underrun
            OVRUDR: u1,
            /// Mute detection
            MUTEDET: u1,
            /// Wrong clock configuration flag. This bit
            /// is read only.
            WCKCFG: u1,
            /// FIFO request
            FREQ: u1,
            /// Codec not ready
            CNRDY: u1,
            /// Anticipated frame synchronization
            /// detection
            AFSDET: u1,
            /// Late frame synchronization
            /// detection
            LFSDET: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// FIFO level threshold
            FLVL: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x18);

        /// address: 0x40015c1c
        /// AClear flag register
        pub const ACLRFR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clear overrun / underrun
            COVRUDR: u1,
            /// Mute detection flag
            CMUTEDET: u1,
            /// Clear wrong clock configuration
            /// flag
            CWCKCFG: u1,
            reserved0: u1,
            /// Clear codec not ready flag
            CCNRDY: u1,
            /// Clear anticipated frame synchronization
            /// detection flag.
            CAFSDET: u1,
            /// Clear late frame synchronization
            /// detection flag
            CLFSDET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x1c);

        /// address: 0x40015c20
        /// AData register
        pub const ADR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data
            DATA: u32,
        }), base_address + 0x20);

        /// address: 0x40015c00
        /// Global configuration register
        pub const GCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Synchronization inputs
            SYNCIN: u2,
            reserved0: u1,
            reserved1: u1,
            /// Synchronization outputs
            SYNCOUT: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
        }), base_address + 0x0);
    };

    /// Serial peripheral interface
    pub const SPI5 = struct {
        pub const base_address = 0x40015000;

        /// address: 0x40015000
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Master selection
            MSTR: u1,
            /// Baud rate control
            BR: u3,
            /// SPI enable
            SPE: u1,
            /// Frame format
            LSBFIRST: u1,
            /// Internal slave select
            SSI: u1,
            /// Software slave management
            SSM: u1,
            /// Receive only
            RXONLY: u1,
            /// CRC length
            CRCL: u1,
            /// CRC transfer next
            CRCNEXT: u1,
            /// Hardware CRC calculation
            /// enable
            CRCEN: u1,
            /// Output enable in bidirectional
            /// mode
            BIDIOE: u1,
            /// Bidirectional data mode
            /// enable
            BIDIMODE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x0);

        /// address: 0x40015004
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx buffer DMA enable
            RXDMAEN: u1,
            /// Tx buffer DMA enable
            TXDMAEN: u1,
            /// SS output enable
            SSOE: u1,
            /// NSS pulse management
            NSSP: u1,
            /// Frame format
            FRF: u1,
            /// Error interrupt enable
            ERRIE: u1,
            /// RX buffer not empty interrupt
            /// enable
            RXNEIE: u1,
            /// Tx buffer empty interrupt
            /// enable
            TXEIE: u1,
            /// Data size
            DS: u4,
            /// FIFO reception threshold
            FRXTH: u1,
            /// Last DMA transfer for
            /// reception
            LDMA_RX: u1,
            /// Last DMA transfer for
            /// transmission
            LDMA_TX: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x4);

        /// address: 0x40015008
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receive buffer not empty
            RXNE: u1,
            /// Transmit buffer empty
            TXE: u1,
            /// Channel side
            CHSIDE: u1,
            /// Underrun flag
            UDR: u1,
            /// CRC error flag
            CRCERR: u1,
            /// Mode fault
            MODF: u1,
            /// Overrun flag
            OVR: u1,
            /// Busy flag
            BSY: u1,
            /// frame format error
            FRE: u1,
            /// FIFO reception level
            FRLVL: u2,
            /// FIFO Transmission Level
            FTLVL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x8);

        /// address: 0x4001500c
        /// data register
        pub const DR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40015010
        /// CRC polynomial register
        pub const CRCPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// CRC polynomial register
            CRCPOLY: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40015014
        /// RX CRC register
        pub const RXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx CRC register
            RxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40015018
        /// TX CRC register
        pub const TXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Tx CRC register
            TxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4001501c
        /// I2S configuration register
        pub const I2SCFGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel length (number of bits per audio
            /// channel)
            CHLEN: u1,
            /// Data length to be
            /// transferred
            DATLEN: u2,
            /// Steady state clock
            /// polarity
            CKPOL: u1,
            /// I2S standard selection
            I2SSTD: u2,
            reserved0: u1,
            /// PCM frame synchronization
            PCMSYNC: u1,
            /// I2S configuration mode
            I2SCFG: u2,
            /// I2S Enable
            I2SE: u1,
            /// I2S mode selection
            I2SMOD: u1,
            /// Asynchronous start enable
            ASTRTEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x1c);

        /// address: 0x40015020
        /// I2S prescaler register
        pub const I2SPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// I2S Linear prescaler
            I2SDIV: u8,
            /// Odd factor for the
            /// prescaler
            ODD: u1,
            /// Master clock output enable
            MCKOE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x20);
    };
    pub const SPI1 = struct {
        pub const base_address = 0x40013000;

        /// address: 0x40013000
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Master selection
            MSTR: u1,
            /// Baud rate control
            BR: u3,
            /// SPI enable
            SPE: u1,
            /// Frame format
            LSBFIRST: u1,
            /// Internal slave select
            SSI: u1,
            /// Software slave management
            SSM: u1,
            /// Receive only
            RXONLY: u1,
            /// CRC length
            CRCL: u1,
            /// CRC transfer next
            CRCNEXT: u1,
            /// Hardware CRC calculation
            /// enable
            CRCEN: u1,
            /// Output enable in bidirectional
            /// mode
            BIDIOE: u1,
            /// Bidirectional data mode
            /// enable
            BIDIMODE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x0);

        /// address: 0x40013004
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx buffer DMA enable
            RXDMAEN: u1,
            /// Tx buffer DMA enable
            TXDMAEN: u1,
            /// SS output enable
            SSOE: u1,
            /// NSS pulse management
            NSSP: u1,
            /// Frame format
            FRF: u1,
            /// Error interrupt enable
            ERRIE: u1,
            /// RX buffer not empty interrupt
            /// enable
            RXNEIE: u1,
            /// Tx buffer empty interrupt
            /// enable
            TXEIE: u1,
            /// Data size
            DS: u4,
            /// FIFO reception threshold
            FRXTH: u1,
            /// Last DMA transfer for
            /// reception
            LDMA_RX: u1,
            /// Last DMA transfer for
            /// transmission
            LDMA_TX: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x4);

        /// address: 0x40013008
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receive buffer not empty
            RXNE: u1,
            /// Transmit buffer empty
            TXE: u1,
            /// Channel side
            CHSIDE: u1,
            /// Underrun flag
            UDR: u1,
            /// CRC error flag
            CRCERR: u1,
            /// Mode fault
            MODF: u1,
            /// Overrun flag
            OVR: u1,
            /// Busy flag
            BSY: u1,
            /// frame format error
            FRE: u1,
            /// FIFO reception level
            FRLVL: u2,
            /// FIFO Transmission Level
            FTLVL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x8);

        /// address: 0x4001300c
        /// data register
        pub const DR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40013010
        /// CRC polynomial register
        pub const CRCPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// CRC polynomial register
            CRCPOLY: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40013014
        /// RX CRC register
        pub const RXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx CRC register
            RxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40013018
        /// TX CRC register
        pub const TXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Tx CRC register
            TxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4001301c
        /// I2S configuration register
        pub const I2SCFGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel length (number of bits per audio
            /// channel)
            CHLEN: u1,
            /// Data length to be
            /// transferred
            DATLEN: u2,
            /// Steady state clock
            /// polarity
            CKPOL: u1,
            /// I2S standard selection
            I2SSTD: u2,
            reserved0: u1,
            /// PCM frame synchronization
            PCMSYNC: u1,
            /// I2S configuration mode
            I2SCFG: u2,
            /// I2S Enable
            I2SE: u1,
            /// I2S mode selection
            I2SMOD: u1,
            /// Asynchronous start enable
            ASTRTEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x1c);

        /// address: 0x40013020
        /// I2S prescaler register
        pub const I2SPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// I2S Linear prescaler
            I2SDIV: u8,
            /// Odd factor for the
            /// prescaler
            ODD: u1,
            /// Master clock output enable
            MCKOE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x20);
    };
    pub const SPI2 = struct {
        pub const base_address = 0x40003800;

        /// address: 0x40003800
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Master selection
            MSTR: u1,
            /// Baud rate control
            BR: u3,
            /// SPI enable
            SPE: u1,
            /// Frame format
            LSBFIRST: u1,
            /// Internal slave select
            SSI: u1,
            /// Software slave management
            SSM: u1,
            /// Receive only
            RXONLY: u1,
            /// CRC length
            CRCL: u1,
            /// CRC transfer next
            CRCNEXT: u1,
            /// Hardware CRC calculation
            /// enable
            CRCEN: u1,
            /// Output enable in bidirectional
            /// mode
            BIDIOE: u1,
            /// Bidirectional data mode
            /// enable
            BIDIMODE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x0);

        /// address: 0x40003804
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx buffer DMA enable
            RXDMAEN: u1,
            /// Tx buffer DMA enable
            TXDMAEN: u1,
            /// SS output enable
            SSOE: u1,
            /// NSS pulse management
            NSSP: u1,
            /// Frame format
            FRF: u1,
            /// Error interrupt enable
            ERRIE: u1,
            /// RX buffer not empty interrupt
            /// enable
            RXNEIE: u1,
            /// Tx buffer empty interrupt
            /// enable
            TXEIE: u1,
            /// Data size
            DS: u4,
            /// FIFO reception threshold
            FRXTH: u1,
            /// Last DMA transfer for
            /// reception
            LDMA_RX: u1,
            /// Last DMA transfer for
            /// transmission
            LDMA_TX: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x4);

        /// address: 0x40003808
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receive buffer not empty
            RXNE: u1,
            /// Transmit buffer empty
            TXE: u1,
            /// Channel side
            CHSIDE: u1,
            /// Underrun flag
            UDR: u1,
            /// CRC error flag
            CRCERR: u1,
            /// Mode fault
            MODF: u1,
            /// Overrun flag
            OVR: u1,
            /// Busy flag
            BSY: u1,
            /// frame format error
            FRE: u1,
            /// FIFO reception level
            FRLVL: u2,
            /// FIFO Transmission Level
            FTLVL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x8);

        /// address: 0x4000380c
        /// data register
        pub const DR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40003810
        /// CRC polynomial register
        pub const CRCPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// CRC polynomial register
            CRCPOLY: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40003814
        /// RX CRC register
        pub const RXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx CRC register
            RxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40003818
        /// TX CRC register
        pub const TXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Tx CRC register
            TxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4000381c
        /// I2S configuration register
        pub const I2SCFGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel length (number of bits per audio
            /// channel)
            CHLEN: u1,
            /// Data length to be
            /// transferred
            DATLEN: u2,
            /// Steady state clock
            /// polarity
            CKPOL: u1,
            /// I2S standard selection
            I2SSTD: u2,
            reserved0: u1,
            /// PCM frame synchronization
            PCMSYNC: u1,
            /// I2S configuration mode
            I2SCFG: u2,
            /// I2S Enable
            I2SE: u1,
            /// I2S mode selection
            I2SMOD: u1,
            /// Asynchronous start enable
            ASTRTEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x1c);

        /// address: 0x40003820
        /// I2S prescaler register
        pub const I2SPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// I2S Linear prescaler
            I2SDIV: u8,
            /// Odd factor for the
            /// prescaler
            ODD: u1,
            /// Master clock output enable
            MCKOE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x20);
    };
    pub const SPI4 = struct {
        pub const base_address = 0x40013400;

        /// address: 0x40013400
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Master selection
            MSTR: u1,
            /// Baud rate control
            BR: u3,
            /// SPI enable
            SPE: u1,
            /// Frame format
            LSBFIRST: u1,
            /// Internal slave select
            SSI: u1,
            /// Software slave management
            SSM: u1,
            /// Receive only
            RXONLY: u1,
            /// CRC length
            CRCL: u1,
            /// CRC transfer next
            CRCNEXT: u1,
            /// Hardware CRC calculation
            /// enable
            CRCEN: u1,
            /// Output enable in bidirectional
            /// mode
            BIDIOE: u1,
            /// Bidirectional data mode
            /// enable
            BIDIMODE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x0);

        /// address: 0x40013404
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx buffer DMA enable
            RXDMAEN: u1,
            /// Tx buffer DMA enable
            TXDMAEN: u1,
            /// SS output enable
            SSOE: u1,
            /// NSS pulse management
            NSSP: u1,
            /// Frame format
            FRF: u1,
            /// Error interrupt enable
            ERRIE: u1,
            /// RX buffer not empty interrupt
            /// enable
            RXNEIE: u1,
            /// Tx buffer empty interrupt
            /// enable
            TXEIE: u1,
            /// Data size
            DS: u4,
            /// FIFO reception threshold
            FRXTH: u1,
            /// Last DMA transfer for
            /// reception
            LDMA_RX: u1,
            /// Last DMA transfer for
            /// transmission
            LDMA_TX: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x4);

        /// address: 0x40013408
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receive buffer not empty
            RXNE: u1,
            /// Transmit buffer empty
            TXE: u1,
            /// Channel side
            CHSIDE: u1,
            /// Underrun flag
            UDR: u1,
            /// CRC error flag
            CRCERR: u1,
            /// Mode fault
            MODF: u1,
            /// Overrun flag
            OVR: u1,
            /// Busy flag
            BSY: u1,
            /// frame format error
            FRE: u1,
            /// FIFO reception level
            FRLVL: u2,
            /// FIFO Transmission Level
            FTLVL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x8);

        /// address: 0x4001340c
        /// data register
        pub const DR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40013410
        /// CRC polynomial register
        pub const CRCPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// CRC polynomial register
            CRCPOLY: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40013414
        /// RX CRC register
        pub const RXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx CRC register
            RxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40013418
        /// TX CRC register
        pub const TXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Tx CRC register
            TxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x4001341c
        /// I2S configuration register
        pub const I2SCFGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel length (number of bits per audio
            /// channel)
            CHLEN: u1,
            /// Data length to be
            /// transferred
            DATLEN: u2,
            /// Steady state clock
            /// polarity
            CKPOL: u1,
            /// I2S standard selection
            I2SSTD: u2,
            reserved0: u1,
            /// PCM frame synchronization
            PCMSYNC: u1,
            /// I2S configuration mode
            I2SCFG: u2,
            /// I2S Enable
            I2SE: u1,
            /// I2S mode selection
            I2SMOD: u1,
            /// Asynchronous start enable
            ASTRTEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x1c);

        /// address: 0x40013420
        /// I2S prescaler register
        pub const I2SPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// I2S Linear prescaler
            I2SDIV: u8,
            /// Odd factor for the
            /// prescaler
            ODD: u1,
            /// Master clock output enable
            MCKOE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x20);
    };
    pub const SPI3 = struct {
        pub const base_address = 0x40003c00;

        /// address: 0x40003c00
        /// control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Master selection
            MSTR: u1,
            /// Baud rate control
            BR: u3,
            /// SPI enable
            SPE: u1,
            /// Frame format
            LSBFIRST: u1,
            /// Internal slave select
            SSI: u1,
            /// Software slave management
            SSM: u1,
            /// Receive only
            RXONLY: u1,
            /// CRC length
            CRCL: u1,
            /// CRC transfer next
            CRCNEXT: u1,
            /// Hardware CRC calculation
            /// enable
            CRCEN: u1,
            /// Output enable in bidirectional
            /// mode
            BIDIOE: u1,
            /// Bidirectional data mode
            /// enable
            BIDIMODE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x0);

        /// address: 0x40003c04
        /// control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx buffer DMA enable
            RXDMAEN: u1,
            /// Tx buffer DMA enable
            TXDMAEN: u1,
            /// SS output enable
            SSOE: u1,
            /// NSS pulse management
            NSSP: u1,
            /// Frame format
            FRF: u1,
            /// Error interrupt enable
            ERRIE: u1,
            /// RX buffer not empty interrupt
            /// enable
            RXNEIE: u1,
            /// Tx buffer empty interrupt
            /// enable
            TXEIE: u1,
            /// Data size
            DS: u4,
            /// FIFO reception threshold
            FRXTH: u1,
            /// Last DMA transfer for
            /// reception
            LDMA_RX: u1,
            /// Last DMA transfer for
            /// transmission
            LDMA_TX: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x4);

        /// address: 0x40003c08
        /// status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receive buffer not empty
            RXNE: u1,
            /// Transmit buffer empty
            TXE: u1,
            /// Channel side
            CHSIDE: u1,
            /// Underrun flag
            UDR: u1,
            /// CRC error flag
            CRCERR: u1,
            /// Mode fault
            MODF: u1,
            /// Overrun flag
            OVR: u1,
            /// Busy flag
            BSY: u1,
            /// frame format error
            FRE: u1,
            /// FIFO reception level
            FRLVL: u2,
            /// FIFO Transmission Level
            FTLVL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x8);

        /// address: 0x40003c0c
        /// data register
        pub const DR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40003c10
        /// CRC polynomial register
        pub const CRCPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// CRC polynomial register
            CRCPOLY: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40003c14
        /// RX CRC register
        pub const RXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Rx CRC register
            RxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40003c18
        /// TX CRC register
        pub const TXCRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Tx CRC register
            TxCRC: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x40003c1c
        /// I2S configuration register
        pub const I2SCFGR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel length (number of bits per audio
            /// channel)
            CHLEN: u1,
            /// Data length to be
            /// transferred
            DATLEN: u2,
            /// Steady state clock
            /// polarity
            CKPOL: u1,
            /// I2S standard selection
            I2SSTD: u2,
            reserved0: u1,
            /// PCM frame synchronization
            PCMSYNC: u1,
            /// I2S configuration mode
            I2SCFG: u2,
            /// I2S Enable
            I2SE: u1,
            /// I2S mode selection
            I2SMOD: u1,
            /// Asynchronous start enable
            ASTRTEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x1c);

        /// address: 0x40003c20
        /// I2S prescaler register
        pub const I2SPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// I2S Linear prescaler
            I2SDIV: u8,
            /// Odd factor for the
            /// prescaler
            ODD: u1,
            /// Master clock output enable
            MCKOE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x20);
    };

    /// System configuration controller
    pub const SYSCFG = struct {
        pub const base_address = 0x40013800;

        /// address: 0x40013800
        /// memory remap register
        pub const MEMRMP = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory boot mapping
            MEM_BOOT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// FMC memory mapping swap
            SWP_FMC: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x0);

        /// address: 0x40013804
        /// peripheral mode configuration
        /// register
        pub const PMC = @intToPtr(*volatile Mmio(32, packed struct {
            /// I2C1_FMP I2C1 Fast Mode +
            /// Enable
            I2C1_FMP: u1,
            /// I2C2_FMP I2C2 Fast Mode +
            /// Enable
            I2C2_FMP: u1,
            /// I2C3_FMP I2C3 Fast Mode +
            /// Enable
            I2C3_FMP: u1,
            reserved0: u1,
            /// PB6_FMP Fast Mode
            PB6_FMP: u1,
            /// PB7_FMP Fast Mode + Enable
            PB7_FMP: u1,
            /// PB8_FMP Fast Mode + Enable
            PB8_FMP: u1,
            /// Fast Mode + Enable
            PB9_FMP: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// ADC3DC2
            ADCDC2: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x4);

        /// address: 0x40013808
        /// external interrupt configuration register
        /// 1
        pub const EXTICR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// EXTI x configuration (x = 0 to
            /// 3)
            EXTI0: u4,
            /// EXTI x configuration (x = 0 to
            /// 3)
            EXTI1: u4,
            /// EXTI x configuration (x = 0 to
            /// 3)
            EXTI2: u4,
            /// EXTI x configuration (x = 0 to
            /// 3)
            EXTI3: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x8);

        /// address: 0x4001380c
        /// external interrupt configuration register
        /// 2
        pub const EXTICR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// EXTI x configuration (x = 4 to
            /// 7)
            EXTI4: u4,
            /// EXTI x configuration (x = 4 to
            /// 7)
            EXTI5: u4,
            /// EXTI x configuration (x = 4 to
            /// 7)
            EXTI6: u4,
            /// EXTI x configuration (x = 4 to
            /// 7)
            EXTI7: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0xc);

        /// address: 0x40013810
        /// external interrupt configuration register
        /// 3
        pub const EXTICR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// EXTI x configuration (x = 8 to
            /// 11)
            EXTI8: u4,
            /// EXTI x configuration (x = 8 to
            /// 11)
            EXTI9: u4,
            /// EXTI10
            EXTI10: u4,
            /// EXTI x configuration (x = 8 to
            /// 11)
            EXTI11: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40013814
        /// external interrupt configuration register
        /// 4
        pub const EXTICR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// EXTI x configuration (x = 12 to
            /// 15)
            EXTI12: u4,
            /// EXTI x configuration (x = 12 to
            /// 15)
            EXTI13: u4,
            /// EXTI x configuration (x = 12 to
            /// 15)
            EXTI14: u4,
            /// EXTI x configuration (x = 12 to
            /// 15)
            EXTI15: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40013820
        /// Compensation cell control
        /// register
        pub const CMPCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Compensation cell
            /// power-down
            CMP_PD: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// READY
            READY: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
        }), base_address + 0x20);
    };

    /// Universal synchronous asynchronous receiver
    /// transmitter
    pub const USART3 = struct {
        pub const base_address = 0x40004800;

        /// address: 0x40004800
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// USART enable
            UE: u1,
            reserved0: u1,
            /// Receiver enable
            RE: u1,
            /// Transmitter enable
            TE: u1,
            /// IDLE interrupt enable
            IDLEIE: u1,
            /// RXNE interrupt enable
            RXNEIE: u1,
            /// Transmission complete interrupt
            /// enable
            TCIE: u1,
            /// interrupt enable
            TXEIE: u1,
            /// PE interrupt enable
            PEIE: u1,
            /// Parity selection
            PS: u1,
            /// Parity control enable
            PCE: u1,
            /// Receiver wakeup method
            WAKE: u1,
            /// Word length
            M0: u1,
            /// Mute mode enable
            MME: u1,
            /// Character match interrupt
            /// enable
            CMIE: u1,
            /// Oversampling mode
            OVER8: u1,
            /// DEDT0
            DEDT0: u1,
            /// DEDT1
            DEDT1: u1,
            /// DEDT2
            DEDT2: u1,
            /// DEDT3
            DEDT3: u1,
            /// Driver Enable de-assertion
            /// time
            DEDT4: u1,
            /// DEAT0
            DEAT0: u1,
            /// DEAT1
            DEAT1: u1,
            /// DEAT2
            DEAT2: u1,
            /// DEAT3
            DEAT3: u1,
            /// Driver Enable assertion
            /// time
            DEAT4: u1,
            /// Receiver timeout interrupt
            /// enable
            RTOIE: u1,
            /// End of Block interrupt
            /// enable
            EOBIE: u1,
            /// Word length
            M1: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x0);

        /// address: 0x40004804
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// 7-bit Address Detection/4-bit Address
            /// Detection
            ADDM7: u1,
            /// LIN break detection length
            LBDL: u1,
            /// LIN break detection interrupt
            /// enable
            LBDIE: u1,
            reserved4: u1,
            /// Last bit clock pulse
            LBCL: u1,
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Clock enable
            CLKEN: u1,
            /// STOP bits
            STOP: u2,
            /// LIN mode enable
            LINEN: u1,
            /// Swap TX/RX pins
            SWAP: u1,
            /// RX pin active level
            /// inversion
            RXINV: u1,
            /// TX pin active level
            /// inversion
            TXINV: u1,
            /// Binary data inversion
            TAINV: u1,
            /// Most significant bit first
            MSBFIRST: u1,
            /// Auto baud rate enable
            ABREN: u1,
            /// ABRMOD0
            ABRMOD0: u1,
            /// Auto baud rate mode
            ABRMOD1: u1,
            /// Receiver timeout enable
            RTOEN: u1,
            /// Address of the USART node
            ADD0_3: u4,
            /// Address of the USART node
            ADD4_7: u4,
        }), base_address + 0x4);

        /// address: 0x40004808
        /// Control register 3
        pub const CR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Error interrupt enable
            EIE: u1,
            /// Ir mode enable
            IREN: u1,
            /// Ir low-power
            IRLP: u1,
            /// Half-duplex selection
            HDSEL: u1,
            /// Smartcard NACK enable
            NACK: u1,
            /// Smartcard mode enable
            SCEN: u1,
            /// DMA enable receiver
            DMAR: u1,
            /// DMA enable transmitter
            DMAT: u1,
            /// RTS enable
            RTSE: u1,
            /// CTS enable
            CTSE: u1,
            /// CTS interrupt enable
            CTSIE: u1,
            /// One sample bit method
            /// enable
            ONEBIT: u1,
            /// Overrun Disable
            OVRDIS: u1,
            /// DMA Disable on Reception
            /// Error
            DDRE: u1,
            /// Driver enable mode
            DEM: u1,
            /// Driver enable polarity
            /// selection
            DEP: u1,
            reserved0: u1,
            /// Smartcard auto-retry count
            SCARCNT: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Transmission complete before guard time
            /// interrupt enable
            TCBGTIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8);

        /// address: 0x4000480c
        /// Baud rate register
        pub const BRR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40004810
        /// Guard time and prescaler
        /// register
        pub const GTPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Prescaler value
            PSC: u8,
            /// Guard time value
            GT: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40004814
        /// Receiver timeout register
        pub const RTOR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receiver timeout value
            RTO: u24,
            /// Block Length
            BLEN: u8,
        }), base_address + 0x14);

        /// address: 0x40004818
        /// Request register
        pub const RQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Auto baud rate request
            ABRRQ: u1,
            /// Send break request
            SBKRQ: u1,
            /// Mute mode request
            MMRQ: u1,
            /// Receive data flush request
            RXFRQ: u1,
            /// Transmit data flush
            /// request
            TXFRQ: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x18);

        /// address: 0x4000481c
        /// Interrupt & status
        /// register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// PE
            PE: u1,
            /// FE
            FE: u1,
            /// NF
            NF: u1,
            /// ORE
            ORE: u1,
            /// IDLE
            IDLE: u1,
            /// RXNE
            RXNE: u1,
            /// TC
            TC: u1,
            /// TXE
            TXE: u1,
            /// LBDF
            LBDF: u1,
            /// CTSIF
            CTSIF: u1,
            /// CTS
            CTS: u1,
            /// RTOF
            RTOF: u1,
            /// EOBF
            EOBF: u1,
            reserved0: u1,
            /// ABRE
            ABRE: u1,
            /// ABRF
            ABRF: u1,
            /// BUSY
            BUSY: u1,
            /// CMF
            CMF: u1,
            /// SBKF
            SBKF: u1,
            reserved1: u1,
            reserved2: u1,
            /// TEACK
            TEACK: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Transmission complete before guard time
            /// completion
            TCBGT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x1c);

        /// address: 0x40004820
        /// Interrupt flag clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Parity error clear flag
            PECF: u1,
            /// Framing error clear flag
            FECF: u1,
            /// Noise detected clear flag
            NCF: u1,
            /// Overrun error clear flag
            ORECF: u1,
            /// Idle line detected clear
            /// flag
            IDLECF: u1,
            reserved0: u1,
            /// Transmission complete clear
            /// flag
            TCCF: u1,
            /// Transmission completed before guard time
            /// clear flag
            TCBGTCF: u1,
            /// LIN break detection clear
            /// flag
            LBDCF: u1,
            /// CTS clear flag
            CTSCF: u1,
            reserved1: u1,
            /// Receiver timeout clear
            /// flag
            RTOCF: u1,
            /// End of block clear flag
            EOBCF: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Character match clear flag
            CMCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x20);

        /// address: 0x40004824
        /// Receive data register
        pub const RDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x24);

        /// address: 0x40004828
        /// Transmit data register
        pub const TDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x28);
    };
    pub const USART6 = struct {
        pub const base_address = 0x40011400;

        /// address: 0x40011400
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// USART enable
            UE: u1,
            reserved0: u1,
            /// Receiver enable
            RE: u1,
            /// Transmitter enable
            TE: u1,
            /// IDLE interrupt enable
            IDLEIE: u1,
            /// RXNE interrupt enable
            RXNEIE: u1,
            /// Transmission complete interrupt
            /// enable
            TCIE: u1,
            /// interrupt enable
            TXEIE: u1,
            /// PE interrupt enable
            PEIE: u1,
            /// Parity selection
            PS: u1,
            /// Parity control enable
            PCE: u1,
            /// Receiver wakeup method
            WAKE: u1,
            /// Word length
            M0: u1,
            /// Mute mode enable
            MME: u1,
            /// Character match interrupt
            /// enable
            CMIE: u1,
            /// Oversampling mode
            OVER8: u1,
            /// DEDT0
            DEDT0: u1,
            /// DEDT1
            DEDT1: u1,
            /// DEDT2
            DEDT2: u1,
            /// DEDT3
            DEDT3: u1,
            /// Driver Enable de-assertion
            /// time
            DEDT4: u1,
            /// DEAT0
            DEAT0: u1,
            /// DEAT1
            DEAT1: u1,
            /// DEAT2
            DEAT2: u1,
            /// DEAT3
            DEAT3: u1,
            /// Driver Enable assertion
            /// time
            DEAT4: u1,
            /// Receiver timeout interrupt
            /// enable
            RTOIE: u1,
            /// End of Block interrupt
            /// enable
            EOBIE: u1,
            /// Word length
            M1: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x0);

        /// address: 0x40011404
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// 7-bit Address Detection/4-bit Address
            /// Detection
            ADDM7: u1,
            /// LIN break detection length
            LBDL: u1,
            /// LIN break detection interrupt
            /// enable
            LBDIE: u1,
            reserved4: u1,
            /// Last bit clock pulse
            LBCL: u1,
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Clock enable
            CLKEN: u1,
            /// STOP bits
            STOP: u2,
            /// LIN mode enable
            LINEN: u1,
            /// Swap TX/RX pins
            SWAP: u1,
            /// RX pin active level
            /// inversion
            RXINV: u1,
            /// TX pin active level
            /// inversion
            TXINV: u1,
            /// Binary data inversion
            TAINV: u1,
            /// Most significant bit first
            MSBFIRST: u1,
            /// Auto baud rate enable
            ABREN: u1,
            /// ABRMOD0
            ABRMOD0: u1,
            /// Auto baud rate mode
            ABRMOD1: u1,
            /// Receiver timeout enable
            RTOEN: u1,
            /// Address of the USART node
            ADD0_3: u4,
            /// Address of the USART node
            ADD4_7: u4,
        }), base_address + 0x4);

        /// address: 0x40011408
        /// Control register 3
        pub const CR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Error interrupt enable
            EIE: u1,
            /// Ir mode enable
            IREN: u1,
            /// Ir low-power
            IRLP: u1,
            /// Half-duplex selection
            HDSEL: u1,
            /// Smartcard NACK enable
            NACK: u1,
            /// Smartcard mode enable
            SCEN: u1,
            /// DMA enable receiver
            DMAR: u1,
            /// DMA enable transmitter
            DMAT: u1,
            /// RTS enable
            RTSE: u1,
            /// CTS enable
            CTSE: u1,
            /// CTS interrupt enable
            CTSIE: u1,
            /// One sample bit method
            /// enable
            ONEBIT: u1,
            /// Overrun Disable
            OVRDIS: u1,
            /// DMA Disable on Reception
            /// Error
            DDRE: u1,
            /// Driver enable mode
            DEM: u1,
            /// Driver enable polarity
            /// selection
            DEP: u1,
            reserved0: u1,
            /// Smartcard auto-retry count
            SCARCNT: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Transmission complete before guard time
            /// interrupt enable
            TCBGTIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8);

        /// address: 0x4001140c
        /// Baud rate register
        pub const BRR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40011410
        /// Guard time and prescaler
        /// register
        pub const GTPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Prescaler value
            PSC: u8,
            /// Guard time value
            GT: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40011414
        /// Receiver timeout register
        pub const RTOR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receiver timeout value
            RTO: u24,
            /// Block Length
            BLEN: u8,
        }), base_address + 0x14);

        /// address: 0x40011418
        /// Request register
        pub const RQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Auto baud rate request
            ABRRQ: u1,
            /// Send break request
            SBKRQ: u1,
            /// Mute mode request
            MMRQ: u1,
            /// Receive data flush request
            RXFRQ: u1,
            /// Transmit data flush
            /// request
            TXFRQ: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x18);

        /// address: 0x4001141c
        /// Interrupt & status
        /// register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// PE
            PE: u1,
            /// FE
            FE: u1,
            /// NF
            NF: u1,
            /// ORE
            ORE: u1,
            /// IDLE
            IDLE: u1,
            /// RXNE
            RXNE: u1,
            /// TC
            TC: u1,
            /// TXE
            TXE: u1,
            /// LBDF
            LBDF: u1,
            /// CTSIF
            CTSIF: u1,
            /// CTS
            CTS: u1,
            /// RTOF
            RTOF: u1,
            /// EOBF
            EOBF: u1,
            reserved0: u1,
            /// ABRE
            ABRE: u1,
            /// ABRF
            ABRF: u1,
            /// BUSY
            BUSY: u1,
            /// CMF
            CMF: u1,
            /// SBKF
            SBKF: u1,
            reserved1: u1,
            reserved2: u1,
            /// TEACK
            TEACK: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Transmission complete before guard time
            /// completion
            TCBGT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x1c);

        /// address: 0x40011420
        /// Interrupt flag clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Parity error clear flag
            PECF: u1,
            /// Framing error clear flag
            FECF: u1,
            /// Noise detected clear flag
            NCF: u1,
            /// Overrun error clear flag
            ORECF: u1,
            /// Idle line detected clear
            /// flag
            IDLECF: u1,
            reserved0: u1,
            /// Transmission complete clear
            /// flag
            TCCF: u1,
            /// Transmission completed before guard time
            /// clear flag
            TCBGTCF: u1,
            /// LIN break detection clear
            /// flag
            LBDCF: u1,
            /// CTS clear flag
            CTSCF: u1,
            reserved1: u1,
            /// Receiver timeout clear
            /// flag
            RTOCF: u1,
            /// End of block clear flag
            EOBCF: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Character match clear flag
            CMCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x20);

        /// address: 0x40011424
        /// Receive data register
        pub const RDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x24);

        /// address: 0x40011428
        /// Transmit data register
        pub const TDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x28);
    };
    pub const UART8 = struct {
        pub const base_address = 0x40007c00;

        /// address: 0x40007c00
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// USART enable
            UE: u1,
            reserved0: u1,
            /// Receiver enable
            RE: u1,
            /// Transmitter enable
            TE: u1,
            /// IDLE interrupt enable
            IDLEIE: u1,
            /// RXNE interrupt enable
            RXNEIE: u1,
            /// Transmission complete interrupt
            /// enable
            TCIE: u1,
            /// interrupt enable
            TXEIE: u1,
            /// PE interrupt enable
            PEIE: u1,
            /// Parity selection
            PS: u1,
            /// Parity control enable
            PCE: u1,
            /// Receiver wakeup method
            WAKE: u1,
            /// Word length
            M0: u1,
            /// Mute mode enable
            MME: u1,
            /// Character match interrupt
            /// enable
            CMIE: u1,
            /// Oversampling mode
            OVER8: u1,
            /// DEDT0
            DEDT0: u1,
            /// DEDT1
            DEDT1: u1,
            /// DEDT2
            DEDT2: u1,
            /// DEDT3
            DEDT3: u1,
            /// Driver Enable de-assertion
            /// time
            DEDT4: u1,
            /// DEAT0
            DEAT0: u1,
            /// DEAT1
            DEAT1: u1,
            /// DEAT2
            DEAT2: u1,
            /// DEAT3
            DEAT3: u1,
            /// Driver Enable assertion
            /// time
            DEAT4: u1,
            /// Receiver timeout interrupt
            /// enable
            RTOIE: u1,
            /// End of Block interrupt
            /// enable
            EOBIE: u1,
            /// Word length
            M1: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x0);

        /// address: 0x40007c04
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// 7-bit Address Detection/4-bit Address
            /// Detection
            ADDM7: u1,
            /// LIN break detection length
            LBDL: u1,
            /// LIN break detection interrupt
            /// enable
            LBDIE: u1,
            reserved4: u1,
            /// Last bit clock pulse
            LBCL: u1,
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Clock enable
            CLKEN: u1,
            /// STOP bits
            STOP: u2,
            /// LIN mode enable
            LINEN: u1,
            /// Swap TX/RX pins
            SWAP: u1,
            /// RX pin active level
            /// inversion
            RXINV: u1,
            /// TX pin active level
            /// inversion
            TXINV: u1,
            /// Binary data inversion
            TAINV: u1,
            /// Most significant bit first
            MSBFIRST: u1,
            /// Auto baud rate enable
            ABREN: u1,
            /// ABRMOD0
            ABRMOD0: u1,
            /// Auto baud rate mode
            ABRMOD1: u1,
            /// Receiver timeout enable
            RTOEN: u1,
            /// Address of the USART node
            ADD0_3: u4,
            /// Address of the USART node
            ADD4_7: u4,
        }), base_address + 0x4);

        /// address: 0x40007c08
        /// Control register 3
        pub const CR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Error interrupt enable
            EIE: u1,
            /// Ir mode enable
            IREN: u1,
            /// Ir low-power
            IRLP: u1,
            /// Half-duplex selection
            HDSEL: u1,
            /// Smartcard NACK enable
            NACK: u1,
            /// Smartcard mode enable
            SCEN: u1,
            /// DMA enable receiver
            DMAR: u1,
            /// DMA enable transmitter
            DMAT: u1,
            /// RTS enable
            RTSE: u1,
            /// CTS enable
            CTSE: u1,
            /// CTS interrupt enable
            CTSIE: u1,
            /// One sample bit method
            /// enable
            ONEBIT: u1,
            /// Overrun Disable
            OVRDIS: u1,
            /// DMA Disable on Reception
            /// Error
            DDRE: u1,
            /// Driver enable mode
            DEM: u1,
            /// Driver enable polarity
            /// selection
            DEP: u1,
            reserved0: u1,
            /// Smartcard auto-retry count
            SCARCNT: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Transmission complete before guard time
            /// interrupt enable
            TCBGTIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8);

        /// address: 0x40007c0c
        /// Baud rate register
        pub const BRR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40007c10
        /// Guard time and prescaler
        /// register
        pub const GTPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Prescaler value
            PSC: u8,
            /// Guard time value
            GT: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40007c14
        /// Receiver timeout register
        pub const RTOR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receiver timeout value
            RTO: u24,
            /// Block Length
            BLEN: u8,
        }), base_address + 0x14);

        /// address: 0x40007c18
        /// Request register
        pub const RQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Auto baud rate request
            ABRRQ: u1,
            /// Send break request
            SBKRQ: u1,
            /// Mute mode request
            MMRQ: u1,
            /// Receive data flush request
            RXFRQ: u1,
            /// Transmit data flush
            /// request
            TXFRQ: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x18);

        /// address: 0x40007c1c
        /// Interrupt & status
        /// register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// PE
            PE: u1,
            /// FE
            FE: u1,
            /// NF
            NF: u1,
            /// ORE
            ORE: u1,
            /// IDLE
            IDLE: u1,
            /// RXNE
            RXNE: u1,
            /// TC
            TC: u1,
            /// TXE
            TXE: u1,
            /// LBDF
            LBDF: u1,
            /// CTSIF
            CTSIF: u1,
            /// CTS
            CTS: u1,
            /// RTOF
            RTOF: u1,
            /// EOBF
            EOBF: u1,
            reserved0: u1,
            /// ABRE
            ABRE: u1,
            /// ABRF
            ABRF: u1,
            /// BUSY
            BUSY: u1,
            /// CMF
            CMF: u1,
            /// SBKF
            SBKF: u1,
            reserved1: u1,
            reserved2: u1,
            /// TEACK
            TEACK: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Transmission complete before guard time
            /// completion
            TCBGT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x1c);

        /// address: 0x40007c20
        /// Interrupt flag clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Parity error clear flag
            PECF: u1,
            /// Framing error clear flag
            FECF: u1,
            /// Noise detected clear flag
            NCF: u1,
            /// Overrun error clear flag
            ORECF: u1,
            /// Idle line detected clear
            /// flag
            IDLECF: u1,
            reserved0: u1,
            /// Transmission complete clear
            /// flag
            TCCF: u1,
            /// Transmission completed before guard time
            /// clear flag
            TCBGTCF: u1,
            /// LIN break detection clear
            /// flag
            LBDCF: u1,
            /// CTS clear flag
            CTSCF: u1,
            reserved1: u1,
            /// Receiver timeout clear
            /// flag
            RTOCF: u1,
            /// End of block clear flag
            EOBCF: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Character match clear flag
            CMCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x20);

        /// address: 0x40007c24
        /// Receive data register
        pub const RDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x24);

        /// address: 0x40007c28
        /// Transmit data register
        pub const TDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x28);
    };
    pub const USART2 = struct {
        pub const base_address = 0x40004400;

        /// address: 0x40004400
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// USART enable
            UE: u1,
            reserved0: u1,
            /// Receiver enable
            RE: u1,
            /// Transmitter enable
            TE: u1,
            /// IDLE interrupt enable
            IDLEIE: u1,
            /// RXNE interrupt enable
            RXNEIE: u1,
            /// Transmission complete interrupt
            /// enable
            TCIE: u1,
            /// interrupt enable
            TXEIE: u1,
            /// PE interrupt enable
            PEIE: u1,
            /// Parity selection
            PS: u1,
            /// Parity control enable
            PCE: u1,
            /// Receiver wakeup method
            WAKE: u1,
            /// Word length
            M0: u1,
            /// Mute mode enable
            MME: u1,
            /// Character match interrupt
            /// enable
            CMIE: u1,
            /// Oversampling mode
            OVER8: u1,
            /// DEDT0
            DEDT0: u1,
            /// DEDT1
            DEDT1: u1,
            /// DEDT2
            DEDT2: u1,
            /// DEDT3
            DEDT3: u1,
            /// Driver Enable de-assertion
            /// time
            DEDT4: u1,
            /// DEAT0
            DEAT0: u1,
            /// DEAT1
            DEAT1: u1,
            /// DEAT2
            DEAT2: u1,
            /// DEAT3
            DEAT3: u1,
            /// Driver Enable assertion
            /// time
            DEAT4: u1,
            /// Receiver timeout interrupt
            /// enable
            RTOIE: u1,
            /// End of Block interrupt
            /// enable
            EOBIE: u1,
            /// Word length
            M1: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x0);

        /// address: 0x40004404
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// 7-bit Address Detection/4-bit Address
            /// Detection
            ADDM7: u1,
            /// LIN break detection length
            LBDL: u1,
            /// LIN break detection interrupt
            /// enable
            LBDIE: u1,
            reserved4: u1,
            /// Last bit clock pulse
            LBCL: u1,
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Clock enable
            CLKEN: u1,
            /// STOP bits
            STOP: u2,
            /// LIN mode enable
            LINEN: u1,
            /// Swap TX/RX pins
            SWAP: u1,
            /// RX pin active level
            /// inversion
            RXINV: u1,
            /// TX pin active level
            /// inversion
            TXINV: u1,
            /// Binary data inversion
            TAINV: u1,
            /// Most significant bit first
            MSBFIRST: u1,
            /// Auto baud rate enable
            ABREN: u1,
            /// ABRMOD0
            ABRMOD0: u1,
            /// Auto baud rate mode
            ABRMOD1: u1,
            /// Receiver timeout enable
            RTOEN: u1,
            /// Address of the USART node
            ADD0_3: u4,
            /// Address of the USART node
            ADD4_7: u4,
        }), base_address + 0x4);

        /// address: 0x40004408
        /// Control register 3
        pub const CR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Error interrupt enable
            EIE: u1,
            /// Ir mode enable
            IREN: u1,
            /// Ir low-power
            IRLP: u1,
            /// Half-duplex selection
            HDSEL: u1,
            /// Smartcard NACK enable
            NACK: u1,
            /// Smartcard mode enable
            SCEN: u1,
            /// DMA enable receiver
            DMAR: u1,
            /// DMA enable transmitter
            DMAT: u1,
            /// RTS enable
            RTSE: u1,
            /// CTS enable
            CTSE: u1,
            /// CTS interrupt enable
            CTSIE: u1,
            /// One sample bit method
            /// enable
            ONEBIT: u1,
            /// Overrun Disable
            OVRDIS: u1,
            /// DMA Disable on Reception
            /// Error
            DDRE: u1,
            /// Driver enable mode
            DEM: u1,
            /// Driver enable polarity
            /// selection
            DEP: u1,
            reserved0: u1,
            /// Smartcard auto-retry count
            SCARCNT: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Transmission complete before guard time
            /// interrupt enable
            TCBGTIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8);

        /// address: 0x4000440c
        /// Baud rate register
        pub const BRR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40004410
        /// Guard time and prescaler
        /// register
        pub const GTPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Prescaler value
            PSC: u8,
            /// Guard time value
            GT: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40004414
        /// Receiver timeout register
        pub const RTOR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receiver timeout value
            RTO: u24,
            /// Block Length
            BLEN: u8,
        }), base_address + 0x14);

        /// address: 0x40004418
        /// Request register
        pub const RQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Auto baud rate request
            ABRRQ: u1,
            /// Send break request
            SBKRQ: u1,
            /// Mute mode request
            MMRQ: u1,
            /// Receive data flush request
            RXFRQ: u1,
            /// Transmit data flush
            /// request
            TXFRQ: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x18);

        /// address: 0x4000441c
        /// Interrupt & status
        /// register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// PE
            PE: u1,
            /// FE
            FE: u1,
            /// NF
            NF: u1,
            /// ORE
            ORE: u1,
            /// IDLE
            IDLE: u1,
            /// RXNE
            RXNE: u1,
            /// TC
            TC: u1,
            /// TXE
            TXE: u1,
            /// LBDF
            LBDF: u1,
            /// CTSIF
            CTSIF: u1,
            /// CTS
            CTS: u1,
            /// RTOF
            RTOF: u1,
            /// EOBF
            EOBF: u1,
            reserved0: u1,
            /// ABRE
            ABRE: u1,
            /// ABRF
            ABRF: u1,
            /// BUSY
            BUSY: u1,
            /// CMF
            CMF: u1,
            /// SBKF
            SBKF: u1,
            reserved1: u1,
            reserved2: u1,
            /// TEACK
            TEACK: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Transmission complete before guard time
            /// completion
            TCBGT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x1c);

        /// address: 0x40004420
        /// Interrupt flag clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Parity error clear flag
            PECF: u1,
            /// Framing error clear flag
            FECF: u1,
            /// Noise detected clear flag
            NCF: u1,
            /// Overrun error clear flag
            ORECF: u1,
            /// Idle line detected clear
            /// flag
            IDLECF: u1,
            reserved0: u1,
            /// Transmission complete clear
            /// flag
            TCCF: u1,
            /// Transmission completed before guard time
            /// clear flag
            TCBGTCF: u1,
            /// LIN break detection clear
            /// flag
            LBDCF: u1,
            /// CTS clear flag
            CTSCF: u1,
            reserved1: u1,
            /// Receiver timeout clear
            /// flag
            RTOCF: u1,
            /// End of block clear flag
            EOBCF: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Character match clear flag
            CMCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x20);

        /// address: 0x40004424
        /// Receive data register
        pub const RDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x24);

        /// address: 0x40004428
        /// Transmit data register
        pub const TDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x28);
    };
    pub const UART7 = struct {
        pub const base_address = 0x40007800;

        /// address: 0x40007800
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// USART enable
            UE: u1,
            reserved0: u1,
            /// Receiver enable
            RE: u1,
            /// Transmitter enable
            TE: u1,
            /// IDLE interrupt enable
            IDLEIE: u1,
            /// RXNE interrupt enable
            RXNEIE: u1,
            /// Transmission complete interrupt
            /// enable
            TCIE: u1,
            /// interrupt enable
            TXEIE: u1,
            /// PE interrupt enable
            PEIE: u1,
            /// Parity selection
            PS: u1,
            /// Parity control enable
            PCE: u1,
            /// Receiver wakeup method
            WAKE: u1,
            /// Word length
            M0: u1,
            /// Mute mode enable
            MME: u1,
            /// Character match interrupt
            /// enable
            CMIE: u1,
            /// Oversampling mode
            OVER8: u1,
            /// DEDT0
            DEDT0: u1,
            /// DEDT1
            DEDT1: u1,
            /// DEDT2
            DEDT2: u1,
            /// DEDT3
            DEDT3: u1,
            /// Driver Enable de-assertion
            /// time
            DEDT4: u1,
            /// DEAT0
            DEAT0: u1,
            /// DEAT1
            DEAT1: u1,
            /// DEAT2
            DEAT2: u1,
            /// DEAT3
            DEAT3: u1,
            /// Driver Enable assertion
            /// time
            DEAT4: u1,
            /// Receiver timeout interrupt
            /// enable
            RTOIE: u1,
            /// End of Block interrupt
            /// enable
            EOBIE: u1,
            /// Word length
            M1: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x0);

        /// address: 0x40007804
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// 7-bit Address Detection/4-bit Address
            /// Detection
            ADDM7: u1,
            /// LIN break detection length
            LBDL: u1,
            /// LIN break detection interrupt
            /// enable
            LBDIE: u1,
            reserved4: u1,
            /// Last bit clock pulse
            LBCL: u1,
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Clock enable
            CLKEN: u1,
            /// STOP bits
            STOP: u2,
            /// LIN mode enable
            LINEN: u1,
            /// Swap TX/RX pins
            SWAP: u1,
            /// RX pin active level
            /// inversion
            RXINV: u1,
            /// TX pin active level
            /// inversion
            TXINV: u1,
            /// Binary data inversion
            TAINV: u1,
            /// Most significant bit first
            MSBFIRST: u1,
            /// Auto baud rate enable
            ABREN: u1,
            /// ABRMOD0
            ABRMOD0: u1,
            /// Auto baud rate mode
            ABRMOD1: u1,
            /// Receiver timeout enable
            RTOEN: u1,
            /// Address of the USART node
            ADD0_3: u4,
            /// Address of the USART node
            ADD4_7: u4,
        }), base_address + 0x4);

        /// address: 0x40007808
        /// Control register 3
        pub const CR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Error interrupt enable
            EIE: u1,
            /// Ir mode enable
            IREN: u1,
            /// Ir low-power
            IRLP: u1,
            /// Half-duplex selection
            HDSEL: u1,
            /// Smartcard NACK enable
            NACK: u1,
            /// Smartcard mode enable
            SCEN: u1,
            /// DMA enable receiver
            DMAR: u1,
            /// DMA enable transmitter
            DMAT: u1,
            /// RTS enable
            RTSE: u1,
            /// CTS enable
            CTSE: u1,
            /// CTS interrupt enable
            CTSIE: u1,
            /// One sample bit method
            /// enable
            ONEBIT: u1,
            /// Overrun Disable
            OVRDIS: u1,
            /// DMA Disable on Reception
            /// Error
            DDRE: u1,
            /// Driver enable mode
            DEM: u1,
            /// Driver enable polarity
            /// selection
            DEP: u1,
            reserved0: u1,
            /// Smartcard auto-retry count
            SCARCNT: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Transmission complete before guard time
            /// interrupt enable
            TCBGTIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8);

        /// address: 0x4000780c
        /// Baud rate register
        pub const BRR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40007810
        /// Guard time and prescaler
        /// register
        pub const GTPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Prescaler value
            PSC: u8,
            /// Guard time value
            GT: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40007814
        /// Receiver timeout register
        pub const RTOR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receiver timeout value
            RTO: u24,
            /// Block Length
            BLEN: u8,
        }), base_address + 0x14);

        /// address: 0x40007818
        /// Request register
        pub const RQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Auto baud rate request
            ABRRQ: u1,
            /// Send break request
            SBKRQ: u1,
            /// Mute mode request
            MMRQ: u1,
            /// Receive data flush request
            RXFRQ: u1,
            /// Transmit data flush
            /// request
            TXFRQ: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x18);

        /// address: 0x4000781c
        /// Interrupt & status
        /// register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// PE
            PE: u1,
            /// FE
            FE: u1,
            /// NF
            NF: u1,
            /// ORE
            ORE: u1,
            /// IDLE
            IDLE: u1,
            /// RXNE
            RXNE: u1,
            /// TC
            TC: u1,
            /// TXE
            TXE: u1,
            /// LBDF
            LBDF: u1,
            /// CTSIF
            CTSIF: u1,
            /// CTS
            CTS: u1,
            /// RTOF
            RTOF: u1,
            /// EOBF
            EOBF: u1,
            reserved0: u1,
            /// ABRE
            ABRE: u1,
            /// ABRF
            ABRF: u1,
            /// BUSY
            BUSY: u1,
            /// CMF
            CMF: u1,
            /// SBKF
            SBKF: u1,
            reserved1: u1,
            reserved2: u1,
            /// TEACK
            TEACK: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Transmission complete before guard time
            /// completion
            TCBGT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x1c);

        /// address: 0x40007820
        /// Interrupt flag clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Parity error clear flag
            PECF: u1,
            /// Framing error clear flag
            FECF: u1,
            /// Noise detected clear flag
            NCF: u1,
            /// Overrun error clear flag
            ORECF: u1,
            /// Idle line detected clear
            /// flag
            IDLECF: u1,
            reserved0: u1,
            /// Transmission complete clear
            /// flag
            TCCF: u1,
            /// Transmission completed before guard time
            /// clear flag
            TCBGTCF: u1,
            /// LIN break detection clear
            /// flag
            LBDCF: u1,
            /// CTS clear flag
            CTSCF: u1,
            reserved1: u1,
            /// Receiver timeout clear
            /// flag
            RTOCF: u1,
            /// End of block clear flag
            EOBCF: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Character match clear flag
            CMCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x20);

        /// address: 0x40007824
        /// Receive data register
        pub const RDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x24);

        /// address: 0x40007828
        /// Transmit data register
        pub const TDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x28);
    };
    pub const UART4 = struct {
        pub const base_address = 0x40004c00;

        /// address: 0x40004c00
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// USART enable
            UE: u1,
            reserved0: u1,
            /// Receiver enable
            RE: u1,
            /// Transmitter enable
            TE: u1,
            /// IDLE interrupt enable
            IDLEIE: u1,
            /// RXNE interrupt enable
            RXNEIE: u1,
            /// Transmission complete interrupt
            /// enable
            TCIE: u1,
            /// interrupt enable
            TXEIE: u1,
            /// PE interrupt enable
            PEIE: u1,
            /// Parity selection
            PS: u1,
            /// Parity control enable
            PCE: u1,
            /// Receiver wakeup method
            WAKE: u1,
            /// Word length
            M0: u1,
            /// Mute mode enable
            MME: u1,
            /// Character match interrupt
            /// enable
            CMIE: u1,
            /// Oversampling mode
            OVER8: u1,
            /// DEDT0
            DEDT0: u1,
            /// DEDT1
            DEDT1: u1,
            /// DEDT2
            DEDT2: u1,
            /// DEDT3
            DEDT3: u1,
            /// Driver Enable de-assertion
            /// time
            DEDT4: u1,
            /// DEAT0
            DEAT0: u1,
            /// DEAT1
            DEAT1: u1,
            /// DEAT2
            DEAT2: u1,
            /// DEAT3
            DEAT3: u1,
            /// Driver Enable assertion
            /// time
            DEAT4: u1,
            /// Receiver timeout interrupt
            /// enable
            RTOIE: u1,
            /// End of Block interrupt
            /// enable
            EOBIE: u1,
            /// Word length
            M1: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x0);

        /// address: 0x40004c04
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// 7-bit Address Detection/4-bit Address
            /// Detection
            ADDM7: u1,
            /// LIN break detection length
            LBDL: u1,
            /// LIN break detection interrupt
            /// enable
            LBDIE: u1,
            reserved4: u1,
            /// Last bit clock pulse
            LBCL: u1,
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Clock enable
            CLKEN: u1,
            /// STOP bits
            STOP: u2,
            /// LIN mode enable
            LINEN: u1,
            /// Swap TX/RX pins
            SWAP: u1,
            /// RX pin active level
            /// inversion
            RXINV: u1,
            /// TX pin active level
            /// inversion
            TXINV: u1,
            /// Binary data inversion
            TAINV: u1,
            /// Most significant bit first
            MSBFIRST: u1,
            /// Auto baud rate enable
            ABREN: u1,
            /// ABRMOD0
            ABRMOD0: u1,
            /// Auto baud rate mode
            ABRMOD1: u1,
            /// Receiver timeout enable
            RTOEN: u1,
            /// Address of the USART node
            ADD0_3: u4,
            /// Address of the USART node
            ADD4_7: u4,
        }), base_address + 0x4);

        /// address: 0x40004c08
        /// Control register 3
        pub const CR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Error interrupt enable
            EIE: u1,
            /// Ir mode enable
            IREN: u1,
            /// Ir low-power
            IRLP: u1,
            /// Half-duplex selection
            HDSEL: u1,
            /// Smartcard NACK enable
            NACK: u1,
            /// Smartcard mode enable
            SCEN: u1,
            /// DMA enable receiver
            DMAR: u1,
            /// DMA enable transmitter
            DMAT: u1,
            /// RTS enable
            RTSE: u1,
            /// CTS enable
            CTSE: u1,
            /// CTS interrupt enable
            CTSIE: u1,
            /// One sample bit method
            /// enable
            ONEBIT: u1,
            /// Overrun Disable
            OVRDIS: u1,
            /// DMA Disable on Reception
            /// Error
            DDRE: u1,
            /// Driver enable mode
            DEM: u1,
            /// Driver enable polarity
            /// selection
            DEP: u1,
            reserved0: u1,
            /// Smartcard auto-retry count
            SCARCNT: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Transmission complete before guard time
            /// interrupt enable
            TCBGTIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8);

        /// address: 0x40004c0c
        /// Baud rate register
        pub const BRR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40004c10
        /// Guard time and prescaler
        /// register
        pub const GTPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Prescaler value
            PSC: u8,
            /// Guard time value
            GT: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40004c14
        /// Receiver timeout register
        pub const RTOR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receiver timeout value
            RTO: u24,
            /// Block Length
            BLEN: u8,
        }), base_address + 0x14);

        /// address: 0x40004c18
        /// Request register
        pub const RQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Auto baud rate request
            ABRRQ: u1,
            /// Send break request
            SBKRQ: u1,
            /// Mute mode request
            MMRQ: u1,
            /// Receive data flush request
            RXFRQ: u1,
            /// Transmit data flush
            /// request
            TXFRQ: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x18);

        /// address: 0x40004c1c
        /// Interrupt & status
        /// register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// PE
            PE: u1,
            /// FE
            FE: u1,
            /// NF
            NF: u1,
            /// ORE
            ORE: u1,
            /// IDLE
            IDLE: u1,
            /// RXNE
            RXNE: u1,
            /// TC
            TC: u1,
            /// TXE
            TXE: u1,
            /// LBDF
            LBDF: u1,
            /// CTSIF
            CTSIF: u1,
            /// CTS
            CTS: u1,
            /// RTOF
            RTOF: u1,
            /// EOBF
            EOBF: u1,
            reserved0: u1,
            /// ABRE
            ABRE: u1,
            /// ABRF
            ABRF: u1,
            /// BUSY
            BUSY: u1,
            /// CMF
            CMF: u1,
            /// SBKF
            SBKF: u1,
            reserved1: u1,
            reserved2: u1,
            /// TEACK
            TEACK: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Transmission complete before guard time
            /// completion
            TCBGT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x1c);

        /// address: 0x40004c20
        /// Interrupt flag clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Parity error clear flag
            PECF: u1,
            /// Framing error clear flag
            FECF: u1,
            /// Noise detected clear flag
            NCF: u1,
            /// Overrun error clear flag
            ORECF: u1,
            /// Idle line detected clear
            /// flag
            IDLECF: u1,
            reserved0: u1,
            /// Transmission complete clear
            /// flag
            TCCF: u1,
            /// Transmission completed before guard time
            /// clear flag
            TCBGTCF: u1,
            /// LIN break detection clear
            /// flag
            LBDCF: u1,
            /// CTS clear flag
            CTSCF: u1,
            reserved1: u1,
            /// Receiver timeout clear
            /// flag
            RTOCF: u1,
            /// End of block clear flag
            EOBCF: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Character match clear flag
            CMCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x20);

        /// address: 0x40004c24
        /// Receive data register
        pub const RDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x24);

        /// address: 0x40004c28
        /// Transmit data register
        pub const TDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x28);
    };
    pub const UART5 = struct {
        pub const base_address = 0x40005000;

        /// address: 0x40005000
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// USART enable
            UE: u1,
            reserved0: u1,
            /// Receiver enable
            RE: u1,
            /// Transmitter enable
            TE: u1,
            /// IDLE interrupt enable
            IDLEIE: u1,
            /// RXNE interrupt enable
            RXNEIE: u1,
            /// Transmission complete interrupt
            /// enable
            TCIE: u1,
            /// interrupt enable
            TXEIE: u1,
            /// PE interrupt enable
            PEIE: u1,
            /// Parity selection
            PS: u1,
            /// Parity control enable
            PCE: u1,
            /// Receiver wakeup method
            WAKE: u1,
            /// Word length
            M0: u1,
            /// Mute mode enable
            MME: u1,
            /// Character match interrupt
            /// enable
            CMIE: u1,
            /// Oversampling mode
            OVER8: u1,
            /// DEDT0
            DEDT0: u1,
            /// DEDT1
            DEDT1: u1,
            /// DEDT2
            DEDT2: u1,
            /// DEDT3
            DEDT3: u1,
            /// Driver Enable de-assertion
            /// time
            DEDT4: u1,
            /// DEAT0
            DEAT0: u1,
            /// DEAT1
            DEAT1: u1,
            /// DEAT2
            DEAT2: u1,
            /// DEAT3
            DEAT3: u1,
            /// Driver Enable assertion
            /// time
            DEAT4: u1,
            /// Receiver timeout interrupt
            /// enable
            RTOIE: u1,
            /// End of Block interrupt
            /// enable
            EOBIE: u1,
            /// Word length
            M1: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x0);

        /// address: 0x40005004
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// 7-bit Address Detection/4-bit Address
            /// Detection
            ADDM7: u1,
            /// LIN break detection length
            LBDL: u1,
            /// LIN break detection interrupt
            /// enable
            LBDIE: u1,
            reserved4: u1,
            /// Last bit clock pulse
            LBCL: u1,
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Clock enable
            CLKEN: u1,
            /// STOP bits
            STOP: u2,
            /// LIN mode enable
            LINEN: u1,
            /// Swap TX/RX pins
            SWAP: u1,
            /// RX pin active level
            /// inversion
            RXINV: u1,
            /// TX pin active level
            /// inversion
            TXINV: u1,
            /// Binary data inversion
            TAINV: u1,
            /// Most significant bit first
            MSBFIRST: u1,
            /// Auto baud rate enable
            ABREN: u1,
            /// ABRMOD0
            ABRMOD0: u1,
            /// Auto baud rate mode
            ABRMOD1: u1,
            /// Receiver timeout enable
            RTOEN: u1,
            /// Address of the USART node
            ADD0_3: u4,
            /// Address of the USART node
            ADD4_7: u4,
        }), base_address + 0x4);

        /// address: 0x40005008
        /// Control register 3
        pub const CR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Error interrupt enable
            EIE: u1,
            /// Ir mode enable
            IREN: u1,
            /// Ir low-power
            IRLP: u1,
            /// Half-duplex selection
            HDSEL: u1,
            /// Smartcard NACK enable
            NACK: u1,
            /// Smartcard mode enable
            SCEN: u1,
            /// DMA enable receiver
            DMAR: u1,
            /// DMA enable transmitter
            DMAT: u1,
            /// RTS enable
            RTSE: u1,
            /// CTS enable
            CTSE: u1,
            /// CTS interrupt enable
            CTSIE: u1,
            /// One sample bit method
            /// enable
            ONEBIT: u1,
            /// Overrun Disable
            OVRDIS: u1,
            /// DMA Disable on Reception
            /// Error
            DDRE: u1,
            /// Driver enable mode
            DEM: u1,
            /// Driver enable polarity
            /// selection
            DEP: u1,
            reserved0: u1,
            /// Smartcard auto-retry count
            SCARCNT: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Transmission complete before guard time
            /// interrupt enable
            TCBGTIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8);

        /// address: 0x4000500c
        /// Baud rate register
        pub const BRR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40005010
        /// Guard time and prescaler
        /// register
        pub const GTPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Prescaler value
            PSC: u8,
            /// Guard time value
            GT: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40005014
        /// Receiver timeout register
        pub const RTOR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receiver timeout value
            RTO: u24,
            /// Block Length
            BLEN: u8,
        }), base_address + 0x14);

        /// address: 0x40005018
        /// Request register
        pub const RQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Auto baud rate request
            ABRRQ: u1,
            /// Send break request
            SBKRQ: u1,
            /// Mute mode request
            MMRQ: u1,
            /// Receive data flush request
            RXFRQ: u1,
            /// Transmit data flush
            /// request
            TXFRQ: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x18);

        /// address: 0x4000501c
        /// Interrupt & status
        /// register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// PE
            PE: u1,
            /// FE
            FE: u1,
            /// NF
            NF: u1,
            /// ORE
            ORE: u1,
            /// IDLE
            IDLE: u1,
            /// RXNE
            RXNE: u1,
            /// TC
            TC: u1,
            /// TXE
            TXE: u1,
            /// LBDF
            LBDF: u1,
            /// CTSIF
            CTSIF: u1,
            /// CTS
            CTS: u1,
            /// RTOF
            RTOF: u1,
            /// EOBF
            EOBF: u1,
            reserved0: u1,
            /// ABRE
            ABRE: u1,
            /// ABRF
            ABRF: u1,
            /// BUSY
            BUSY: u1,
            /// CMF
            CMF: u1,
            /// SBKF
            SBKF: u1,
            reserved1: u1,
            reserved2: u1,
            /// TEACK
            TEACK: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Transmission complete before guard time
            /// completion
            TCBGT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x1c);

        /// address: 0x40005020
        /// Interrupt flag clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Parity error clear flag
            PECF: u1,
            /// Framing error clear flag
            FECF: u1,
            /// Noise detected clear flag
            NCF: u1,
            /// Overrun error clear flag
            ORECF: u1,
            /// Idle line detected clear
            /// flag
            IDLECF: u1,
            reserved0: u1,
            /// Transmission complete clear
            /// flag
            TCCF: u1,
            /// Transmission completed before guard time
            /// clear flag
            TCBGTCF: u1,
            /// LIN break detection clear
            /// flag
            LBDCF: u1,
            /// CTS clear flag
            CTSCF: u1,
            reserved1: u1,
            /// Receiver timeout clear
            /// flag
            RTOCF: u1,
            /// End of block clear flag
            EOBCF: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Character match clear flag
            CMCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x20);

        /// address: 0x40005024
        /// Receive data register
        pub const RDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x24);

        /// address: 0x40005028
        /// Transmit data register
        pub const TDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x28);
    };

    /// Universal synchronous asynchronous receiver
    /// transmitter
    pub const USART1 = struct {
        pub const base_address = 0x40011000;

        /// address: 0x40011000
        /// Control register 1
        pub const CR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// USART enable
            UE: u1,
            reserved0: u1,
            /// Receiver enable
            RE: u1,
            /// Transmitter enable
            TE: u1,
            /// IDLE interrupt enable
            IDLEIE: u1,
            /// RXNE interrupt enable
            RXNEIE: u1,
            /// Transmission complete interrupt
            /// enable
            TCIE: u1,
            /// interrupt enable
            TXEIE: u1,
            /// PE interrupt enable
            PEIE: u1,
            /// Parity selection
            PS: u1,
            /// Parity control enable
            PCE: u1,
            /// Receiver wakeup method
            WAKE: u1,
            /// Word length
            M0: u1,
            /// Mute mode enable
            MME: u1,
            /// Character match interrupt
            /// enable
            CMIE: u1,
            /// Oversampling mode
            OVER8: u1,
            /// DEDT0
            DEDT0: u1,
            /// DEDT1
            DEDT1: u1,
            /// DEDT2
            DEDT2: u1,
            /// DEDT3
            DEDT3: u1,
            /// Driver Enable de-assertion
            /// time
            DEDT4: u1,
            /// DEAT0
            DEAT0: u1,
            /// DEAT1
            DEAT1: u1,
            /// DEAT2
            DEAT2: u1,
            /// DEAT3
            DEAT3: u1,
            /// Driver Enable assertion
            /// time
            DEAT4: u1,
            /// Receiver timeout interrupt
            /// enable
            RTOIE: u1,
            /// End of Block interrupt
            /// enable
            EOBIE: u1,
            /// Word length
            M1: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x0);

        /// address: 0x40011004
        /// Control register 2
        pub const CR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// 7-bit Address Detection/4-bit Address
            /// Detection
            ADDM7: u1,
            /// LIN break detection length
            LBDL: u1,
            /// LIN break detection interrupt
            /// enable
            LBDIE: u1,
            reserved4: u1,
            /// Last bit clock pulse
            LBCL: u1,
            /// Clock phase
            CPHA: u1,
            /// Clock polarity
            CPOL: u1,
            /// Clock enable
            CLKEN: u1,
            /// STOP bits
            STOP: u2,
            /// LIN mode enable
            LINEN: u1,
            /// Swap TX/RX pins
            SWAP: u1,
            /// RX pin active level
            /// inversion
            RXINV: u1,
            /// TX pin active level
            /// inversion
            TXINV: u1,
            /// Binary data inversion
            DATAINV: u1,
            /// Most significant bit first
            MSBFIRST: u1,
            /// Auto baud rate enable
            ABREN: u1,
            /// ABRMOD0
            ABRMOD0: u1,
            /// Auto baud rate mode
            ABRMOD1: u1,
            /// Receiver timeout enable
            RTOEN: u1,
            /// Address of the USART node
            ADD0_3: u4,
            /// Address of the USART node
            ADD4_7: u4,
        }), base_address + 0x4);

        /// address: 0x40011008
        /// Control register 3
        pub const CR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Error interrupt enable
            EIE: u1,
            /// Ir mode enable
            IREN: u1,
            /// Ir low-power
            IRLP: u1,
            /// Half-duplex selection
            HDSEL: u1,
            /// Smartcard NACK enable
            NACK: u1,
            /// Smartcard mode enable
            SCEN: u1,
            /// DMA enable receiver
            DMAR: u1,
            /// DMA enable transmitter
            DMAT: u1,
            /// RTS enable
            RTSE: u1,
            /// CTS enable
            CTSE: u1,
            /// CTS interrupt enable
            CTSIE: u1,
            /// One sample bit method
            /// enable
            ONEBIT: u1,
            /// Overrun Disable
            OVRDIS: u1,
            /// DMA Disable on Reception
            /// Error
            DDRE: u1,
            /// Driver enable mode
            DEM: u1,
            /// Driver enable polarity
            /// selection
            DEP: u1,
            reserved0: u1,
            /// Smartcard auto-retry count
            SCARCNT: u3,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Transmission complete before guard time
            /// interrupt enable
            TCBGTIE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x8);

        /// address: 0x4001100c
        /// Baud rate register
        pub const BRR = @intToPtr(*volatile MmioInt(32, u16), base_address + 0xc);

        /// address: 0x40011010
        /// Guard time and prescaler
        /// register
        pub const GTPR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Prescaler value
            PSC: u8,
            /// Guard time value
            GT: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0x40011014
        /// Receiver timeout register
        pub const RTOR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Receiver timeout value
            RTO: u24,
            /// Block Length
            BLEN: u8,
        }), base_address + 0x14);

        /// address: 0x40011018
        /// Request register
        pub const RQR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Auto baud rate request
            ABRRQ: u1,
            /// Send break request
            SBKRQ: u1,
            /// Mute mode request
            MMRQ: u1,
            /// Receive data flush request
            RXFRQ: u1,
            /// Transmit data flush
            /// request
            TXFRQ: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x18);

        /// address: 0x4001101c
        /// Interrupt & status
        /// register
        pub const ISR = @intToPtr(*volatile Mmio(32, packed struct {
            /// PE
            PE: u1,
            /// FE
            FE: u1,
            /// NF
            NF: u1,
            /// ORE
            ORE: u1,
            /// IDLE
            IDLE: u1,
            /// RXNE
            RXNE: u1,
            /// TC
            TC: u1,
            /// TXE
            TXE: u1,
            /// LBDF
            LBDF: u1,
            /// CTSIF
            CTSIF: u1,
            /// CTS
            CTS: u1,
            /// RTOF
            RTOF: u1,
            /// EOBF
            EOBF: u1,
            reserved0: u1,
            /// ABRE
            ABRE: u1,
            /// ABRF
            ABRF: u1,
            /// BUSY
            BUSY: u1,
            /// CMF
            CMF: u1,
            /// SBKF
            SBKF: u1,
            reserved1: u1,
            reserved2: u1,
            /// TEACK
            TEACK: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Transmission complete before guard time
            /// completion
            TCBGT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x1c);

        /// address: 0x40011020
        /// Interrupt flag clear register
        pub const ICR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Parity error clear flag
            PECF: u1,
            /// Framing error clear flag
            FECF: u1,
            /// Noise detected clear flag
            NCF: u1,
            /// Overrun error clear flag
            ORECF: u1,
            /// Idle line detected clear
            /// flag
            IDLECF: u1,
            reserved0: u1,
            /// Transmission complete clear
            /// flag
            TCCF: u1,
            /// Transmission completed before guard time
            /// clear flag
            TCBGTCF: u1,
            /// LIN break detection clear
            /// flag
            LBDCF: u1,
            /// CTS clear flag
            CTSCF: u1,
            reserved1: u1,
            /// Receiver timeout clear
            /// flag
            RTOCF: u1,
            /// End of block clear flag
            EOBCF: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Character match clear flag
            CMCF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x20);

        /// address: 0x40011024
        /// Receive data register
        pub const RDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x24);

        /// address: 0x40011028
        /// Transmit data register
        pub const TDR = @intToPtr(*volatile MmioInt(32, u9), base_address + 0x28);
    };

    /// USB on the go full speed
    pub const OTG_FS_GLOBAL = struct {
        pub const base_address = 0x50000000;

        /// address: 0x50000000
        /// OTG_FS control and status register
        /// (OTG_FS_GOTGCTL)
        pub const OTG_FS_GOTGCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Session request success
            SRQSCS: u1,
            /// Session request
            SRQ: u1,
            /// VBUS valid override enable
            VBVALOEN: u1,
            /// VBUS valid override value
            VBVALOVAL: u1,
            /// A-peripheral session valid override
            /// enable
            AVALOEN: u1,
            /// A-peripheral session valid override
            /// value
            AVALOVAL: u1,
            /// B-peripheral session valid override
            /// enable
            BVALOEN: u1,
            /// B-peripheral session valid override
            /// value
            BVALOVAL: u1,
            /// Host negotiation success
            HNGSCS: u1,
            /// HNP request
            HNPRQ: u1,
            /// Host set HNP enable
            HSHNPEN: u1,
            /// Device HNP enabled
            DHNPEN: u1,
            /// Embedded host enable
            EHEN: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Connector ID status
            CIDSTS: u1,
            /// Long/short debounce time
            DBCT: u1,
            /// A-session valid
            ASVLD: u1,
            /// B-session valid
            BSVLD: u1,
            /// OTG version
            OTGVER: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x0);

        /// address: 0x50000004
        /// OTG_FS interrupt register
        /// (OTG_FS_GOTGINT)
        pub const OTG_FS_GOTGINT = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            /// Session end detected
            SEDET: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Session request success status
            /// change
            SRSSCHG: u1,
            /// Host negotiation success status
            /// change
            HNSSCHG: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Host negotiation detected
            HNGDET: u1,
            /// A-device timeout change
            ADTOCHG: u1,
            /// Debounce done
            DBCDNE: u1,
            /// ID input pin changed
            IDCHNG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x4);

        /// address: 0x50000008
        /// OTG_FS AHB configuration register
        /// (OTG_FS_GAHBCFG)
        pub const OTG_FS_GAHBCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// Global interrupt mask
            GINT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// TxFIFO empty level
            TXFELVL: u1,
            /// Periodic TxFIFO empty
            /// level
            PTXFELVL: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
        }), base_address + 0x8);

        /// address: 0x5000000c
        /// OTG_FS USB configuration register
        /// (OTG_FS_GUSBCFG)
        pub const OTG_FS_GUSBCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// FS timeout calibration
            TOCAL: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Full Speed serial transceiver
            /// select
            PHYSEL: u1,
            reserved3: u1,
            /// SRP-capable
            SRPCAP: u1,
            /// HNP-capable
            HNPCAP: u1,
            /// USB turnaround time
            TRDT: u4,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            /// Force host mode
            FHMOD: u1,
            /// Force device mode
            FDMOD: u1,
            padding0: u1,
        }), base_address + 0xc);

        /// address: 0x50000010
        /// OTG_FS reset register
        /// (OTG_FS_GRSTCTL)
        pub const OTG_FS_GRSTCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Core soft reset
            CSRST: u1,
            /// HCLK soft reset
            HSRST: u1,
            /// Host frame counter reset
            FCRST: u1,
            reserved0: u1,
            /// RxFIFO flush
            RXFFLSH: u1,
            /// TxFIFO flush
            TXFFLSH: u1,
            /// TxFIFO number
            TXFNUM: u5,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            reserved20: u1,
            /// AHB master idle
            AHBIDL: u1,
        }), base_address + 0x10);

        /// address: 0x50000014
        /// OTG_FS core interrupt register
        /// (OTG_FS_GINTSTS)
        pub const OTG_FS_GINTSTS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Current mode of operation
            CMOD: u1,
            /// Mode mismatch interrupt
            MMIS: u1,
            /// OTG interrupt
            OTGINT: u1,
            /// Start of frame
            SOF: u1,
            /// RxFIFO non-empty
            RXFLVL: u1,
            /// Non-periodic TxFIFO empty
            NPTXFE: u1,
            /// Global IN non-periodic NAK
            /// effective
            GINAKEFF: u1,
            /// Global OUT NAK effective
            GOUTNAKEFF: u1,
            reserved0: u1,
            reserved1: u1,
            /// Early suspend
            ESUSP: u1,
            /// USB suspend
            USBSUSP: u1,
            /// USB reset
            USBRST: u1,
            /// Enumeration done
            ENUMDNE: u1,
            /// Isochronous OUT packet dropped
            /// interrupt
            ISOODRP: u1,
            /// End of periodic frame
            /// interrupt
            EOPF: u1,
            reserved2: u1,
            reserved3: u1,
            /// IN endpoint interrupt
            IEPINT: u1,
            /// OUT endpoint interrupt
            OEPINT: u1,
            /// Incomplete isochronous IN
            /// transfer
            IISOIXFR: u1,
            /// Incomplete periodic transfer(Host
            /// mode)/Incomplete isochronous OUT transfer(Device
            /// mode)
            IPXFR_INCOMPISOOUT: u1,
            reserved4: u1,
            /// Reset detected interrupt
            RSTDET: u1,
            /// Host port interrupt
            HPRTINT: u1,
            /// Host channels interrupt
            HCINT: u1,
            /// Periodic TxFIFO empty
            PTXFE: u1,
            reserved5: u1,
            /// Connector ID status change
            CIDSCHG: u1,
            /// Disconnect detected
            /// interrupt
            DISCINT: u1,
            /// Session request/new session detected
            /// interrupt
            SRQINT: u1,
            /// Resume/remote wakeup detected
            /// interrupt
            WKUPINT: u1,
        }), base_address + 0x14);

        /// address: 0x50000018
        /// OTG_FS interrupt mask register
        /// (OTG_FS_GINTMSK)
        pub const OTG_FS_GINTMSK = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// Mode mismatch interrupt
            /// mask
            MMISM: u1,
            /// OTG interrupt mask
            OTGINT: u1,
            /// Start of frame mask
            SOFM: u1,
            /// Receive FIFO non-empty
            /// mask
            RXFLVLM: u1,
            /// Non-periodic TxFIFO empty
            /// mask
            NPTXFEM: u1,
            /// Global non-periodic IN NAK effective
            /// mask
            GINAKEFFM: u1,
            /// Global OUT NAK effective
            /// mask
            GONAKEFFM: u1,
            reserved1: u1,
            reserved2: u1,
            /// Early suspend mask
            ESUSPM: u1,
            /// USB suspend mask
            USBSUSPM: u1,
            /// USB reset mask
            USBRST: u1,
            /// Enumeration done mask
            ENUMDNEM: u1,
            /// Isochronous OUT packet dropped interrupt
            /// mask
            ISOODRPM: u1,
            /// End of periodic frame interrupt
            /// mask
            EOPFM: u1,
            reserved3: u1,
            reserved4: u1,
            /// IN endpoints interrupt
            /// mask
            IEPINT: u1,
            /// OUT endpoints interrupt
            /// mask
            OEPINT: u1,
            /// Incomplete isochronous IN transfer
            /// mask
            IISOIXFRM: u1,
            /// Incomplete periodic transfer mask(Host
            /// mode)/Incomplete isochronous OUT transfer mask(Device
            /// mode)
            IPXFRM_IISOOXFRM: u1,
            reserved5: u1,
            /// Reset detected interrupt
            /// mask
            RSTDETM: u1,
            /// Host port interrupt mask
            PRTIM: u1,
            /// Host channels interrupt
            /// mask
            HCIM: u1,
            /// Periodic TxFIFO empty mask
            PTXFEM: u1,
            /// LPM interrupt mask
            LPMIN: u1,
            /// Connector ID status change
            /// mask
            CIDSCHGM: u1,
            /// Disconnect detected interrupt
            /// mask
            DISCINT: u1,
            /// Session request/new session detected
            /// interrupt mask
            SRQIM: u1,
            /// Resume/remote wakeup detected interrupt
            /// mask
            WUIM: u1,
        }), base_address + 0x18);

        /// address: 0x5000001c
        /// OTG_FS Receive status debug read(Device
        /// mode)
        pub const OTG_FS_GRXSTSR_Device = @intToPtr(*volatile Mmio(32, packed struct {
            /// Endpoint number
            EPNUM: u4,
            /// Byte count
            BCNT: u11,
            /// Data PID
            DPID: u2,
            /// Packet status
            PKTSTS: u4,
            /// Frame number
            FRMNUM: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x1c);

        /// address: 0x5000001c
        /// OTG_FS Receive status debug read(Host
        /// mode)
        pub const OTG_FS_GRXSTSR_Host = @intToPtr(*volatile Mmio(32, packed struct {
            /// Endpoint number
            CHNUM: u4,
            /// Byte count
            BCNT: u11,
            /// Data PID
            DPID: u2,
            /// Packet status
            PKTSTS: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x1c);

        /// address: 0x50000024
        /// OTG_FS Receive FIFO size register
        /// (OTG_FS_GRXFSIZ)
        pub const OTG_FS_GRXFSIZ = @intToPtr(*volatile Mmio(32, packed struct {
            /// RxFIFO depth
            RXFD: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x24);

        /// address: 0x50000028
        /// OTG_FS Endpoint 0 Transmit FIFO
        /// size
        pub const OTG_FS_DIEPTXF0_Device = @intToPtr(*volatile Mmio(32, packed struct {
            /// Endpoint 0 transmit RAM start
            /// address
            TX0FSA: u16,
            /// Endpoint 0 TxFIFO depth
            TX0FD: u16,
        }), base_address + 0x28);

        /// address: 0x50000028
        /// OTG_FS Host non-periodic transmit FIFO size
        /// register
        pub const OTG_FS_HNPTXFSIZ_Host = @intToPtr(*volatile Mmio(32, packed struct {
            /// Non-periodic transmit RAM start
            /// address
            NPTXFSA: u16,
            /// Non-periodic TxFIFO depth
            NPTXFD: u16,
        }), base_address + 0x28);

        /// address: 0x5000002c
        /// OTG_FS non-periodic transmit FIFO/queue
        /// status register (OTG_FS_GNPTXSTS)
        pub const OTG_FS_HNPTXSTS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Non-periodic TxFIFO space
            /// available
            NPTXFSAV: u16,
            /// Non-periodic transmit request queue
            /// space available
            NPTQXSAV: u8,
            /// Top of the non-periodic transmit request
            /// queue
            NPTXQTOP: u7,
            padding0: u1,
        }), base_address + 0x2c);

        /// address: 0x50000038
        /// OTG_FS general core configuration register
        /// (OTG_FS_GCCFG)
        pub const OTG_FS_GCCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data contact detection (DCD)
            /// status
            DCDET: u1,
            /// Primary detection (PD)
            /// status
            PDET: u1,
            /// Secondary detection (SD)
            /// status
            SDET: u1,
            /// DM pull-up detection
            /// status
            PS2DET: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// Power down
            PWRDWN: u1,
            /// Battery charging detector (BCD)
            /// enable
            BCDEN: u1,
            /// Data contact detection (DCD) mode
            /// enable
            DCDEN: u1,
            /// Primary detection (PD) mode
            /// enable
            PDEN: u1,
            /// Secondary detection (SD) mode
            /// enable
            SDEN: u1,
            /// USB VBUS detection enable
            VBDEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x38);

        /// address: 0x5000003c
        /// core ID register
        pub const OTG_FS_CID = @intToPtr(*volatile Mmio(32, packed struct {
            /// Product ID field
            PRODUCT_ID: u32,
        }), base_address + 0x3c);

        /// address: 0x50000100
        /// OTG_FS Host periodic transmit FIFO size
        /// register (OTG_FS_HPTXFSIZ)
        pub const OTG_FS_HPTXFSIZ = @intToPtr(*volatile Mmio(32, packed struct {
            /// Host periodic TxFIFO start
            /// address
            PTXSA: u16,
            /// Host periodic TxFIFO depth
            PTXFSIZ: u16,
        }), base_address + 0x100);

        /// address: 0x50000104
        /// OTG_FS device IN endpoint transmit FIFO size
        /// register (OTG_FS_DIEPTXF1)
        pub const OTG_FS_DIEPTXF1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFO2 transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x104);

        /// address: 0x50000108
        /// OTG_FS device IN endpoint transmit FIFO size
        /// register (OTG_FS_DIEPTXF2)
        pub const OTG_FS_DIEPTXF2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFO3 transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x108);

        /// address: 0x5000010c
        /// OTG_FS device IN endpoint transmit FIFO size
        /// register (OTG_FS_DIEPTXF3)
        pub const OTG_FS_DIEPTXF3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFO4 transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x10c);

        /// address: 0x50000020
        /// OTG status read and pop register (Device
        /// mode)
        pub const OTG_FS_GRXSTSP_Device = @intToPtr(*volatile Mmio(32, packed struct {
            /// Endpoint number
            EPNUM: u4,
            /// Byte count
            BCNT: u11,
            /// Data PID
            DPID: u2,
            /// Packet status
            PKTSTS: u4,
            /// Frame number
            FRMNUM: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x20);

        /// address: 0x50000020
        /// OTG status read and pop register (Host
        /// mode)
        pub const OTG_FS_GRXSTSP_Host = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel number
            CHNUM: u4,
            /// Byte count
            BCNT: u11,
            /// Data PID
            DPID: u2,
            /// Packet status
            PKTSTS: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x20);

        /// address: 0x50000030
        /// OTG I2C access register
        pub const OTG_FS_GI2CCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// I2C Read/Write Data
            RWDATA: u8,
            /// I2C Register Address
            REGADDR: u8,
            /// I2C Address
            ADDR: u7,
            /// I2C Enable
            I2CEN: u1,
            /// I2C ACK
            ACK: u1,
            reserved0: u1,
            /// I2C Device Address
            I2CDEVADR: u2,
            /// I2C DatSe0 USB mode
            I2CDATSE0: u1,
            reserved1: u1,
            /// Read/Write Indicator
            RW: u1,
            /// I2C Busy/Done
            BSYDNE: u1,
        }), base_address + 0x30);

        /// address: 0x50000110
        /// OTG_FS device IN endpoint transmit FIFO size
        /// register (OTG_FS_DIEPTXF4)
        pub const OTG_FS_DIEPTXF4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFOx transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint Tx FIFO depth
            INEPTXFD: u16,
        }), base_address + 0x110);

        /// address: 0x50000114
        /// OTG_FS device IN endpoint transmit FIFO size
        /// register (OTG_FS_DIEPTXF5)
        pub const OTG_FS_DIEPTXF5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFOx transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint Tx FIFO depth
            INEPTXFD: u16,
        }), base_address + 0x114);

        /// address: 0x50000054
        /// OTG core LPM configuration
        /// register
        pub const OTG_FS_GLPMCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// LPM support enable
            LPMEN: u1,
            /// LPM token acknowledge
            /// enable
            LPMACK: u1,
            /// Best effort service
            /// latency
            BESL: u4,
            /// bRemoteWake value
            REMWAKE: u1,
            /// L1 Shallow Sleep enable
            L1SSEN: u1,
            /// BESL threshold
            BESLTHRS: u4,
            /// L1 deep sleep enable
            L1DSEN: u1,
            /// LPM response
            LPMRST: u2,
            /// Port sleep status
            SLPSTS: u1,
            /// Sleep State Resume OK
            L1RSMOK: u1,
            /// LPM Channel Index
            LPMCHIDX: u4,
            /// LPM retry count
            LPMRCNT: u3,
            /// Send LPM transaction
            SNDLPM: u1,
            /// LPM retry count status
            LPMRCNTSTS: u3,
            /// Enable best effort service
            /// latency
            ENBESL: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x54);
    };

    /// USB on the go full speed
    pub const OTG_FS_HOST = struct {
        pub const base_address = 0x50000400;

        /// address: 0x50000400
        /// OTG_FS host configuration register
        /// (OTG_FS_HCFG)
        pub const OTG_FS_HCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// FS/LS PHY clock select
            FSLSPCS: u2,
            /// FS- and LS-only support
            FSLSS: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
        }), base_address + 0x0);

        /// address: 0x50000404
        /// OTG_FS Host frame interval
        /// register
        pub const OTG_FS_HFIR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Frame interval
            FRIVL: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x50000408
        /// OTG_FS host frame number/frame time
        /// remaining register (OTG_FS_HFNUM)
        pub const OTG_FS_HFNUM = @intToPtr(*volatile Mmio(32, packed struct {
            /// Frame number
            FRNUM: u16,
            /// Frame time remaining
            FTREM: u16,
        }), base_address + 0x8);

        /// address: 0x50000410
        /// OTG_FS_Host periodic transmit FIFO/queue
        /// status register (OTG_FS_HPTXSTS)
        pub const OTG_FS_HPTXSTS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Periodic transmit data FIFO space
            /// available
            PTXFSAVL: u16,
            /// Periodic transmit request queue space
            /// available
            PTXQSAV: u8,
            /// Top of the periodic transmit request
            /// queue
            PTXQTOP: u8,
        }), base_address + 0x10);

        /// address: 0x50000414
        /// OTG_FS Host all channels interrupt
        /// register
        pub const OTG_FS_HAINT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel interrupts
            HAINT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x50000418
        /// OTG_FS host all channels interrupt mask
        /// register
        pub const OTG_FS_HAINTMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel interrupt mask
            HAINTM: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x50000440
        /// OTG_FS host port control and status register
        /// (OTG_FS_HPRT)
        pub const OTG_FS_HPRT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port connect status
            PCSTS: u1,
            /// Port connect detected
            PCDET: u1,
            /// Port enable
            PENA: u1,
            /// Port enable/disable change
            PENCHNG: u1,
            /// Port overcurrent active
            POCA: u1,
            /// Port overcurrent change
            POCCHNG: u1,
            /// Port resume
            PRES: u1,
            /// Port suspend
            PSUSP: u1,
            /// Port reset
            PRST: u1,
            reserved0: u1,
            /// Port line status
            PLSTS: u2,
            /// Port power
            PPWR: u1,
            /// Port test control
            PTCTL: u4,
            /// Port speed
            PSPD: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x40);

        /// address: 0x50000500
        /// OTG_FS host channel-0 characteristics
        /// register (OTG_FS_HCCHAR0)
        pub const OTG_FS_HCCHAR0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x100);

        /// address: 0x50000520
        /// OTG_FS host channel-1 characteristics
        /// register (OTG_FS_HCCHAR1)
        pub const OTG_FS_HCCHAR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x120);

        /// address: 0x50000540
        /// OTG_FS host channel-2 characteristics
        /// register (OTG_FS_HCCHAR2)
        pub const OTG_FS_HCCHAR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x140);

        /// address: 0x50000560
        /// OTG_FS host channel-3 characteristics
        /// register (OTG_FS_HCCHAR3)
        pub const OTG_FS_HCCHAR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x160);

        /// address: 0x50000580
        /// OTG_FS host channel-4 characteristics
        /// register (OTG_FS_HCCHAR4)
        pub const OTG_FS_HCCHAR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x180);

        /// address: 0x500005a0
        /// OTG_FS host channel-5 characteristics
        /// register (OTG_FS_HCCHAR5)
        pub const OTG_FS_HCCHAR5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x1a0);

        /// address: 0x500005c0
        /// OTG_FS host channel-6 characteristics
        /// register (OTG_FS_HCCHAR6)
        pub const OTG_FS_HCCHAR6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x1c0);

        /// address: 0x500005e0
        /// OTG_FS host channel-7 characteristics
        /// register (OTG_FS_HCCHAR7)
        pub const OTG_FS_HCCHAR7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x1e0);

        /// address: 0x50000508
        /// OTG_FS host channel-0 interrupt register
        /// (OTG_FS_HCINT0)
        pub const OTG_FS_HCINT0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x108);

        /// address: 0x50000528
        /// OTG_FS host channel-1 interrupt register
        /// (OTG_FS_HCINT1)
        pub const OTG_FS_HCINT1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x128);

        /// address: 0x50000548
        /// OTG_FS host channel-2 interrupt register
        /// (OTG_FS_HCINT2)
        pub const OTG_FS_HCINT2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x148);

        /// address: 0x50000568
        /// OTG_FS host channel-3 interrupt register
        /// (OTG_FS_HCINT3)
        pub const OTG_FS_HCINT3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x168);

        /// address: 0x50000588
        /// OTG_FS host channel-4 interrupt register
        /// (OTG_FS_HCINT4)
        pub const OTG_FS_HCINT4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x188);

        /// address: 0x500005a8
        /// OTG_FS host channel-5 interrupt register
        /// (OTG_FS_HCINT5)
        pub const OTG_FS_HCINT5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1a8);

        /// address: 0x500005c8
        /// OTG_FS host channel-6 interrupt register
        /// (OTG_FS_HCINT6)
        pub const OTG_FS_HCINT6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1c8);

        /// address: 0x500005e8
        /// OTG_FS host channel-7 interrupt register
        /// (OTG_FS_HCINT7)
        pub const OTG_FS_HCINT7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1e8);

        /// address: 0x5000050c
        /// OTG_FS host channel-0 mask register
        /// (OTG_FS_HCINTMSK0)
        pub const OTG_FS_HCINTMSK0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x10c);

        /// address: 0x5000052c
        /// OTG_FS host channel-1 mask register
        /// (OTG_FS_HCINTMSK1)
        pub const OTG_FS_HCINTMSK1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x12c);

        /// address: 0x5000054c
        /// OTG_FS host channel-2 mask register
        /// (OTG_FS_HCINTMSK2)
        pub const OTG_FS_HCINTMSK2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x14c);

        /// address: 0x5000056c
        /// OTG_FS host channel-3 mask register
        /// (OTG_FS_HCINTMSK3)
        pub const OTG_FS_HCINTMSK3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x16c);

        /// address: 0x5000058c
        /// OTG_FS host channel-4 mask register
        /// (OTG_FS_HCINTMSK4)
        pub const OTG_FS_HCINTMSK4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x18c);

        /// address: 0x500005ac
        /// OTG_FS host channel-5 mask register
        /// (OTG_FS_HCINTMSK5)
        pub const OTG_FS_HCINTMSK5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1ac);

        /// address: 0x500005cc
        /// OTG_FS host channel-6 mask register
        /// (OTG_FS_HCINTMSK6)
        pub const OTG_FS_HCINTMSK6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1cc);

        /// address: 0x500005ec
        /// OTG_FS host channel-7 mask register
        /// (OTG_FS_HCINTMSK7)
        pub const OTG_FS_HCINTMSK7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1ec);

        /// address: 0x50000510
        /// OTG_FS host channel-0 transfer size
        /// register
        pub const OTG_FS_HCTSIZ0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x110);

        /// address: 0x50000530
        /// OTG_FS host channel-1 transfer size
        /// register
        pub const OTG_FS_HCTSIZ1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x130);

        /// address: 0x50000550
        /// OTG_FS host channel-2 transfer size
        /// register
        pub const OTG_FS_HCTSIZ2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x150);

        /// address: 0x50000570
        /// OTG_FS host channel-3 transfer size
        /// register
        pub const OTG_FS_HCTSIZ3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x170);

        /// address: 0x50000590
        /// OTG_FS host channel-x transfer size
        /// register
        pub const OTG_FS_HCTSIZ4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x190);

        /// address: 0x500005b0
        /// OTG_FS host channel-5 transfer size
        /// register
        pub const OTG_FS_HCTSIZ5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x1b0);

        /// address: 0x500005d0
        /// OTG_FS host channel-6 transfer size
        /// register
        pub const OTG_FS_HCTSIZ6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x1d0);

        /// address: 0x500005f0
        /// OTG_FS host channel-7 transfer size
        /// register
        pub const OTG_FS_HCTSIZ7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x1f0);

        /// address: 0x50000600
        /// OTG_FS host channel-8 characteristics
        /// register
        pub const OTG_FS_HCCHAR8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x200);

        /// address: 0x50000608
        /// OTG_FS host channel-8 interrupt
        /// register
        pub const OTG_FS_HCINT8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x208);

        /// address: 0x5000060c
        /// OTG_FS host channel-8 mask
        /// register
        pub const OTG_FS_HCINTMSK8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x20c);

        /// address: 0x50000610
        /// OTG_FS host channel-8 transfer size
        /// register
        pub const OTG_FS_HCTSIZ8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x210);

        /// address: 0x50000620
        /// OTG_FS host channel-9 characteristics
        /// register
        pub const OTG_FS_HCCHAR9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x220);

        /// address: 0x50000628
        /// OTG_FS host channel-9 interrupt
        /// register
        pub const OTG_FS_HCINT9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x228);

        /// address: 0x5000062c
        /// OTG_FS host channel-9 mask
        /// register
        pub const OTG_FS_HCINTMSK9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x22c);

        /// address: 0x50000630
        /// OTG_FS host channel-9 transfer size
        /// register
        pub const OTG_FS_HCTSIZ9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x230);

        /// address: 0x50000640
        /// OTG_FS host channel-10 characteristics
        /// register
        pub const OTG_FS_HCCHAR10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x240);

        /// address: 0x50000648
        /// OTG_FS host channel-10 interrupt
        /// register
        pub const OTG_FS_HCINT10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x248);

        /// address: 0x5000064c
        /// OTG_FS host channel-10 mask
        /// register
        pub const OTG_FS_HCINTMSK10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x24c);

        /// address: 0x50000650
        /// OTG_FS host channel-10 transfer size
        /// register
        pub const OTG_FS_HCTSIZ10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x250);

        /// address: 0x50000660
        /// OTG_FS host channel-11 characteristics
        /// register
        pub const OTG_FS_HCCHAR11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multicount
            MCNT: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x260);

        /// address: 0x50000668
        /// OTG_FS host channel-11 interrupt
        /// register
        pub const OTG_FS_HCINT11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            reserved0: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            reserved1: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x268);

        /// address: 0x5000066c
        /// OTG_FS host channel-11 mask
        /// register
        pub const OTG_FS_HCINTMSK11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            reserved0: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x26c);

        /// address: 0x50000670
        /// OTG_FS host channel-11 transfer size
        /// register
        pub const OTG_FS_HCTSIZ11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x270);
    };

    /// USB on the go full speed
    pub const OTG_FS_DEVICE = struct {
        pub const base_address = 0x50000800;

        /// address: 0x50000800
        /// OTG_FS device configuration register
        /// (OTG_FS_DCFG)
        pub const OTG_FS_DCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// Device speed
            DSPD: u2,
            /// Non-zero-length status OUT
            /// handshake
            NZLSOHSK: u1,
            reserved0: u1,
            /// Device address
            DAD: u7,
            /// Periodic frame interval
            PFIVL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x0);

        /// address: 0x50000804
        /// OTG_FS device control register
        /// (OTG_FS_DCTL)
        pub const OTG_FS_DCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Remote wakeup signaling
            RWUSIG: u1,
            /// Soft disconnect
            SDIS: u1,
            /// Global IN NAK status
            GINSTS: u1,
            /// Global OUT NAK status
            GONSTS: u1,
            /// Test control
            TCTL: u3,
            /// Set global IN NAK
            SGINAK: u1,
            /// Clear global IN NAK
            CGINAK: u1,
            /// Set global OUT NAK
            SGONAK: u1,
            /// Clear global OUT NAK
            CGONAK: u1,
            /// Power-on programming done
            POPRGDNE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x4);

        /// address: 0x50000808
        /// OTG_FS device status register
        /// (OTG_FS_DSTS)
        pub const OTG_FS_DSTS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Suspend status
            SUSPSTS: u1,
            /// Enumerated speed
            ENUMSPD: u2,
            /// Erratic error
            EERR: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Frame number of the received
            /// SOF
            FNSOF: u14,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x8);

        /// address: 0x50000810
        /// OTG_FS device IN endpoint common interrupt
        /// mask register (OTG_FS_DIEPMSK)
        pub const OTG_FS_DIEPMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed interrupt
            /// mask
            XFRCM: u1,
            /// Endpoint disabled interrupt
            /// mask
            EPDM: u1,
            reserved0: u1,
            /// Timeout condition mask (Non-isochronous
            /// endpoints)
            TOM: u1,
            /// IN token received when TxFIFO empty
            /// mask
            ITTXFEMSK: u1,
            /// IN token received with EP mismatch
            /// mask
            INEPNMM: u1,
            /// IN endpoint NAK effective
            /// mask
            INEPNEM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x10);

        /// address: 0x50000814
        /// OTG_FS device OUT endpoint common interrupt
        /// mask register (OTG_FS_DOEPMSK)
        pub const OTG_FS_DOEPMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed interrupt
            /// mask
            XFRCM: u1,
            /// Endpoint disabled interrupt
            /// mask
            EPDM: u1,
            reserved0: u1,
            /// SETUP phase done mask
            STUPM: u1,
            /// OUT token received when endpoint
            /// disabled mask
            OTEPDM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x14);

        /// address: 0x50000818
        /// OTG_FS device all endpoints interrupt
        /// register (OTG_FS_DAINT)
        pub const OTG_FS_DAINT = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint interrupt bits
            IEPINT: u16,
            /// OUT endpoint interrupt
            /// bits
            OEPINT: u16,
        }), base_address + 0x18);

        /// address: 0x5000081c
        /// OTG_FS all endpoints interrupt mask register
        /// (OTG_FS_DAINTMSK)
        pub const OTG_FS_DAINTMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN EP interrupt mask bits
            IEPM: u16,
            /// OUT endpoint interrupt
            /// bits
            OEPINT: u16,
        }), base_address + 0x1c);

        /// address: 0x50000828
        /// OTG_FS device VBUS discharge time
        /// register
        pub const OTG_FS_DVBUSDIS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Device VBUS discharge time
            VBUSDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x28);

        /// address: 0x5000082c
        /// OTG_FS device VBUS pulsing time
        /// register
        pub const OTG_FS_DVBUSPULSE = @intToPtr(*volatile Mmio(32, packed struct {
            /// Device VBUS pulsing time
            DVBUSP: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x2c);

        /// address: 0x50000834
        /// OTG_FS device IN endpoint FIFO empty
        /// interrupt mask register
        pub const OTG_FS_DIEPEMPMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN EP Tx FIFO empty interrupt mask
            /// bits
            INEPTXFEM: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x34);

        /// address: 0x50000900
        /// OTG_FS device control IN endpoint 0 control
        /// register (OTG_FS_DIEPCTL0)
        pub const OTG_FS_DIEPCTL0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u2,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// USB active endpoint
            USBAEP: u1,
            reserved13: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            reserved14: u1,
            /// STALL handshake
            STALL: u1,
            /// TxFIFO number
            TXFNUM: u4,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            reserved15: u1,
            reserved16: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x100);

        /// address: 0x50000920
        /// OTG device endpoint-1 control
        /// register
        pub const OTG_FS_DIEPCTL1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            reserved4: u1,
            /// Stall
            Stall: u1,
            /// TXFNUM
            TXFNUM: u4,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM/SD1PID
            SODDFRM_SD1PID: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x120);

        /// address: 0x50000940
        /// OTG device endpoint-2 control
        /// register
        pub const OTG_FS_DIEPCTL2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            reserved4: u1,
            /// Stall
            Stall: u1,
            /// TXFNUM
            TXFNUM: u4,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM
            SODDFRM: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x140);

        /// address: 0x50000960
        /// OTG device endpoint-3 control
        /// register
        pub const OTG_FS_DIEPCTL3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            reserved4: u1,
            /// Stall
            Stall: u1,
            /// TXFNUM
            TXFNUM: u4,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM
            SODDFRM: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x160);

        /// address: 0x50000b00
        /// device endpoint-0 control
        /// register
        pub const OTG_FS_DOEPCTL0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u2,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// USBAEP
            USBAEP: u1,
            reserved13: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            /// SNPM
            SNPM: u1,
            /// Stall
            Stall: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            reserved18: u1,
            reserved19: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x300);

        /// address: 0x50000b20
        /// device endpoint-1 control
        /// register
        pub const OTG_FS_DOEPCTL1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            /// SNPM
            SNPM: u1,
            /// Stall
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM
            SODDFRM: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x320);

        /// address: 0x50000b40
        /// device endpoint-2 control
        /// register
        pub const OTG_FS_DOEPCTL2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            /// SNPM
            SNPM: u1,
            /// Stall
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM
            SODDFRM: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x340);

        /// address: 0x50000b60
        /// device endpoint-3 control
        /// register
        pub const OTG_FS_DOEPCTL3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            /// SNPM
            SNPM: u1,
            /// Stall
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM
            SODDFRM: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x360);

        /// address: 0x50000908
        /// device endpoint-x interrupt
        /// register
        pub const OTG_FS_DIEPINT0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// TOC
            TOC: u1,
            /// ITTXFE
            ITTXFE: u1,
            reserved1: u1,
            /// INEPNE
            INEPNE: u1,
            /// TXFE
            TXFE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x108);

        /// address: 0x50000928
        /// device endpoint-1 interrupt
        /// register
        pub const OTG_FS_DIEPINT1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// TOC
            TOC: u1,
            /// ITTXFE
            ITTXFE: u1,
            reserved1: u1,
            /// INEPNE
            INEPNE: u1,
            /// TXFE
            TXFE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x128);

        /// address: 0x50000948
        /// device endpoint-2 interrupt
        /// register
        pub const OTG_FS_DIEPINT2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// TOC
            TOC: u1,
            /// ITTXFE
            ITTXFE: u1,
            reserved1: u1,
            /// INEPNE
            INEPNE: u1,
            /// TXFE
            TXFE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x148);

        /// address: 0x50000968
        /// device endpoint-3 interrupt
        /// register
        pub const OTG_FS_DIEPINT3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// TOC
            TOC: u1,
            /// ITTXFE
            ITTXFE: u1,
            reserved1: u1,
            /// INEPNE
            INEPNE: u1,
            /// TXFE
            TXFE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x168);

        /// address: 0x50000b08
        /// device endpoint-0 interrupt
        /// register
        pub const OTG_FS_DOEPINT0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// STUP
            STUP: u1,
            /// OTEPDIS
            OTEPDIS: u1,
            reserved1: u1,
            /// B2BSTUP
            B2BSTUP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x308);

        /// address: 0x50000b28
        /// device endpoint-1 interrupt
        /// register
        pub const OTG_FS_DOEPINT1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// STUP
            STUP: u1,
            /// OTEPDIS
            OTEPDIS: u1,
            reserved1: u1,
            /// B2BSTUP
            B2BSTUP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x328);

        /// address: 0x50000b48
        /// device endpoint-2 interrupt
        /// register
        pub const OTG_FS_DOEPINT2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// STUP
            STUP: u1,
            /// OTEPDIS
            OTEPDIS: u1,
            reserved1: u1,
            /// B2BSTUP
            B2BSTUP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x348);

        /// address: 0x50000b68
        /// device endpoint-3 interrupt
        /// register
        pub const OTG_FS_DOEPINT3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// STUP
            STUP: u1,
            /// OTEPDIS
            OTEPDIS: u1,
            reserved1: u1,
            /// B2BSTUP
            B2BSTUP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x368);

        /// address: 0x50000910
        /// device endpoint-0 transfer size
        /// register
        pub const OTG_FS_DIEPTSIZ0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u7,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// Packet count
            PKTCNT: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x110);

        /// address: 0x50000b10
        /// device OUT endpoint-0 transfer size
        /// register
        pub const OTG_FS_DOEPTSIZ0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u7,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// Packet count
            PKTCNT: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            reserved20: u1,
            /// SETUP packet count
            STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x310);

        /// address: 0x50000930
        /// device endpoint-1 transfer size
        /// register
        pub const OTG_FS_DIEPTSIZ1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x130);

        /// address: 0x50000950
        /// device endpoint-2 transfer size
        /// register
        pub const OTG_FS_DIEPTSIZ2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x150);

        /// address: 0x50000970
        /// device endpoint-3 transfer size
        /// register
        pub const OTG_FS_DIEPTSIZ3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x170);

        /// address: 0x50000918
        /// OTG_FS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_FS_DTXFSTS0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// available
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x118);

        /// address: 0x50000938
        /// OTG_FS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_FS_DTXFSTS1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// available
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x138);

        /// address: 0x50000958
        /// OTG_FS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_FS_DTXFSTS2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// available
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x158);

        /// address: 0x50000978
        /// OTG_FS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_FS_DTXFSTS3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// available
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x178);

        /// address: 0x50000b30
        /// device OUT endpoint-1 transfer size
        /// register
        pub const OTG_FS_DOEPTSIZ1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x330);

        /// address: 0x50000b50
        /// device OUT endpoint-2 transfer size
        /// register
        pub const OTG_FS_DOEPTSIZ2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x350);

        /// address: 0x50000b70
        /// device OUT endpoint-3 transfer size
        /// register
        pub const OTG_FS_DOEPTSIZ3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x370);

        /// address: 0x50000980
        /// OTG device endpoint-4 control
        /// register
        pub const OTG_FS_DIEPCTL4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            reserved4: u1,
            /// Stall
            Stall: u1,
            /// TXFNUM
            TXFNUM: u4,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM
            SODDFRM: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x180);

        /// address: 0x50000988
        /// device endpoint-4 interrupt
        /// register
        pub const OTG_FS_DIEPINT4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// TOC
            TOC: u1,
            /// ITTXFE
            ITTXFE: u1,
            reserved1: u1,
            /// INEPNE
            INEPNE: u1,
            /// TXFE
            TXFE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x188);

        /// address: 0x50000990
        /// device endpoint-4 transfer size
        /// register
        pub const OTG_FS_DIEPTSIZ4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x190);

        /// address: 0x50000998
        /// OTG_FS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_FS_DTXFSTS4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// available
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x198);

        /// address: 0x500009a0
        /// OTG device endpoint-5 control
        /// register
        pub const OTG_FS_DIEPCTL5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            reserved4: u1,
            /// Stall
            Stall: u1,
            /// TXFNUM
            TXFNUM: u4,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM
            SODDFRM: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x1a0);

        /// address: 0x500009a8
        /// device endpoint-5 interrupt
        /// register
        pub const OTG_FS_DIEPINT5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// TOC
            TOC: u1,
            /// ITTXFE
            ITTXFE: u1,
            reserved1: u1,
            /// INEPNE
            INEPNE: u1,
            /// TXFE
            TXFE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x1a8);

        /// address: 0x500009b0
        /// device endpoint-5 transfer size
        /// register
        pub const OTG_FS_DIEPTSIZ5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x1b0);

        /// address: 0x500009b8
        /// OTG_FS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_FS_DTXFSTS5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// available
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1b8);

        /// address: 0x50000b80
        /// device endpoint-4 control
        /// register
        pub const OTG_FS_DOEPCTL4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            /// SNPM
            SNPM: u1,
            /// Stall
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM
            SODDFRM: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x380);

        /// address: 0x50000b88
        /// device endpoint-4 interrupt
        /// register
        pub const OTG_FS_DOEPINT4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// STUP
            STUP: u1,
            /// OTEPDIS
            OTEPDIS: u1,
            reserved1: u1,
            /// B2BSTUP
            B2BSTUP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x388);

        /// address: 0x50000b90
        /// device OUT endpoint-4 transfer size
        /// register
        pub const OTG_FS_DOEPTSIZ4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x390);

        /// address: 0x50000ba0
        /// device endpoint-5 control
        /// register
        pub const OTG_FS_DOEPCTL5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPSIZ
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USBAEP
            USBAEP: u1,
            /// EONUM/DPID
            EONUM_DPID: u1,
            /// NAKSTS
            NAKSTS: u1,
            /// EPTYP
            EPTYP: u2,
            /// SNPM
            SNPM: u1,
            /// Stall
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// CNAK
            CNAK: u1,
            /// SNAK
            SNAK: u1,
            /// SD0PID/SEVNFRM
            SD0PID_SEVNFRM: u1,
            /// SODDFRM
            SODDFRM: u1,
            /// EPDIS
            EPDIS: u1,
            /// EPENA
            EPENA: u1,
        }), base_address + 0x3a0);

        /// address: 0x50000ba8
        /// device endpoint-5 interrupt
        /// register
        pub const OTG_FS_DOEPINT5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// XFRC
            XFRC: u1,
            /// EPDISD
            EPDISD: u1,
            reserved0: u1,
            /// STUP
            STUP: u1,
            /// OTEPDIS
            OTEPDIS: u1,
            reserved1: u1,
            /// B2BSTUP
            B2BSTUP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x3a8);

        /// address: 0x50000bb0
        /// device OUT endpoint-5 transfer size
        /// register
        pub const OTG_FS_DOEPTSIZ5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x3b0);
    };

    /// USB on the go full speed
    pub const OTG_FS_PWRCLK = struct {
        pub const base_address = 0x50000e00;

        /// address: 0x50000e00
        /// OTG_FS power and clock gating control
        /// register (OTG_FS_PCGCCTL)
        pub const OTG_FS_PCGCCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stop PHY clock
            STPPCLK: u1,
            /// Gate HCLK
            GATEHCLK: u1,
            reserved0: u1,
            reserved1: u1,
            /// PHY Suspended
            PHYSUSP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x0);
    };

    /// USB on the go high speed
    pub const OTG_HS_HOST = struct {
        pub const base_address = 0x40040400;

        /// address: 0x40040400
        /// OTG_HS host configuration
        /// register
        pub const OTG_HS_HCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// FS/LS PHY clock select
            FSLSPCS: u2,
            /// FS- and LS-only support
            FSLSS: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
        }), base_address + 0x0);

        /// address: 0x40040404
        /// OTG_HS Host frame interval
        /// register
        pub const OTG_HS_HFIR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Frame interval
            FRIVL: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x4);

        /// address: 0x40040408
        /// OTG_HS host frame number/frame time
        /// remaining register
        pub const OTG_HS_HFNUM = @intToPtr(*volatile Mmio(32, packed struct {
            /// Frame number
            FRNUM: u16,
            /// Frame time remaining
            FTREM: u16,
        }), base_address + 0x8);

        /// address: 0x40040410
        /// OTG_HS_Host periodic transmit FIFO/queue
        /// status register
        pub const OTG_HS_HPTXSTS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Periodic transmit data FIFO space
            /// available
            PTXFSAVL: u16,
            /// Periodic transmit request queue space
            /// available
            PTXQSAV: u8,
            /// Top of the periodic transmit request
            /// queue
            PTXQTOP: u8,
        }), base_address + 0x10);

        /// address: 0x40040414
        /// OTG_HS Host all channels interrupt
        /// register
        pub const OTG_HS_HAINT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel interrupts
            HAINT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x14);

        /// address: 0x40040418
        /// OTG_HS host all channels interrupt mask
        /// register
        pub const OTG_HS_HAINTMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel interrupt mask
            HAINTM: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x18);

        /// address: 0x40040440
        /// OTG_HS host port control and status
        /// register
        pub const OTG_HS_HPRT = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port connect status
            PCSTS: u1,
            /// Port connect detected
            PCDET: u1,
            /// Port enable
            PENA: u1,
            /// Port enable/disable change
            PENCHNG: u1,
            /// Port overcurrent active
            POCA: u1,
            /// Port overcurrent change
            POCCHNG: u1,
            /// Port resume
            PRES: u1,
            /// Port suspend
            PSUSP: u1,
            /// Port reset
            PRST: u1,
            reserved0: u1,
            /// Port line status
            PLSTS: u2,
            /// Port power
            PPWR: u1,
            /// Port test control
            PTCTL: u4,
            /// Port speed
            PSPD: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x40);

        /// address: 0x40040500
        /// OTG_HS host channel-0 characteristics
        /// register
        pub const OTG_HS_HCCHAR0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x100);

        /// address: 0x40040520
        /// OTG_HS host channel-1 characteristics
        /// register
        pub const OTG_HS_HCCHAR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x120);

        /// address: 0x40040540
        /// OTG_HS host channel-2 characteristics
        /// register
        pub const OTG_HS_HCCHAR2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x140);

        /// address: 0x40040560
        /// OTG_HS host channel-3 characteristics
        /// register
        pub const OTG_HS_HCCHAR3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x160);

        /// address: 0x40040580
        /// OTG_HS host channel-4 characteristics
        /// register
        pub const OTG_HS_HCCHAR4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x180);

        /// address: 0x400405a0
        /// OTG_HS host channel-5 characteristics
        /// register
        pub const OTG_HS_HCCHAR5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x1a0);

        /// address: 0x400405c0
        /// OTG_HS host channel-6 characteristics
        /// register
        pub const OTG_HS_HCCHAR6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x1c0);

        /// address: 0x400405e0
        /// OTG_HS host channel-7 characteristics
        /// register
        pub const OTG_HS_HCCHAR7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x1e0);

        /// address: 0x40040600
        /// OTG_HS host channel-8 characteristics
        /// register
        pub const OTG_HS_HCCHAR8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x200);

        /// address: 0x40040620
        /// OTG_HS host channel-9 characteristics
        /// register
        pub const OTG_HS_HCCHAR9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x220);

        /// address: 0x40040640
        /// OTG_HS host channel-10 characteristics
        /// register
        pub const OTG_HS_HCCHAR10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x240);

        /// address: 0x40040660
        /// OTG_HS host channel-11 characteristics
        /// register
        pub const OTG_HS_HCCHAR11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x260);

        /// address: 0x40040504
        /// OTG_HS host channel-0 split control
        /// register
        pub const OTG_HS_HCSPLT0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x104);

        /// address: 0x40040524
        /// OTG_HS host channel-1 split control
        /// register
        pub const OTG_HS_HCSPLT1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x124);

        /// address: 0x40040544
        /// OTG_HS host channel-2 split control
        /// register
        pub const OTG_HS_HCSPLT2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x144);

        /// address: 0x40040564
        /// OTG_HS host channel-3 split control
        /// register
        pub const OTG_HS_HCSPLT3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x164);

        /// address: 0x40040584
        /// OTG_HS host channel-4 split control
        /// register
        pub const OTG_HS_HCSPLT4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x184);

        /// address: 0x400405a4
        /// OTG_HS host channel-5 split control
        /// register
        pub const OTG_HS_HCSPLT5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x1a4);

        /// address: 0x400405c4
        /// OTG_HS host channel-6 split control
        /// register
        pub const OTG_HS_HCSPLT6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x1c4);

        /// address: 0x400405e4
        /// OTG_HS host channel-7 split control
        /// register
        pub const OTG_HS_HCSPLT7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x1e4);

        /// address: 0x40040604
        /// OTG_HS host channel-8 split control
        /// register
        pub const OTG_HS_HCSPLT8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x204);

        /// address: 0x40040624
        /// OTG_HS host channel-9 split control
        /// register
        pub const OTG_HS_HCSPLT9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x224);

        /// address: 0x40040644
        /// OTG_HS host channel-10 split control
        /// register
        pub const OTG_HS_HCSPLT10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x244);

        /// address: 0x40040664
        /// OTG_HS host channel-11 split control
        /// register
        pub const OTG_HS_HCSPLT11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x264);

        /// address: 0x40040508
        /// OTG_HS host channel-11 interrupt
        /// register
        pub const OTG_HS_HCINT0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x108);

        /// address: 0x40040528
        /// OTG_HS host channel-1 interrupt
        /// register
        pub const OTG_HS_HCINT1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x128);

        /// address: 0x40040548
        /// OTG_HS host channel-2 interrupt
        /// register
        pub const OTG_HS_HCINT2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x148);

        /// address: 0x40040568
        /// OTG_HS host channel-3 interrupt
        /// register
        pub const OTG_HS_HCINT3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x168);

        /// address: 0x40040588
        /// OTG_HS host channel-4 interrupt
        /// register
        pub const OTG_HS_HCINT4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x188);

        /// address: 0x400405a8
        /// OTG_HS host channel-5 interrupt
        /// register
        pub const OTG_HS_HCINT5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1a8);

        /// address: 0x400405c8
        /// OTG_HS host channel-6 interrupt
        /// register
        pub const OTG_HS_HCINT6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1c8);

        /// address: 0x400405e8
        /// OTG_HS host channel-7 interrupt
        /// register
        pub const OTG_HS_HCINT7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1e8);

        /// address: 0x40040608
        /// OTG_HS host channel-8 interrupt
        /// register
        pub const OTG_HS_HCINT8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x208);

        /// address: 0x40040628
        /// OTG_HS host channel-9 interrupt
        /// register
        pub const OTG_HS_HCINT9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x228);

        /// address: 0x40040648
        /// OTG_HS host channel-10 interrupt
        /// register
        pub const OTG_HS_HCINT10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x248);

        /// address: 0x40040668
        /// OTG_HS host channel-11 interrupt
        /// register
        pub const OTG_HS_HCINT11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x268);

        /// address: 0x4004050c
        /// OTG_HS host channel-11 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x10c);

        /// address: 0x4004052c
        /// OTG_HS host channel-1 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x12c);

        /// address: 0x4004054c
        /// OTG_HS host channel-2 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x14c);

        /// address: 0x4004056c
        /// OTG_HS host channel-3 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x16c);

        /// address: 0x4004058c
        /// OTG_HS host channel-4 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x18c);

        /// address: 0x400405ac
        /// OTG_HS host channel-5 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1ac);

        /// address: 0x400405cc
        /// OTG_HS host channel-6 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1cc);

        /// address: 0x400405ec
        /// OTG_HS host channel-7 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x1ec);

        /// address: 0x4004060c
        /// OTG_HS host channel-8 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x20c);

        /// address: 0x4004062c
        /// OTG_HS host channel-9 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x22c);

        /// address: 0x4004064c
        /// OTG_HS host channel-10 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x24c);

        /// address: 0x4004066c
        /// OTG_HS host channel-11 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// response received interrupt
            /// mask
            NYET: u1,
            /// Transaction error mask
            TXERRM: u1,
            /// Babble error mask
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x26c);

        /// address: 0x40040510
        /// OTG_HS host channel-11 transfer size
        /// register
        pub const OTG_HS_HCTSIZ0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x110);

        /// address: 0x40040530
        /// OTG_HS host channel-1 transfer size
        /// register
        pub const OTG_HS_HCTSIZ1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x130);

        /// address: 0x40040550
        /// OTG_HS host channel-2 transfer size
        /// register
        pub const OTG_HS_HCTSIZ2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x150);

        /// address: 0x40040570
        /// OTG_HS host channel-3 transfer size
        /// register
        pub const OTG_HS_HCTSIZ3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x170);

        /// address: 0x40040590
        /// OTG_HS host channel-4 transfer size
        /// register
        pub const OTG_HS_HCTSIZ4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x190);

        /// address: 0x400405b0
        /// OTG_HS host channel-5 transfer size
        /// register
        pub const OTG_HS_HCTSIZ5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x1b0);

        /// address: 0x400405d0
        /// OTG_HS host channel-6 transfer size
        /// register
        pub const OTG_HS_HCTSIZ6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x1d0);

        /// address: 0x400405f0
        /// OTG_HS host channel-7 transfer size
        /// register
        pub const OTG_HS_HCTSIZ7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x1f0);

        /// address: 0x40040610
        /// OTG_HS host channel-8 transfer size
        /// register
        pub const OTG_HS_HCTSIZ8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x210);

        /// address: 0x40040630
        /// OTG_HS host channel-9 transfer size
        /// register
        pub const OTG_HS_HCTSIZ9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x230);

        /// address: 0x40040650
        /// OTG_HS host channel-10 transfer size
        /// register
        pub const OTG_HS_HCTSIZ10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x250);

        /// address: 0x40040670
        /// OTG_HS host channel-11 transfer size
        /// register
        pub const OTG_HS_HCTSIZ11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x270);

        /// address: 0x40040514
        /// OTG_HS host channel-0 DMA address
        /// register
        pub const OTG_HS_HCDMA0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x114);

        /// address: 0x40040534
        /// OTG_HS host channel-1 DMA address
        /// register
        pub const OTG_HS_HCDMA1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x134);

        /// address: 0x40040554
        /// OTG_HS host channel-2 DMA address
        /// register
        pub const OTG_HS_HCDMA2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x154);

        /// address: 0x40040574
        /// OTG_HS host channel-3 DMA address
        /// register
        pub const OTG_HS_HCDMA3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x174);

        /// address: 0x40040594
        /// OTG_HS host channel-4 DMA address
        /// register
        pub const OTG_HS_HCDMA4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x194);

        /// address: 0x400405b4
        /// OTG_HS host channel-5 DMA address
        /// register
        pub const OTG_HS_HCDMA5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x1b4);

        /// address: 0x400405d4
        /// OTG_HS host channel-6 DMA address
        /// register
        pub const OTG_HS_HCDMA6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x1d4);

        /// address: 0x400405f4
        /// OTG_HS host channel-7 DMA address
        /// register
        pub const OTG_HS_HCDMA7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x1f4);

        /// address: 0x40040614
        /// OTG_HS host channel-8 DMA address
        /// register
        pub const OTG_HS_HCDMA8 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x214);

        /// address: 0x40040634
        /// OTG_HS host channel-9 DMA address
        /// register
        pub const OTG_HS_HCDMA9 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x234);

        /// address: 0x40040654
        /// OTG_HS host channel-10 DMA address
        /// register
        pub const OTG_HS_HCDMA10 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x254);

        /// address: 0x40040674
        /// OTG_HS host channel-11 DMA address
        /// register
        pub const OTG_HS_HCDMA11 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x274);

        /// address: 0x40040680
        /// OTG_HS host channel-12 characteristics
        /// register
        pub const OTG_HS_HCCHAR12 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x280);

        /// address: 0x40040684
        /// OTG_HS host channel-12 split control
        /// register
        pub const OTG_HS_HCSPLT12 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x284);

        /// address: 0x40040688
        /// OTG_HS host channel-12 interrupt
        /// register
        pub const OTG_HS_HCINT12 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x288);

        /// address: 0x4004068c
        /// OTG_HS host channel-12 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK12 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERRM: u1,
            /// Babble error
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x28c);

        /// address: 0x40040690
        /// OTG_HS host channel-12 transfer size
        /// register
        pub const OTG_HS_HCTSIZ12 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x290);

        /// address: 0x40040694
        /// OTG_HS host channel-12 DMA address
        /// register
        pub const OTG_HS_HCDMA12 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x294);

        /// address: 0x400406a0
        /// OTG_HS host channel-13 characteristics
        /// register
        pub const OTG_HS_HCCHAR13 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x2a0);

        /// address: 0x400406a4
        /// OTG_HS host channel-13 split control
        /// register
        pub const OTG_HS_HCSPLT13 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x2a4);

        /// address: 0x400406a8
        /// OTG_HS host channel-13 interrupt
        /// register
        pub const OTG_HS_HCINT13 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x2a8);

        /// address: 0x400406ac
        /// OTG_HS host channel-13 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK13 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALLM response received interrupt
            /// mask
            STALLM: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERRM: u1,
            /// Babble error
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x2ac);

        /// address: 0x400406b0
        /// OTG_HS host channel-13 transfer size
        /// register
        pub const OTG_HS_HCTSIZ13 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x2b0);

        /// address: 0x400406b4
        /// OTG_HS host channel-13 DMA address
        /// register
        pub const OTG_HS_HCDMA13 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x2b4);

        /// address: 0x400406c0
        /// OTG_HS host channel-14 characteristics
        /// register
        pub const OTG_HS_HCCHAR14 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x2c0);

        /// address: 0x400406c4
        /// OTG_HS host channel-14 split control
        /// register
        pub const OTG_HS_HCSPLT14 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x2c4);

        /// address: 0x400406c8
        /// OTG_HS host channel-14 interrupt
        /// register
        pub const OTG_HS_HCINT14 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x2c8);

        /// address: 0x400406cc
        /// OTG_HS host channel-14 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK14 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALLM: u1,
            /// NAKM response received interrupt
            /// mask
            NAKM: u1,
            /// ACKM response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERRM: u1,
            /// Babble error
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x2cc);

        /// address: 0x400406d0
        /// OTG_HS host channel-14 transfer size
        /// register
        pub const OTG_HS_HCTSIZ14 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x2d0);

        /// address: 0x400406d4
        /// OTG_HS host channel-14 DMA address
        /// register
        pub const OTG_HS_HCDMA14 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x2d4);

        /// address: 0x400406e0
        /// OTG_HS host channel-15 characteristics
        /// register
        pub const OTG_HS_HCCHAR15 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            /// Endpoint number
            EPNUM: u4,
            /// Endpoint direction
            EPDIR: u1,
            reserved0: u1,
            /// Low-speed device
            LSDEV: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Multi Count (MC) / Error Count
            /// (EC)
            MC: u2,
            /// Device address
            DAD: u7,
            /// Odd frame
            ODDFRM: u1,
            /// Channel disable
            CHDIS: u1,
            /// Channel enable
            CHENA: u1,
        }), base_address + 0x2e0);

        /// address: 0x400406e4
        /// OTG_HS host channel-15 split control
        /// register
        pub const OTG_HS_HCSPLT15 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Port address
            PRTADDR: u7,
            /// Hub address
            HUBADDR: u7,
            /// XACTPOS
            XACTPOS: u2,
            /// Do complete split
            COMPLSPLT: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Split enable
            SPLITEN: u1,
        }), base_address + 0x2e4);

        /// address: 0x400406e8
        /// OTG_HS host channel-15 interrupt
        /// register
        pub const OTG_HS_HCINT15 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            XFRC: u1,
            /// Channel halted
            CHH: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received
            /// interrupt
            STALL: u1,
            /// NAK response received
            /// interrupt
            NAK: u1,
            /// ACK response received/transmitted
            /// interrupt
            ACK: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERR: u1,
            /// Babble error
            BBERR: u1,
            /// Frame overrun
            FRMOR: u1,
            /// Data toggle error
            DTERR: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x2e8);

        /// address: 0x400406ec
        /// OTG_HS host channel-15 interrupt mask
        /// register
        pub const OTG_HS_HCINTMSK15 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed mask
            XFRCM: u1,
            /// Channel halted mask
            CHHM: u1,
            /// AHB error
            AHBERR: u1,
            /// STALL response received interrupt
            /// mask
            STALL: u1,
            /// NAK response received interrupt
            /// mask
            NAKM: u1,
            /// ACK response received/transmitted
            /// interrupt mask
            ACKM: u1,
            /// Response received
            /// interrupt
            NYET: u1,
            /// Transaction error
            TXERRM: u1,
            /// Babble error
            BBERRM: u1,
            /// Frame overrun mask
            FRMORM: u1,
            /// Data toggle error mask
            DTERRM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
        }), base_address + 0x2ec);

        /// address: 0x400406f0
        /// OTG_HS host channel-15 transfer size
        /// register
        pub const OTG_HS_HCTSIZ15 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Data PID
            DPID: u2,
            padding0: u1,
        }), base_address + 0x2f0);

        /// address: 0x400406f4
        /// OTG_HS host channel-15 DMA address
        /// register
        pub const OTG_HS_HCDMA15 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x2f4);
    };

    /// USB on the go high speed
    pub const OTG_HS_GLOBAL = struct {
        pub const base_address = 0x40040000;

        /// address: 0x40040000
        /// OTG_HS control and status
        /// register
        pub const OTG_HS_GOTGCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Session request success
            SRQSCS: u1,
            /// Session request
            SRQ: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// Host negotiation success
            HNGSCS: u1,
            /// HNP request
            HNPRQ: u1,
            /// Host set HNP enable
            HSHNPEN: u1,
            /// Device HNP enabled
            DHNPEN: u1,
            /// Embedded host enable
            EHEN: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Connector ID status
            CIDSTS: u1,
            /// Long/short debounce time
            DBCT: u1,
            /// A-session valid
            ASVLD: u1,
            /// B-session valid
            BSVLD: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
        }), base_address + 0x0);

        /// address: 0x40040004
        /// OTG_HS interrupt register
        pub const OTG_HS_GOTGINT = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            /// Session end detected
            SEDET: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Session request success status
            /// change
            SRSSCHG: u1,
            /// Host negotiation success status
            /// change
            HNSSCHG: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            /// Host negotiation detected
            HNGDET: u1,
            /// A-device timeout change
            ADTOCHG: u1,
            /// Debounce done
            DBCDNE: u1,
            /// ID input pin changed
            IDCHNG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x4);

        /// address: 0x40040008
        /// OTG_HS AHB configuration
        /// register
        pub const OTG_HS_GAHBCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// Global interrupt mask
            GINT: u1,
            /// Burst length/type
            HBSTLEN: u4,
            /// DMA enable
            DMAEN: u1,
            reserved0: u1,
            /// TxFIFO empty level
            TXFELVL: u1,
            /// Periodic TxFIFO empty
            /// level
            PTXFELVL: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
        }), base_address + 0x8);

        /// address: 0x4004000c
        /// OTG_HS USB configuration
        /// register
        pub const OTG_HS_GUSBCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// FS timeout calibration
            TOCAL: u3,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// USB 2.0 high-speed ULPI PHY or USB 1.1
            /// full-speed serial transceiver select
            PHYSEL: u1,
            reserved3: u1,
            /// SRP-capable
            SRPCAP: u1,
            /// HNP-capable
            HNPCAP: u1,
            /// USB turnaround time
            TRDT: u4,
            reserved4: u1,
            /// PHY Low-power clock select
            PHYLPCS: u1,
            reserved5: u1,
            /// ULPI FS/LS select
            ULPIFSLS: u1,
            /// ULPI Auto-resume
            ULPIAR: u1,
            /// ULPI Clock SuspendM
            ULPICSM: u1,
            /// ULPI External VBUS Drive
            ULPIEVBUSD: u1,
            /// ULPI external VBUS
            /// indicator
            ULPIEVBUSI: u1,
            /// TermSel DLine pulsing
            /// selection
            TSDPS: u1,
            /// Indicator complement
            PCCI: u1,
            /// Indicator pass through
            PTCI: u1,
            /// ULPI interface protect
            /// disable
            ULPIIPD: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Forced host mode
            FHMOD: u1,
            /// Forced peripheral mode
            FDMOD: u1,
            padding0: u1,
        }), base_address + 0xc);

        /// address: 0x40040010
        /// OTG_HS reset register
        pub const OTG_HS_GRSTCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Core soft reset
            CSRST: u1,
            /// HCLK soft reset
            HSRST: u1,
            /// Host frame counter reset
            FCRST: u1,
            reserved0: u1,
            /// RxFIFO flush
            RXFFLSH: u1,
            /// TxFIFO flush
            TXFFLSH: u1,
            /// TxFIFO number
            TXFNUM: u5,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            /// DMA request signal enabled for USB OTG
            /// HS
            DMAREQ: u1,
            /// AHB master idle
            AHBIDL: u1,
        }), base_address + 0x10);

        /// address: 0x40040014
        /// OTG_HS core interrupt register
        pub const OTG_HS_GINTSTS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Current mode of operation
            CMOD: u1,
            /// Mode mismatch interrupt
            MMIS: u1,
            /// OTG interrupt
            OTGINT: u1,
            /// Start of frame
            SOF: u1,
            /// RxFIFO nonempty
            RXFLVL: u1,
            /// Nonperiodic TxFIFO empty
            NPTXFE: u1,
            /// Global IN nonperiodic NAK
            /// effective
            GINAKEFF: u1,
            /// Global OUT NAK effective
            BOUTNAKEFF: u1,
            reserved0: u1,
            reserved1: u1,
            /// Early suspend
            ESUSP: u1,
            /// USB suspend
            USBSUSP: u1,
            /// USB reset
            USBRST: u1,
            /// Enumeration done
            ENUMDNE: u1,
            /// Isochronous OUT packet dropped
            /// interrupt
            ISOODRP: u1,
            /// End of periodic frame
            /// interrupt
            EOPF: u1,
            reserved2: u1,
            reserved3: u1,
            /// IN endpoint interrupt
            IEPINT: u1,
            /// OUT endpoint interrupt
            OEPINT: u1,
            /// Incomplete isochronous IN
            /// transfer
            IISOIXFR: u1,
            /// Incomplete periodic
            /// transfer
            PXFR_INCOMPISOOUT: u1,
            /// Data fetch suspended
            DATAFSUSP: u1,
            reserved4: u1,
            /// Host port interrupt
            HPRTINT: u1,
            /// Host channels interrupt
            HCINT: u1,
            /// Periodic TxFIFO empty
            PTXFE: u1,
            reserved5: u1,
            /// Connector ID status change
            CIDSCHG: u1,
            /// Disconnect detected
            /// interrupt
            DISCINT: u1,
            /// Session request/new session detected
            /// interrupt
            SRQINT: u1,
            /// Resume/remote wakeup detected
            /// interrupt
            WKUINT: u1,
        }), base_address + 0x14);

        /// address: 0x40040018
        /// OTG_HS interrupt mask register
        pub const OTG_HS_GINTMSK = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// Mode mismatch interrupt
            /// mask
            MMISM: u1,
            /// OTG interrupt mask
            OTGINT: u1,
            /// Start of frame mask
            SOFM: u1,
            /// Receive FIFO nonempty mask
            RXFLVLM: u1,
            /// Nonperiodic TxFIFO empty
            /// mask
            NPTXFEM: u1,
            /// Global nonperiodic IN NAK effective
            /// mask
            GINAKEFFM: u1,
            /// Global OUT NAK effective
            /// mask
            GONAKEFFM: u1,
            reserved1: u1,
            reserved2: u1,
            /// Early suspend mask
            ESUSPM: u1,
            /// USB suspend mask
            USBSUSPM: u1,
            /// USB reset mask
            USBRST: u1,
            /// Enumeration done mask
            ENUMDNEM: u1,
            /// Isochronous OUT packet dropped interrupt
            /// mask
            ISOODRPM: u1,
            /// End of periodic frame interrupt
            /// mask
            EOPFM: u1,
            reserved3: u1,
            reserved4: u1,
            /// IN endpoints interrupt
            /// mask
            IEPINT: u1,
            /// OUT endpoints interrupt
            /// mask
            OEPINT: u1,
            /// Incomplete isochronous IN transfer
            /// mask
            IISOIXFRM: u1,
            /// Incomplete periodic transfer
            /// mask
            PXFRM_IISOOXFRM: u1,
            /// Data fetch suspended mask
            FSUSPM: u1,
            /// Reset detected interrupt
            /// mask
            RSTDE: u1,
            /// Host port interrupt mask
            PRTIM: u1,
            /// Host channels interrupt
            /// mask
            HCIM: u1,
            /// Periodic TxFIFO empty mask
            PTXFEM: u1,
            /// LPM interrupt mask
            LPMINTM: u1,
            /// Connector ID status change
            /// mask
            CIDSCHGM: u1,
            /// Disconnect detected interrupt
            /// mask
            DISCINT: u1,
            /// Session request/new session detected
            /// interrupt mask
            SRQIM: u1,
            /// Resume/remote wakeup detected interrupt
            /// mask
            WUIM: u1,
        }), base_address + 0x18);

        /// address: 0x4004001c
        /// OTG_HS Receive status debug read register
        /// (host mode)
        pub const OTG_HS_GRXSTSR_Host = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel number
            CHNUM: u4,
            /// Byte count
            BCNT: u11,
            /// Data PID
            DPID: u2,
            /// Packet status
            PKTSTS: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x1c);

        /// address: 0x40040020
        /// OTG_HS status read and pop register (host
        /// mode)
        pub const OTG_HS_GRXSTSP_Host = @intToPtr(*volatile Mmio(32, packed struct {
            /// Channel number
            CHNUM: u4,
            /// Byte count
            BCNT: u11,
            /// Data PID
            DPID: u2,
            /// Packet status
            PKTSTS: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x20);

        /// address: 0x40040024
        /// OTG_HS Receive FIFO size
        /// register
        pub const OTG_HS_GRXFSIZ = @intToPtr(*volatile Mmio(32, packed struct {
            /// RxFIFO depth
            RXFD: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x24);

        /// address: 0x40040028
        /// OTG_HS nonperiodic transmit FIFO size
        /// register (host mode)
        pub const OTG_HS_HNPTXFSIZ_Host = @intToPtr(*volatile Mmio(32, packed struct {
            /// Nonperiodic transmit RAM start
            /// address
            NPTXFSA: u16,
            /// Nonperiodic TxFIFO depth
            NPTXFD: u16,
        }), base_address + 0x28);

        /// address: 0x40040028
        /// Endpoint 0 transmit FIFO size (peripheral
        /// mode)
        pub const OTG_HS_DIEPTXF0_Device = @intToPtr(*volatile Mmio(32, packed struct {
            /// Endpoint 0 transmit RAM start
            /// address
            TX0FSA: u16,
            /// Endpoint 0 TxFIFO depth
            TX0FD: u16,
        }), base_address + 0x28);

        /// address: 0x4004002c
        /// OTG_HS nonperiodic transmit FIFO/queue
        /// status register
        pub const OTG_HS_HNPTXSTS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Nonperiodic TxFIFO space
            /// available
            NPTXFSAV: u16,
            /// Nonperiodic transmit request queue space
            /// available
            NPTQXSAV: u8,
            /// Top of the nonperiodic transmit request
            /// queue
            NPTXQTOP: u7,
            padding0: u1,
        }), base_address + 0x2c);

        /// address: 0x40040038
        /// OTG_HS general core configuration
        /// register
        pub const OTG_HS_GCCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// Data contact detection (DCD)
            /// status
            DCDET: u1,
            /// Primary detection (PD)
            /// status
            PDET: u1,
            /// Secondary detection (SD)
            /// status
            SDET: u1,
            /// DM pull-up detection
            /// status
            PS2DET: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// Power down
            PWRDWN: u1,
            /// Battery charging detector (BCD)
            /// enable
            BCDEN: u1,
            /// Data contact detection (DCD) mode
            /// enable
            DCDEN: u1,
            /// Primary detection (PD) mode
            /// enable
            PDEN: u1,
            /// Secondary detection (SD) mode
            /// enable
            SDEN: u1,
            /// USB VBUS detection enable
            VBDEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x38);

        /// address: 0x4004003c
        /// OTG_HS core ID register
        pub const OTG_HS_CID = @intToPtr(*volatile Mmio(32, packed struct {
            /// Product ID field
            PRODUCT_ID: u32,
        }), base_address + 0x3c);

        /// address: 0x40040100
        /// OTG_HS Host periodic transmit FIFO size
        /// register
        pub const OTG_HS_HPTXFSIZ = @intToPtr(*volatile Mmio(32, packed struct {
            /// Host periodic TxFIFO start
            /// address
            PTXSA: u16,
            /// Host periodic TxFIFO depth
            PTXFD: u16,
        }), base_address + 0x100);

        /// address: 0x40040104
        /// OTG_HS device IN endpoint transmit FIFO size
        /// register
        pub const OTG_HS_DIEPTXF1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFOx transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x104);

        /// address: 0x40040108
        /// OTG_HS device IN endpoint transmit FIFO size
        /// register
        pub const OTG_HS_DIEPTXF2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFOx transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x108);

        /// address: 0x4004010c
        /// OTG_HS device IN endpoint transmit FIFO size
        /// register
        pub const OTG_HS_DIEPTXF3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFOx transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x10c);

        /// address: 0x40040110
        /// OTG_HS device IN endpoint transmit FIFO size
        /// register
        pub const OTG_HS_DIEPTXF4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFOx transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x110);

        /// address: 0x40040114
        /// OTG_HS device IN endpoint transmit FIFO size
        /// register
        pub const OTG_HS_DIEPTXF5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFOx transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x114);

        /// address: 0x40040118
        /// OTG_HS device IN endpoint transmit FIFO size
        /// register
        pub const OTG_HS_DIEPTXF6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFOx transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x118);

        /// address: 0x4004011c
        /// OTG_HS device IN endpoint transmit FIFO size
        /// register
        pub const OTG_HS_DIEPTXF7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint FIFOx transmit RAM start
            /// address
            INEPTXSA: u16,
            /// IN endpoint TxFIFO depth
            INEPTXFD: u16,
        }), base_address + 0x11c);

        /// address: 0x4004001c
        /// OTG_HS Receive status debug read register
        /// (peripheral mode mode)
        pub const OTG_HS_GRXSTSR_Device = @intToPtr(*volatile Mmio(32, packed struct {
            /// Endpoint number
            EPNUM: u4,
            /// Byte count
            BCNT: u11,
            /// Data PID
            DPID: u2,
            /// Packet status
            PKTSTS: u4,
            /// Frame number
            FRMNUM: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x1c);

        /// address: 0x40040020
        /// OTG_HS status read and pop register
        /// (peripheral mode)
        pub const OTG_HS_GRXSTSP_Device = @intToPtr(*volatile Mmio(32, packed struct {
            /// Endpoint number
            EPNUM: u4,
            /// Byte count
            BCNT: u11,
            /// Data PID
            DPID: u2,
            /// Packet status
            PKTSTS: u4,
            /// Frame number
            FRMNUM: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
        }), base_address + 0x20);

        /// address: 0x40040054
        /// OTG core LPM configuration
        /// register
        pub const OTG_HS_GLPMCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// LPM support enable
            LPMEN: u1,
            /// LPM token acknowledge
            /// enable
            LPMACK: u1,
            /// Best effort service
            /// latency
            BESL: u4,
            /// bRemoteWake value
            REMWAKE: u1,
            /// L1 Shallow Sleep enable
            L1SSEN: u1,
            /// BESL threshold
            BESLTHRS: u4,
            /// L1 deep sleep enable
            L1DSEN: u1,
            /// LPM response
            LPMRST: u2,
            /// Port sleep status
            SLPSTS: u1,
            /// Sleep State Resume OK
            L1RSMOK: u1,
            /// LPM Channel Index
            LPMCHIDX: u4,
            /// LPM retry count
            LPMRCNT: u3,
            /// Send LPM transaction
            SNDLPM: u1,
            /// LPM retry count status
            LPMRCNTSTS: u3,
            /// Enable best effort service
            /// latency
            ENBESL: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x54);

        /// address: 0x40040030
        /// OTG I2C access register
        pub const OTG_HS_GI2CCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// I2C Read/Write Data
            RWDATA: u8,
            /// I2C Register Address
            REGADDR: u8,
            /// I2C Address
            ADDR: u7,
            /// I2C Enable
            I2CEN: u1,
            /// I2C ACK
            ACK: u1,
            reserved0: u1,
            /// I2C Device Address
            I2CDEVADR: u2,
            /// I2C DatSe0 USB mode
            I2CDATSE0: u1,
            reserved1: u1,
            /// Read/Write Indicator
            RW: u1,
            /// I2C Busy/Done
            BSYDNE: u1,
        }), base_address + 0x30);
    };

    /// USB on the go high speed
    pub const OTG_HS_PWRCLK = struct {
        pub const base_address = 0x40040e00;

        /// address: 0x40040e00
        /// Power and clock gating control
        /// register
        pub const OTG_HS_PCGCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Stop PHY clock
            STPPCLK: u1,
            /// Gate HCLK
            GATEHCLK: u1,
            reserved0: u1,
            reserved1: u1,
            /// PHY suspended
            PHYSUSP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x0);
    };

    /// USB on the go high speed
    pub const OTG_HS_DEVICE = struct {
        pub const base_address = 0x40040800;

        /// address: 0x40040800
        /// OTG_HS device configuration
        /// register
        pub const OTG_HS_DCFG = @intToPtr(*volatile Mmio(32, packed struct {
            /// Device speed
            DSPD: u2,
            /// Nonzero-length status OUT
            /// handshake
            NZLSOHSK: u1,
            reserved0: u1,
            /// Device address
            DAD: u7,
            /// Periodic (micro)frame
            /// interval
            PFIVL: u2,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// Periodic scheduling
            /// interval
            PERSCHIVL: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x0);

        /// address: 0x40040804
        /// OTG_HS device control register
        pub const OTG_HS_DCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Remote wakeup signaling
            RWUSIG: u1,
            /// Soft disconnect
            SDIS: u1,
            /// Global IN NAK status
            GINSTS: u1,
            /// Global OUT NAK status
            GONSTS: u1,
            /// Test control
            TCTL: u3,
            /// Set global IN NAK
            SGINAK: u1,
            /// Clear global IN NAK
            CGINAK: u1,
            /// Set global OUT NAK
            SGONAK: u1,
            /// Clear global OUT NAK
            CGONAK: u1,
            /// Power-on programming done
            POPRGDNE: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x4);

        /// address: 0x40040808
        /// OTG_HS device status register
        pub const OTG_HS_DSTS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Suspend status
            SUSPSTS: u1,
            /// Enumerated speed
            ENUMSPD: u2,
            /// Erratic error
            EERR: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// Frame number of the received
            /// SOF
            FNSOF: u14,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
        }), base_address + 0x8);

        /// address: 0x40040810
        /// OTG_HS device IN endpoint common interrupt
        /// mask register
        pub const OTG_HS_DIEPMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed interrupt
            /// mask
            XFRCM: u1,
            /// Endpoint disabled interrupt
            /// mask
            EPDM: u1,
            reserved0: u1,
            /// Timeout condition mask (nonisochronous
            /// endpoints)
            TOM: u1,
            /// IN token received when TxFIFO empty
            /// mask
            ITTXFEMSK: u1,
            /// IN token received with EP mismatch
            /// mask
            INEPNMM: u1,
            /// IN endpoint NAK effective
            /// mask
            INEPNEM: u1,
            reserved1: u1,
            /// FIFO underrun mask
            TXFURM: u1,
            /// BNA interrupt mask
            BIM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x10);

        /// address: 0x40040814
        /// OTG_HS device OUT endpoint common interrupt
        /// mask register
        pub const OTG_HS_DOEPMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed interrupt
            /// mask
            XFRCM: u1,
            /// Endpoint disabled interrupt
            /// mask
            EPDM: u1,
            reserved0: u1,
            /// SETUP phase done mask
            STUPM: u1,
            /// OUT token received when endpoint
            /// disabled mask
            OTEPDM: u1,
            reserved1: u1,
            /// Back-to-back SETUP packets received
            /// mask
            B2BSTUP: u1,
            reserved2: u1,
            /// OUT packet error mask
            OPEM: u1,
            /// BNA interrupt mask
            BOIM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x14);

        /// address: 0x40040818
        /// OTG_HS device all endpoints interrupt
        /// register
        pub const OTG_HS_DAINT = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint interrupt bits
            IEPINT: u16,
            /// OUT endpoint interrupt
            /// bits
            OEPINT: u16,
        }), base_address + 0x18);

        /// address: 0x4004081c
        /// OTG_HS all endpoints interrupt mask
        /// register
        pub const OTG_HS_DAINTMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN EP interrupt mask bits
            IEPM: u16,
            /// OUT EP interrupt mask bits
            OEPM: u16,
        }), base_address + 0x1c);

        /// address: 0x40040828
        /// OTG_HS device VBUS discharge time
        /// register
        pub const OTG_HS_DVBUSDIS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Device VBUS discharge time
            VBUSDT: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x28);

        /// address: 0x4004082c
        /// OTG_HS device VBUS pulsing time
        /// register
        pub const OTG_HS_DVBUSPULSE = @intToPtr(*volatile Mmio(32, packed struct {
            /// Device VBUS pulsing time
            DVBUSP: u12,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
        }), base_address + 0x2c);

        /// address: 0x40040830
        /// OTG_HS Device threshold control
        /// register
        pub const OTG_HS_DTHRCTL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Nonisochronous IN endpoints threshold
            /// enable
            NONISOTHREN: u1,
            /// ISO IN endpoint threshold
            /// enable
            ISOTHREN: u1,
            /// Transmit threshold length
            TXTHRLEN: u9,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Receive threshold enable
            RXTHREN: u1,
            /// Receive threshold length
            RXTHRLEN: u9,
            reserved5: u1,
            /// Arbiter parking enable
            ARPEN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
        }), base_address + 0x30);

        /// address: 0x40040834
        /// OTG_HS device IN endpoint FIFO empty
        /// interrupt mask register
        pub const OTG_HS_DIEPEMPMSK = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN EP Tx FIFO empty interrupt mask
            /// bits
            INEPTXFEM: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x34);

        /// address: 0x40040838
        /// OTG_HS device each endpoint interrupt
        /// register
        pub const OTG_HS_DEACHINT = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// IN endpoint 1interrupt bit
            IEP1INT: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            /// OUT endpoint 1 interrupt
            /// bit
            OEP1INT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x38);

        /// address: 0x4004083c
        /// OTG_HS device each endpoint interrupt
        /// register mask
        pub const OTG_HS_DEACHINTMSK = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// IN Endpoint 1 interrupt mask
            /// bit
            IEP1INTM: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            /// OUT Endpoint 1 interrupt mask
            /// bit
            OEP1INTM: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
        }), base_address + 0x3c);

        /// address: 0x40040900
        /// OTG device endpoint-0 control
        /// register
        pub const OTG_HS_DIEPCTL0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even/odd frame
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            reserved4: u1,
            /// STALL handshake
            Stall: u1,
            /// TxFIFO number
            TXFNUM: u4,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x100);

        /// address: 0x40040920
        /// OTG device endpoint-1 control
        /// register
        pub const OTG_HS_DIEPCTL1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even/odd frame
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            reserved4: u1,
            /// STALL handshake
            Stall: u1,
            /// TxFIFO number
            TXFNUM: u4,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x120);

        /// address: 0x40040940
        /// OTG device endpoint-2 control
        /// register
        pub const OTG_HS_DIEPCTL2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even/odd frame
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            reserved4: u1,
            /// STALL handshake
            Stall: u1,
            /// TxFIFO number
            TXFNUM: u4,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x140);

        /// address: 0x40040960
        /// OTG device endpoint-3 control
        /// register
        pub const OTG_HS_DIEPCTL3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even/odd frame
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            reserved4: u1,
            /// STALL handshake
            Stall: u1,
            /// TxFIFO number
            TXFNUM: u4,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x160);

        /// address: 0x40040980
        /// OTG device endpoint-4 control
        /// register
        pub const OTG_HS_DIEPCTL4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even/odd frame
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            reserved4: u1,
            /// STALL handshake
            Stall: u1,
            /// TxFIFO number
            TXFNUM: u4,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x180);

        /// address: 0x400409a0
        /// OTG device endpoint-5 control
        /// register
        pub const OTG_HS_DIEPCTL5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even/odd frame
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            reserved4: u1,
            /// STALL handshake
            Stall: u1,
            /// TxFIFO number
            TXFNUM: u4,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x1a0);

        /// address: 0x400409c0
        /// OTG device endpoint-6 control
        /// register
        pub const OTG_HS_DIEPCTL6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even/odd frame
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            reserved4: u1,
            /// STALL handshake
            Stall: u1,
            /// TxFIFO number
            TXFNUM: u4,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x1c0);

        /// address: 0x400409e0
        /// OTG device endpoint-7 control
        /// register
        pub const OTG_HS_DIEPCTL7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even/odd frame
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            reserved4: u1,
            /// STALL handshake
            Stall: u1,
            /// TxFIFO number
            TXFNUM: u4,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x1e0);

        /// address: 0x40040908
        /// OTG device endpoint-0 interrupt
        /// register
        pub const OTG_HS_DIEPINT0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// Timeout condition
            TOC: u1,
            /// IN token received when TxFIFO is
            /// empty
            ITTXFE: u1,
            reserved1: u1,
            /// IN endpoint NAK effective
            INEPNE: u1,
            /// Transmit FIFO empty
            TXFE: u1,
            /// Transmit Fifo Underrun
            TXFIFOUDRN: u1,
            /// Buffer not available
            /// interrupt
            BNA: u1,
            reserved2: u1,
            /// Packet dropped status
            PKTDRPSTS: u1,
            /// Babble error interrupt
            BERR: u1,
            /// NAK interrupt
            NAK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x108);

        /// address: 0x40040928
        /// OTG device endpoint-1 interrupt
        /// register
        pub const OTG_HS_DIEPINT1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// Timeout condition
            TOC: u1,
            /// IN token received when TxFIFO is
            /// empty
            ITTXFE: u1,
            reserved1: u1,
            /// IN endpoint NAK effective
            INEPNE: u1,
            /// Transmit FIFO empty
            TXFE: u1,
            /// Transmit Fifo Underrun
            TXFIFOUDRN: u1,
            /// Buffer not available
            /// interrupt
            BNA: u1,
            reserved2: u1,
            /// Packet dropped status
            PKTDRPSTS: u1,
            /// Babble error interrupt
            BERR: u1,
            /// NAK interrupt
            NAK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x128);

        /// address: 0x40040948
        /// OTG device endpoint-2 interrupt
        /// register
        pub const OTG_HS_DIEPINT2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// Timeout condition
            TOC: u1,
            /// IN token received when TxFIFO is
            /// empty
            ITTXFE: u1,
            reserved1: u1,
            /// IN endpoint NAK effective
            INEPNE: u1,
            /// Transmit FIFO empty
            TXFE: u1,
            /// Transmit Fifo Underrun
            TXFIFOUDRN: u1,
            /// Buffer not available
            /// interrupt
            BNA: u1,
            reserved2: u1,
            /// Packet dropped status
            PKTDRPSTS: u1,
            /// Babble error interrupt
            BERR: u1,
            /// NAK interrupt
            NAK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x148);

        /// address: 0x40040968
        /// OTG device endpoint-3 interrupt
        /// register
        pub const OTG_HS_DIEPINT3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// Timeout condition
            TOC: u1,
            /// IN token received when TxFIFO is
            /// empty
            ITTXFE: u1,
            reserved1: u1,
            /// IN endpoint NAK effective
            INEPNE: u1,
            /// Transmit FIFO empty
            TXFE: u1,
            /// Transmit Fifo Underrun
            TXFIFOUDRN: u1,
            /// Buffer not available
            /// interrupt
            BNA: u1,
            reserved2: u1,
            /// Packet dropped status
            PKTDRPSTS: u1,
            /// Babble error interrupt
            BERR: u1,
            /// NAK interrupt
            NAK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x168);

        /// address: 0x40040988
        /// OTG device endpoint-4 interrupt
        /// register
        pub const OTG_HS_DIEPINT4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// Timeout condition
            TOC: u1,
            /// IN token received when TxFIFO is
            /// empty
            ITTXFE: u1,
            reserved1: u1,
            /// IN endpoint NAK effective
            INEPNE: u1,
            /// Transmit FIFO empty
            TXFE: u1,
            /// Transmit Fifo Underrun
            TXFIFOUDRN: u1,
            /// Buffer not available
            /// interrupt
            BNA: u1,
            reserved2: u1,
            /// Packet dropped status
            PKTDRPSTS: u1,
            /// Babble error interrupt
            BERR: u1,
            /// NAK interrupt
            NAK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x188);

        /// address: 0x400409a8
        /// OTG device endpoint-5 interrupt
        /// register
        pub const OTG_HS_DIEPINT5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// Timeout condition
            TOC: u1,
            /// IN token received when TxFIFO is
            /// empty
            ITTXFE: u1,
            reserved1: u1,
            /// IN endpoint NAK effective
            INEPNE: u1,
            /// Transmit FIFO empty
            TXFE: u1,
            /// Transmit Fifo Underrun
            TXFIFOUDRN: u1,
            /// Buffer not available
            /// interrupt
            BNA: u1,
            reserved2: u1,
            /// Packet dropped status
            PKTDRPSTS: u1,
            /// Babble error interrupt
            BERR: u1,
            /// NAK interrupt
            NAK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x1a8);

        /// address: 0x400409c8
        /// OTG device endpoint-6 interrupt
        /// register
        pub const OTG_HS_DIEPINT6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// Timeout condition
            TOC: u1,
            /// IN token received when TxFIFO is
            /// empty
            ITTXFE: u1,
            reserved1: u1,
            /// IN endpoint NAK effective
            INEPNE: u1,
            /// Transmit FIFO empty
            TXFE: u1,
            /// Transmit Fifo Underrun
            TXFIFOUDRN: u1,
            /// Buffer not available
            /// interrupt
            BNA: u1,
            reserved2: u1,
            /// Packet dropped status
            PKTDRPSTS: u1,
            /// Babble error interrupt
            BERR: u1,
            /// NAK interrupt
            NAK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x1c8);

        /// address: 0x400409e8
        /// OTG device endpoint-7 interrupt
        /// register
        pub const OTG_HS_DIEPINT7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// Timeout condition
            TOC: u1,
            /// IN token received when TxFIFO is
            /// empty
            ITTXFE: u1,
            reserved1: u1,
            /// IN endpoint NAK effective
            INEPNE: u1,
            /// Transmit FIFO empty
            TXFE: u1,
            /// Transmit Fifo Underrun
            TXFIFOUDRN: u1,
            /// Buffer not available
            /// interrupt
            BNA: u1,
            reserved2: u1,
            /// Packet dropped status
            PKTDRPSTS: u1,
            /// Babble error interrupt
            BERR: u1,
            /// NAK interrupt
            NAK: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
        }), base_address + 0x1e8);

        /// address: 0x40040910
        /// OTG_HS device IN endpoint 0 transfer size
        /// register
        pub const OTG_HS_DIEPTSIZ0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u7,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// Packet count
            PKTCNT: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
        }), base_address + 0x110);

        /// address: 0x40040914
        /// OTG_HS device endpoint-1 DMA address
        /// register
        pub const OTG_HS_DIEPDMA0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x114);

        /// address: 0x40040934
        /// OTG_HS device endpoint-2 DMA address
        /// register
        pub const OTG_HS_DIEPDMA1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x134);

        /// address: 0x40040954
        /// OTG_HS device endpoint-3 DMA address
        /// register
        pub const OTG_HS_DIEPDMA2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x154);

        /// address: 0x40040974
        /// OTG_HS device endpoint-4 DMA address
        /// register
        pub const OTG_HS_DIEPDMA3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x174);

        /// address: 0x40040994
        /// OTG_HS device endpoint-5 DMA address
        /// register
        pub const OTG_HS_DIEPDMA4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// DMA address
            DMAADDR: u32,
        }), base_address + 0x194);

        /// address: 0x40040918
        /// OTG_HS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_HS_DTXFSTS0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// avail
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x118);

        /// address: 0x40040938
        /// OTG_HS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_HS_DTXFSTS1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// avail
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x138);

        /// address: 0x40040958
        /// OTG_HS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_HS_DTXFSTS2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// avail
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x158);

        /// address: 0x40040978
        /// OTG_HS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_HS_DTXFSTS3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// avail
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x178);

        /// address: 0x40040998
        /// OTG_HS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_HS_DTXFSTS4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// avail
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x198);

        /// address: 0x400409b8
        /// OTG_HS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_HS_DTXFSTS5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// avail
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1b8);

        /// address: 0x40040930
        /// OTG_HS device endpoint transfer size
        /// register
        pub const OTG_HS_DIEPTSIZ1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x130);

        /// address: 0x40040950
        /// OTG_HS device endpoint transfer size
        /// register
        pub const OTG_HS_DIEPTSIZ2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x150);

        /// address: 0x40040970
        /// OTG_HS device endpoint transfer size
        /// register
        pub const OTG_HS_DIEPTSIZ3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x170);

        /// address: 0x40040990
        /// OTG_HS device endpoint transfer size
        /// register
        pub const OTG_HS_DIEPTSIZ4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x190);

        /// address: 0x400409b0
        /// OTG_HS device endpoint transfer size
        /// register
        pub const OTG_HS_DIEPTSIZ5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x1b0);

        /// address: 0x40040b00
        /// OTG_HS device control OUT endpoint 0 control
        /// register
        pub const OTG_HS_DOEPCTL0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u2,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// USB active endpoint
            USBAEP: u1,
            reserved13: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Snoop mode
            SNPM: u1,
            /// STALL handshake
            Stall: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            reserved18: u1,
            reserved19: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x300);

        /// address: 0x40040b20
        /// OTG device endpoint-1 control
        /// register
        pub const OTG_HS_DOEPCTL1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even odd frame/Endpoint data
            /// PID
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Snoop mode
            SNPM: u1,
            /// STALL handshake
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID/Set even
            /// frame
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x320);

        /// address: 0x40040b40
        /// OTG device endpoint-2 control
        /// register
        pub const OTG_HS_DOEPCTL2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even odd frame/Endpoint data
            /// PID
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Snoop mode
            SNPM: u1,
            /// STALL handshake
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID/Set even
            /// frame
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x340);

        /// address: 0x40040b60
        /// OTG device endpoint-3 control
        /// register
        pub const OTG_HS_DOEPCTL3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even odd frame/Endpoint data
            /// PID
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Snoop mode
            SNPM: u1,
            /// STALL handshake
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID/Set even
            /// frame
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x360);

        /// address: 0x40040b08
        /// OTG_HS device endpoint-0 interrupt
        /// register
        pub const OTG_HS_DOEPINT0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// SETUP phase done
            STUP: u1,
            /// OUT token received when endpoint
            /// disabled
            OTEPDIS: u1,
            reserved1: u1,
            /// Back-to-back SETUP packets
            /// received
            B2BSTUP: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// NYET interrupt
            NYET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x308);

        /// address: 0x40040b28
        /// OTG_HS device endpoint-1 interrupt
        /// register
        pub const OTG_HS_DOEPINT1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// SETUP phase done
            STUP: u1,
            /// OUT token received when endpoint
            /// disabled
            OTEPDIS: u1,
            reserved1: u1,
            /// Back-to-back SETUP packets
            /// received
            B2BSTUP: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// NYET interrupt
            NYET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x328);

        /// address: 0x40040b48
        /// OTG_HS device endpoint-2 interrupt
        /// register
        pub const OTG_HS_DOEPINT2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// SETUP phase done
            STUP: u1,
            /// OUT token received when endpoint
            /// disabled
            OTEPDIS: u1,
            reserved1: u1,
            /// Back-to-back SETUP packets
            /// received
            B2BSTUP: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// NYET interrupt
            NYET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x348);

        /// address: 0x40040b68
        /// OTG_HS device endpoint-3 interrupt
        /// register
        pub const OTG_HS_DOEPINT3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// SETUP phase done
            STUP: u1,
            /// OUT token received when endpoint
            /// disabled
            OTEPDIS: u1,
            reserved1: u1,
            /// Back-to-back SETUP packets
            /// received
            B2BSTUP: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// NYET interrupt
            NYET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x368);

        /// address: 0x40040b88
        /// OTG_HS device endpoint-4 interrupt
        /// register
        pub const OTG_HS_DOEPINT4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// SETUP phase done
            STUP: u1,
            /// OUT token received when endpoint
            /// disabled
            OTEPDIS: u1,
            reserved1: u1,
            /// Back-to-back SETUP packets
            /// received
            B2BSTUP: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// NYET interrupt
            NYET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x388);

        /// address: 0x40040ba8
        /// OTG_HS device endpoint-5 interrupt
        /// register
        pub const OTG_HS_DOEPINT5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// SETUP phase done
            STUP: u1,
            /// OUT token received when endpoint
            /// disabled
            OTEPDIS: u1,
            reserved1: u1,
            /// Back-to-back SETUP packets
            /// received
            B2BSTUP: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// NYET interrupt
            NYET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x3a8);

        /// address: 0x40040bc8
        /// OTG_HS device endpoint-6 interrupt
        /// register
        pub const OTG_HS_DOEPINT6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// SETUP phase done
            STUP: u1,
            /// OUT token received when endpoint
            /// disabled
            OTEPDIS: u1,
            reserved1: u1,
            /// Back-to-back SETUP packets
            /// received
            B2BSTUP: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// NYET interrupt
            NYET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x3c8);

        /// address: 0x40040be8
        /// OTG_HS device endpoint-7 interrupt
        /// register
        pub const OTG_HS_DOEPINT7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer completed
            /// interrupt
            XFRC: u1,
            /// Endpoint disabled
            /// interrupt
            EPDISD: u1,
            reserved0: u1,
            /// SETUP phase done
            STUP: u1,
            /// OUT token received when endpoint
            /// disabled
            OTEPDIS: u1,
            reserved1: u1,
            /// Back-to-back SETUP packets
            /// received
            B2BSTUP: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// NYET interrupt
            NYET: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
        }), base_address + 0x3e8);

        /// address: 0x40040b10
        /// OTG_HS device endpoint-0 transfer size
        /// register
        pub const OTG_HS_DOEPTSIZ0 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u7,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// Packet count
            PKTCNT: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            reserved20: u1,
            /// SETUP packet count
            STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x310);

        /// address: 0x40040b30
        /// OTG_HS device endpoint-1 transfer size
        /// register
        pub const OTG_HS_DOEPTSIZ1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x330);

        /// address: 0x40040b50
        /// OTG_HS device endpoint-2 transfer size
        /// register
        pub const OTG_HS_DOEPTSIZ2 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x350);

        /// address: 0x40040b70
        /// OTG_HS device endpoint-3 transfer size
        /// register
        pub const OTG_HS_DOEPTSIZ3 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x370);

        /// address: 0x40040b90
        /// OTG_HS device endpoint-4 transfer size
        /// register
        pub const OTG_HS_DOEPTSIZ4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x390);

        /// address: 0x400409d0
        /// OTG_HS device endpoint transfer size
        /// register
        pub const OTG_HS_DIEPTSIZ6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x1d0);

        /// address: 0x400409d8
        /// OTG_HS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_HS_DTXFSTS6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// avail
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1d8);

        /// address: 0x400409f0
        /// OTG_HS device endpoint transfer size
        /// register
        pub const OTG_HS_DIEPTSIZ7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Multi count
            MCNT: u2,
            padding0: u1,
        }), base_address + 0x1f0);

        /// address: 0x400409f8
        /// OTG_HS device IN endpoint transmit FIFO
        /// status register
        pub const OTG_HS_DTXFSTS7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// IN endpoint TxFIFO space
            /// avail
            INEPTFSAV: u16,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x1f8);

        /// address: 0x40040b80
        /// OTG device endpoint-4 control
        /// register
        pub const OTG_HS_DOEPCTL4 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even odd frame/Endpoint data
            /// PID
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Snoop mode
            SNPM: u1,
            /// STALL handshake
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID/Set even
            /// frame
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x380);

        /// address: 0x40040ba0
        /// OTG device endpoint-5 control
        /// register
        pub const OTG_HS_DOEPCTL5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even odd frame/Endpoint data
            /// PID
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Snoop mode
            SNPM: u1,
            /// STALL handshake
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID/Set even
            /// frame
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x3a0);

        /// address: 0x40040bc0
        /// OTG device endpoint-6 control
        /// register
        pub const OTG_HS_DOEPCTL6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even odd frame/Endpoint data
            /// PID
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Snoop mode
            SNPM: u1,
            /// STALL handshake
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID/Set even
            /// frame
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x3c0);

        /// address: 0x40040be0
        /// OTG device endpoint-7 control
        /// register
        pub const OTG_HS_DOEPCTL7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Maximum packet size
            MPSIZ: u11,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// USB active endpoint
            USBAEP: u1,
            /// Even odd frame/Endpoint data
            /// PID
            EONUM_DPID: u1,
            /// NAK status
            NAKSTS: u1,
            /// Endpoint type
            EPTYP: u2,
            /// Snoop mode
            SNPM: u1,
            /// STALL handshake
            Stall: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            /// Clear NAK
            CNAK: u1,
            /// Set NAK
            SNAK: u1,
            /// Set DATA0 PID/Set even
            /// frame
            SD0PID_SEVNFRM: u1,
            /// Set odd frame
            SODDFRM: u1,
            /// Endpoint disable
            EPDIS: u1,
            /// Endpoint enable
            EPENA: u1,
        }), base_address + 0x3e0);

        /// address: 0x40040bb0
        /// OTG_HS device endpoint-5 transfer size
        /// register
        pub const OTG_HS_DOEPTSIZ5 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x3b0);

        /// address: 0x40040bd0
        /// OTG_HS device endpoint-6 transfer size
        /// register
        pub const OTG_HS_DOEPTSIZ6 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x3d0);

        /// address: 0x40040bf0
        /// OTG_HS device endpoint-7 transfer size
        /// register
        pub const OTG_HS_DOEPTSIZ7 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Transfer size
            XFRSIZ: u19,
            /// Packet count
            PKTCNT: u10,
            /// Received data PID/SETUP packet
            /// count
            RXDPID_STUPCNT: u2,
            padding0: u1,
        }), base_address + 0x3f0);

        /// address: 0x40040b14
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA0 = @intToPtr(*volatile u32, base_address + 0x314);

        /// address: 0x40040b34
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA1 = @intToPtr(*volatile u32, base_address + 0x334);

        /// address: 0x40040b54
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA2 = @intToPtr(*volatile u32, base_address + 0x354);

        /// address: 0x40040b74
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA3 = @intToPtr(*volatile u32, base_address + 0x374);

        /// address: 0x40040b94
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA4 = @intToPtr(*volatile u32, base_address + 0x394);

        /// address: 0x40040bb4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA5 = @intToPtr(*volatile u32, base_address + 0x3b4);

        /// address: 0x40040bd4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA6 = @intToPtr(*volatile u32, base_address + 0x3d4);

        /// address: 0x40040bf4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA7 = @intToPtr(*volatile u32, base_address + 0x3f4);

        /// address: 0x40040c14
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA8 = @intToPtr(*volatile u32, base_address + 0x414);

        /// address: 0x40040c34
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA9 = @intToPtr(*volatile u32, base_address + 0x434);

        /// address: 0x40040c54
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA10 = @intToPtr(*volatile u32, base_address + 0x454);

        /// address: 0x40040c74
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA11 = @intToPtr(*volatile u32, base_address + 0x474);

        /// address: 0x40040c94
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA12 = @intToPtr(*volatile u32, base_address + 0x494);

        /// address: 0x40040cb4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA13 = @intToPtr(*volatile u32, base_address + 0x4b4);

        /// address: 0x40040cd4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA14 = @intToPtr(*volatile u32, base_address + 0x4d4);

        /// address: 0x40040cf4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DOEPDMA15 = @intToPtr(*volatile u32, base_address + 0x4f4);

        /// address: 0x400409b4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA5 = @intToPtr(*volatile u32, base_address + 0x1b4);

        /// address: 0x400409d4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA6 = @intToPtr(*volatile u32, base_address + 0x1d4);

        /// address: 0x400409f4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA7 = @intToPtr(*volatile u32, base_address + 0x1f4);

        /// address: 0x40040a14
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA8 = @intToPtr(*volatile u32, base_address + 0x214);

        /// address: 0x40040a34
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA9 = @intToPtr(*volatile u32, base_address + 0x234);

        /// address: 0x40040a54
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA10 = @intToPtr(*volatile u32, base_address + 0x254);

        /// address: 0x40040a74
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA11 = @intToPtr(*volatile u32, base_address + 0x274);

        /// address: 0x40040a94
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA12 = @intToPtr(*volatile u32, base_address + 0x294);

        /// address: 0x40040ab4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA13 = @intToPtr(*volatile u32, base_address + 0x2b4);

        /// address: 0x40040ad4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA14 = @intToPtr(*volatile u32, base_address + 0x2d4);

        /// address: 0x40040af4
        /// OTG Device channel-x DMA address
        /// register
        pub const OTG_HS_DIEPDMA15 = @intToPtr(*volatile u32, base_address + 0x2f4);
    };

    /// Window watchdog
    pub const WWDG = struct {
        pub const base_address = 0x40002c00;

        /// address: 0x40002c00
        /// Control register
        pub const CR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 7-bit counter (MSB to LSB)
            T: u7,
            /// Activation bit
            WDGA: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x0);

        /// address: 0x40002c04
        /// Configuration register
        pub const CFR = @intToPtr(*volatile Mmio(32, packed struct {
            /// 7-bit window value
            W: u7,
            /// Timer base
            WDGTB0: u1,
            /// Timer base
            WDGTB1: u1,
            /// Early wakeup interrupt
            EWI: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x4);

        /// address: 0x40002c08
        /// Status register
        pub const SR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Early wakeup interrupt
            /// flag
            EWIF: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
            padding29: u1,
            padding30: u1,
        }), base_address + 0x8);
    };

    /// Memory protection unit
    pub const MPU = struct {
        pub const base_address = 0xe000ed90;

        /// address: 0xe000ed90
        /// MPU type register
        pub const MPU_TYPER = @intToPtr(*volatile Mmio(32, packed struct {
            /// Separate flag
            SEPARATE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Number of MPU data regions
            DREGION: u8,
            /// Number of MPU instruction
            /// regions
            IREGION: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x0);

        /// address: 0xe000ed94
        /// MPU control register
        pub const MPU_CTRL = @intToPtr(*volatile Mmio(32, packed struct {
            /// Enables the MPU
            ENABLE: u1,
            /// Enables the operation of MPU during hard
            /// fault
            HFNMIENA: u1,
            /// Enable priviliged software access to
            /// default memory map
            PRIVDEFENA: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
        }), base_address + 0x4);

        /// address: 0xe000ed98
        /// MPU region number register
        pub const MPU_RNR = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPU region
            REGION: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
        }), base_address + 0x8);

        /// address: 0xe000ed9c
        /// MPU region base address
        /// register
        pub const MPU_RBAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// MPU region field
            REGION: u4,
            /// MPU region number valid
            VALID: u1,
            /// Region base address field
            ADDR: u27,
        }), base_address + 0xc);

        /// address: 0xe000eda0
        /// MPU region attribute and size
        /// register
        pub const MPU_RASR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Region enable bit.
            ENABLE: u1,
            /// Size of the MPU protection
            /// region
            SIZE: u5,
            reserved0: u1,
            reserved1: u1,
            /// Subregion disable bits
            SRD: u8,
            /// memory attribute
            B: u1,
            /// memory attribute
            C: u1,
            /// Shareable memory attribute
            S: u1,
            /// memory attribute
            TEX: u3,
            reserved2: u1,
            reserved3: u1,
            /// Access permission
            AP: u3,
            reserved4: u1,
            /// Instruction access disable
            /// bit
            XN: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
        }), base_address + 0x10);
    };

    /// SysTick timer
    pub const STK = struct {
        pub const base_address = 0xe000e010;

        /// address: 0xe000e010
        /// SysTick control and status
        /// register
        pub const CSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Counter enable
            ENABLE: u1,
            /// SysTick exception request
            /// enable
            TICKINT: u1,
            /// Clock source selection
            CLKSOURCE: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            /// COUNTFLAG
            COUNTFLAG: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
        }), base_address + 0x0);

        /// address: 0xe000e014
        /// SysTick reload value register
        pub const RVR = @intToPtr(*volatile Mmio(32, packed struct {
            /// RELOAD value
            RELOAD: u24,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x4);

        /// address: 0xe000e018
        /// SysTick current value register
        pub const CVR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Current counter value
            CURRENT: u24,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x8);

        /// address: 0xe000e01c
        /// SysTick calibration value
        /// register
        pub const CALIB = @intToPtr(*volatile Mmio(32, packed struct {
            /// Calibration value
            TENMS: u24,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            /// SKEW flag: Indicates whether the TENMS
            /// value is exact
            SKEW: u1,
            /// NOREF flag. Reads as zero
            NOREF: u1,
        }), base_address + 0xc);
    };

    /// Nested vectored interrupt
    /// controller
    pub const NVIC_STIR = struct {
        pub const base_address = 0xe000ef00;

        /// address: 0xe000ef00
        /// Software trigger interrupt
        /// register
        pub const STIR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Software generated interrupt
            /// ID
            INTID: u9,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
        }), base_address + 0x0);
    };

    /// Floating point unit CPACR
    pub const FPU_CPACR = struct {
        pub const base_address = 0xe000ed88;

        /// address: 0xe000ed88
        /// Coprocessor access control
        /// register
        pub const CPACR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            /// CP
            CP: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x0);
    };

    /// System control block ACTLR
    pub const SCB_ACTRL = struct {
        pub const base_address = 0xe000e008;

        /// address: 0xe000e008
        /// Auxiliary control register
        pub const ACTRL = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            /// DISFOLD
            DISFOLD: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// FPEXCODIS
            FPEXCODIS: u1,
            /// DISRAMODE
            DISRAMODE: u1,
            /// DISITMATBFLUSH
            DISITMATBFLUSH: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
        }), base_address + 0x0);
    };

    /// Floting point unit
    pub const FPU = struct {
        pub const base_address = 0xe000ef34;

        /// address: 0xe000ef34
        /// Floating-point context control
        /// register
        pub const FPCCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// LSPACT
            LSPACT: u1,
            /// USER
            USER: u1,
            reserved0: u1,
            /// THREAD
            THREAD: u1,
            /// HFRDY
            HFRDY: u1,
            /// MMRDY
            MMRDY: u1,
            /// BFRDY
            BFRDY: u1,
            reserved1: u1,
            /// MONRDY
            MONRDY: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            reserved20: u1,
            reserved21: u1,
            reserved22: u1,
            /// LSPEN
            LSPEN: u1,
            /// ASPEN
            ASPEN: u1,
        }), base_address + 0x0);

        /// address: 0xe000ef38
        /// Floating-point context address
        /// register
        pub const FPCAR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// Location of unpopulated
            /// floating-point
            ADDRESS: u29,
        }), base_address + 0x4);

        /// address: 0xe000ef3c
        /// Floating-point status control
        /// register
        pub const FPSCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Invalid operation cumulative exception
            /// bit
            IOC: u1,
            /// Division by zero cumulative exception
            /// bit.
            DZC: u1,
            /// Overflow cumulative exception
            /// bit
            OFC: u1,
            /// Underflow cumulative exception
            /// bit
            UFC: u1,
            /// Inexact cumulative exception
            /// bit
            IXC: u1,
            reserved0: u1,
            reserved1: u1,
            /// Input denormal cumulative exception
            /// bit.
            IDC: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            /// Rounding Mode control
            /// field
            RMode: u2,
            /// Flush-to-zero mode control
            /// bit:
            FZ: u1,
            /// Default NaN mode control
            /// bit
            DN: u1,
            /// Alternative half-precision control
            /// bit
            AHP: u1,
            reserved16: u1,
            /// Overflow condition code
            /// flag
            V: u1,
            /// Carry condition code flag
            C: u1,
            /// Zero condition code flag
            Z: u1,
            /// Negative condition code
            /// flag
            N: u1,
        }), base_address + 0x8);
    };

    /// System control block
    pub const SCB = struct {
        pub const base_address = 0xe000ed00;

        /// address: 0xe000ed00
        /// CPUID base register
        pub const CPUID = @intToPtr(*volatile Mmio(32, packed struct {
            /// Revision number
            Revision: u4,
            /// Part number of the
            /// processor
            PartNo: u12,
            /// Reads as 0xF
            Constant: u4,
            /// Variant number
            Variant: u4,
            /// Implementer code
            Implementer: u8,
        }), base_address + 0x0);

        /// address: 0xe000ed04
        /// Interrupt control and state
        /// register
        pub const ICSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Active vector
            VECTACTIVE: u9,
            reserved0: u1,
            reserved1: u1,
            /// Return to base level
            RETTOBASE: u1,
            /// Pending vector
            VECTPENDING: u7,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// Interrupt pending flag
            ISRPENDING: u1,
            reserved5: u1,
            reserved6: u1,
            /// SysTick exception clear-pending
            /// bit
            PENDSTCLR: u1,
            /// SysTick exception set-pending
            /// bit
            PENDSTSET: u1,
            /// PendSV clear-pending bit
            PENDSVCLR: u1,
            /// PendSV set-pending bit
            PENDSVSET: u1,
            reserved7: u1,
            reserved8: u1,
            /// NMI set-pending bit.
            NMIPENDSET: u1,
        }), base_address + 0x4);

        /// address: 0xe000ed08
        /// Vector table offset register
        pub const VTOR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// Vector table base offset
            /// field
            TBLOFF: u21,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x8);

        /// address: 0xe000ed0c
        /// Application interrupt and reset control
        /// register
        pub const AIRCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// VECTRESET
            VECTRESET: u1,
            /// VECTCLRACTIVE
            VECTCLRACTIVE: u1,
            /// SYSRESETREQ
            SYSRESETREQ: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            /// PRIGROUP
            PRIGROUP: u3,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            /// ENDIANESS
            ENDIANESS: u1,
            /// Register key
            VECTKEYSTAT: u16,
        }), base_address + 0xc);

        /// address: 0xe000ed10
        /// System control register
        pub const SCR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// SLEEPONEXIT
            SLEEPONEXIT: u1,
            /// SLEEPDEEP
            SLEEPDEEP: u1,
            reserved1: u1,
            /// Send Event on Pending bit
            SEVEONPEND: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
        }), base_address + 0x10);

        /// address: 0xe000ed14
        /// Configuration and control
        /// register
        pub const CCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Configures how the processor enters
            /// Thread mode
            NONBASETHRDENA: u1,
            /// USERSETMPEND
            USERSETMPEND: u1,
            reserved0: u1,
            /// UNALIGN_ TRP
            UNALIGN__TRP: u1,
            /// DIV_0_TRP
            DIV_0_TRP: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// BFHFNMIGN
            BFHFNMIGN: u1,
            /// STKALIGN
            STKALIGN: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            /// DC
            DC: u1,
            /// IC
            IC: u1,
            /// BP
            BP: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x14);

        /// address: 0xe000ed18
        /// System handler priority
        /// registers
        pub const SHPR1 = @intToPtr(*volatile Mmio(32, packed struct {
            /// Priority of system handler
            /// 4
            PRI_4: u8,
            /// Priority of system handler
            /// 5
            PRI_5: u8,
            /// Priority of system handler
            /// 6
            PRI_6: u8,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
        }), base_address + 0x18);

        /// address: 0xe000ed1c
        /// System handler priority
        /// registers
        pub const SHPR2 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            reserved20: u1,
            reserved21: u1,
            reserved22: u1,
            reserved23: u1,
            /// Priority of system handler
            /// 11
            PRI_11: u8,
        }), base_address + 0x1c);

        /// address: 0xe000ed20
        /// System handler priority
        /// registers
        pub const SHPR3 = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            /// Priority of system handler
            /// 14
            PRI_14: u8,
            /// Priority of system handler
            /// 15
            PRI_15: u8,
        }), base_address + 0x20);

        /// address: 0xe000ed24
        /// System handler control and state
        /// register
        pub const SHCRS = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory management fault exception active
            /// bit
            MEMFAULTACT: u1,
            /// Bus fault exception active
            /// bit
            BUSFAULTACT: u1,
            reserved0: u1,
            /// Usage fault exception active
            /// bit
            USGFAULTACT: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            /// SVC call active bit
            SVCALLACT: u1,
            /// Debug monitor active bit
            MONITORACT: u1,
            reserved4: u1,
            /// PendSV exception active
            /// bit
            PENDSVACT: u1,
            /// SysTick exception active
            /// bit
            SYSTICKACT: u1,
            /// Usage fault exception pending
            /// bit
            USGFAULTPENDED: u1,
            /// Memory management fault exception
            /// pending bit
            MEMFAULTPENDED: u1,
            /// Bus fault exception pending
            /// bit
            BUSFAULTPENDED: u1,
            /// SVC call pending bit
            SVCALLPENDED: u1,
            /// Memory management fault enable
            /// bit
            MEMFAULTENA: u1,
            /// Bus fault enable bit
            BUSFAULTENA: u1,
            /// Usage fault enable bit
            USGFAULTENA: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
        }), base_address + 0x24);

        /// address: 0xe000ed28
        /// Configurable fault status
        /// register
        pub const CFSR_UFSR_BFSR_MMFSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// IACCVIOL
            IACCVIOL: u1,
            /// DACCVIOL
            DACCVIOL: u1,
            reserved0: u1,
            /// MUNSTKERR
            MUNSTKERR: u1,
            /// MSTKERR
            MSTKERR: u1,
            /// MLSPERR
            MLSPERR: u1,
            reserved1: u1,
            /// MMARVALID
            MMARVALID: u1,
            /// Instruction bus error
            IBUSERR: u1,
            /// Precise data bus error
            PRECISERR: u1,
            /// Imprecise data bus error
            IMPRECISERR: u1,
            /// Bus fault on unstacking for a return
            /// from exception
            UNSTKERR: u1,
            /// Bus fault on stacking for exception
            /// entry
            STKERR: u1,
            /// Bus fault on floating-point lazy state
            /// preservation
            LSPERR: u1,
            reserved2: u1,
            /// Bus Fault Address Register (BFAR) valid
            /// flag
            BFARVALID: u1,
            /// Undefined instruction usage
            /// fault
            UNDEFINSTR: u1,
            /// Invalid state usage fault
            INVSTATE: u1,
            /// Invalid PC load usage
            /// fault
            INVPC: u1,
            /// No coprocessor usage
            /// fault.
            NOCP: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            /// Unaligned access usage
            /// fault
            UNALIGNED: u1,
            /// Divide by zero usage fault
            DIVBYZERO: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
        }), base_address + 0x28);

        /// address: 0xe000ed2c
        /// Hard fault status register
        pub const HFSR = @intToPtr(*volatile Mmio(32, packed struct {
            reserved0: u1,
            /// Vector table hard fault
            VECTTBL: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            reserved12: u1,
            reserved13: u1,
            reserved14: u1,
            reserved15: u1,
            reserved16: u1,
            reserved17: u1,
            reserved18: u1,
            reserved19: u1,
            reserved20: u1,
            reserved21: u1,
            reserved22: u1,
            reserved23: u1,
            reserved24: u1,
            reserved25: u1,
            reserved26: u1,
            reserved27: u1,
            reserved28: u1,
            /// Forced hard fault
            FORCED: u1,
            /// Reserved for Debug use
            DEBUG_VT: u1,
        }), base_address + 0x2c);

        /// address: 0xe000ed34
        /// Memory management fault address
        /// register
        pub const MMFAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Memory management fault
            /// address
            ADDRESS: u32,
        }), base_address + 0x34);

        /// address: 0xe000ed38
        /// Bus fault address register
        pub const BFAR = @intToPtr(*volatile Mmio(32, packed struct {
            /// Bus fault address
            ADDRESS: u32,
        }), base_address + 0x38);
    };

    /// Processor features
    pub const PF = struct {
        pub const base_address = 0xe000ed78;

        /// address: 0xe000ed78
        /// Cache Level ID register
        pub const CLIDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// CL1
            CL1: u3,
            /// CL2
            CL2: u3,
            /// CL3
            CL3: u3,
            /// CL4
            CL4: u3,
            /// CL5
            CL5: u3,
            /// CL6
            CL6: u3,
            /// CL7
            CL7: u3,
            /// LoUIS
            LoUIS: u3,
            /// LoC
            LoC: u3,
            /// LoU
            LoU: u3,
            padding0: u1,
            padding1: u1,
        }), base_address + 0x0);

        /// address: 0xe000ed7c
        /// Cache Type register
        pub const CTR = @intToPtr(*volatile Mmio(32, packed struct {
            /// IminLine
            _IminLine: u4,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            reserved3: u1,
            reserved4: u1,
            reserved5: u1,
            reserved6: u1,
            reserved7: u1,
            reserved8: u1,
            reserved9: u1,
            reserved10: u1,
            reserved11: u1,
            /// DMinLine
            DMinLine: u4,
            /// ERG
            ERG: u4,
            /// CWG
            CWG: u4,
            reserved12: u1,
            /// Format
            Format: u3,
        }), base_address + 0x4);

        /// address: 0xe000ed80
        /// Cache Size ID register
        pub const CCSIDR = @intToPtr(*volatile Mmio(32, packed struct {
            /// LineSize
            LineSize: u3,
            /// Associativity
            Associativity: u10,
            /// NumSets
            NumSets: u15,
            /// WA
            WA: u1,
            /// RA
            RA: u1,
            /// WB
            WB: u1,
            /// WT
            WT: u1,
        }), base_address + 0x8);
    };

    /// Access control
    pub const AC = struct {
        pub const base_address = 0xe000ef90;

        /// address: 0xe000ef90
        /// Instruction and Data Tightly-Coupled Memory
        /// Control Registers
        pub const ITCMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// EN
            EN: u1,
            /// RMW
            RMW: u1,
            /// RETEN
            RETEN: u1,
            /// SZ
            SZ: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x0);

        /// address: 0xe000ef94
        /// Instruction and Data Tightly-Coupled Memory
        /// Control Registers
        pub const DTCMCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// EN
            EN: u1,
            /// RMW
            RMW: u1,
            /// RETEN
            RETEN: u1,
            /// SZ
            SZ: u4,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
        }), base_address + 0x4);

        /// address: 0xe000ef98
        /// AHBP Control register
        pub const AHBPCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// EN
            EN: u1,
            /// SZ
            SZ: u3,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
        }), base_address + 0x8);

        /// address: 0xe000ef9c
        /// Auxiliary Cache Control
        /// register
        pub const CACR = @intToPtr(*volatile Mmio(32, packed struct {
            /// SIWT
            SIWT: u1,
            /// ECCEN
            ECCEN: u1,
            /// FORCEWT
            FORCEWT: u1,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
            padding22: u1,
            padding23: u1,
            padding24: u1,
            padding25: u1,
            padding26: u1,
            padding27: u1,
            padding28: u1,
        }), base_address + 0xc);

        /// address: 0xe000efa0
        /// AHB Slave Control register
        pub const AHBSCR = @intToPtr(*volatile Mmio(32, packed struct {
            /// CTL
            CTL: u2,
            /// TPRI
            TPRI: u9,
            /// INITCOUNT
            INITCOUNT: u5,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
        }), base_address + 0x10);

        /// address: 0xe000efa8
        /// Auxiliary Bus Fault Status
        /// register
        pub const ABFSR = @intToPtr(*volatile Mmio(32, packed struct {
            /// ITCM
            ITCM: u1,
            /// DTCM
            DTCM: u1,
            /// AHBP
            AHBP: u1,
            /// AXIM
            AXIM: u1,
            /// EPPB
            EPPB: u1,
            reserved0: u1,
            reserved1: u1,
            reserved2: u1,
            /// AXIMTYPE
            AXIMTYPE: u2,
            padding0: u1,
            padding1: u1,
            padding2: u1,
            padding3: u1,
            padding4: u1,
            padding5: u1,
            padding6: u1,
            padding7: u1,
            padding8: u1,
            padding9: u1,
            padding10: u1,
            padding11: u1,
            padding12: u1,
            padding13: u1,
            padding14: u1,
            padding15: u1,
            padding16: u1,
            padding17: u1,
            padding18: u1,
            padding19: u1,
            padding20: u1,
            padding21: u1,
        }), base_address + 0x18);
    };
};

const std = @import("std");

pub fn mmio(addr: usize, comptime size: u8, comptime PackedT: type) *volatile Mmio(size, PackedT) {
    return @intToPtr(*volatile Mmio(size, PackedT), addr);
}

pub fn Mmio(comptime size: u8, comptime PackedT: type) type {
    if ((size % 8) != 0)
        @compileError("size must be divisible by 8!");

    if (!std.math.isPowerOfTwo(size / 8))
        @compileError("size must encode a power of two number of bytes!");

    const IntT = std.meta.Int(.unsigned, size);

    if (@sizeOf(PackedT) != (size / 8))
        @compileError(std.fmt.comptimePrint("IntT and PackedT must have the same size!, they are {} and {} bytes respectively", .{ size / 8, @sizeOf(PackedT) }));

    return extern struct {
        const Self = @This();

        raw: IntT,

        pub const underlying_type = PackedT;

        pub inline fn read(addr: *volatile Self) PackedT {
            return @bitCast(PackedT, addr.raw);
        }

        pub inline fn write(addr: *volatile Self, val: PackedT) void {
            // This is a workaround for a compiler bug related to miscompilation
            // If the tmp var is not used, result location will fuck things up
            var tmp = @bitCast(IntT, val);
            addr.raw = tmp;
        }

        pub inline fn modify(addr: *volatile Self, fields: anytype) void {
            var val = read(addr);
            inline for (@typeInfo(@TypeOf(fields)).Struct.fields) |field| {
                @field(val, field.name) = @field(fields, field.name);
            }
            write(addr, val);
        }

        pub inline fn toggle(addr: *volatile Self, fields: anytype) void {
            var val = read(addr);
            inline for (@typeInfo(@TypeOf(fields)).Struct.fields) |field| {
                @field(val, @tagName(field.default_value.?)) = !@field(val, @tagName(field.default_value.?));
            }
            write(addr, val);
        }
    };
}

pub fn MmioInt(comptime size: u8, comptime T: type) type {
    return extern struct {
        const Self = @This();

        raw: std.meta.Int(.unsigned, size),

        pub inline fn read(addr: *volatile Self) T {
            return @truncate(T, addr.raw);
        }

        pub inline fn modify(addr: *volatile Self, val: T) void {
            const Int = std.meta.Int(.unsigned, size);
            const mask = ~@as(Int, (1 << @bitSizeOf(T)) - 1);

            var tmp = addr.raw;
            addr.raw = (tmp & mask) | val;
        }
    };
}

pub fn mmioInt(addr: usize, comptime size: usize, comptime T: type) *volatile MmioInt(size, T) {
    return @intToPtr(*volatile MmioInt(size, T), addr);
}

const InterruptVector = extern union {
    C: fn () callconv(.C) void,
    Naked: fn () callconv(.Naked) void,
    // Interrupt is not supported on arm
};

const unhandled = InterruptVector{
    .C = struct {
        fn tmp() callconv(.C) noreturn {
            @panic("unhandled interrupt");
        }
    }.tmp,
};
