Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/USER/Desktop/school_3/ppball/TEST_7_isim_beh.exe -prj C:/Users/USER/Desktop/school_3/ppball/TEST_7_beh.prj work.TEST_7 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/USER/Desktop/school_3/ppball/ppl.vhd" into library work
Parsing VHDL file "C:/Users/USER/Desktop/school_3/ppball/TEST_7.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ppl [ppl_default]
Compiling architecture behavior of entity test_7
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable C:/Users/USER/Desktop/school_3/ppball/TEST_7_isim_beh.exe
Fuse Memory Usage: 37136 KB
Fuse CPU Usage: 718 ms
