
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106116                       # Number of seconds simulated
sim_ticks                                106115946981                       # Number of ticks simulated
final_tick                               630943540518                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160638                       # Simulator instruction rate (inst/s)
host_op_rate                                   205884                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1982984                       # Simulator tick rate (ticks/s)
host_mem_usage                               67346500                       # Number of bytes of host memory used
host_seconds                                 53513.26                       # Real time elapsed on the host
sim_insts                                  8596284470                       # Number of instructions simulated
sim_ops                                   11017513945                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2722048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1003008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1282816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1822592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1936256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2713216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1917312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1278464                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14713856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4506112                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4506112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21266                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7836                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10022                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14239                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        15127                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        21197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        14979                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         9988                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                114952                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           35204                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                35204                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        45837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25651639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9452001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12088815                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17175477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        41012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18246607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     25568410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        39806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18068085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12047803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138658292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        45837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48249                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44630                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        41012                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45837                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        39806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48249                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             359456                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42464042                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42464042                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42464042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        45837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25651639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9452001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12088815                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17175477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        41012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18246607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     25568410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        39806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18068085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12047803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              181122334                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               254474694                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20723057                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16945734                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024655                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8609526                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8180731                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133964                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90076                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201257341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117583895                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20723057                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10314695                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24640028                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5873017                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3414872                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12374401                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2040843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233116240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208476212     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1331600      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2105636      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3361302      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1393488      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1561003      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1660937      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1090506      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12135556      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233116240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081435                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462065                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199446827                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5239834                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24563391                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62659                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3803526                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3399918                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          474                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143603109                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3061                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3803526                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199741793                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1678820                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2702405                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24335021                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       854670                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143530958                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18052                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        247483                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       324247                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27814                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199270337                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667676159                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667676159                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241825                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29028478                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36479                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20013                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2606610                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13676840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7353947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       221765                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1671519                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143356047                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36582                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135726368                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       166253                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18125979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40233986                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3376                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233116240                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582226                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.274106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175895751     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22963918      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12557977      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8557468      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8008340      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2306548      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1795450      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       611012      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       419776      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233116240                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31675     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         97977     38.69%     51.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       123596     48.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113701971     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2145319      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12543749      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7318868      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135726368                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533359                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             253248                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001866                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504988474                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161520108                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133544974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135979616                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       408594                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2440441                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1534                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       210929                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8476                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3803526                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1156225                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121372                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143392770                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13676840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7353947                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89278                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1534                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1185424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2338710                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133793492                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11797272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1932873                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19114387                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18826371                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7317115                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525763                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133546047                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133544974                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78080297                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        203991358                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524787                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382763                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574593                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20818445                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33206                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2067515                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229312714                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534530                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388063                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179544862     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24103522     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9385848      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5053720      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3785452      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2115461      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1303075      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165540      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2855234      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229312714                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574593                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379417                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236399                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595164                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448787                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2855234                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369849842                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290589838                       # The number of ROB writes
system.switch_cpus0.timesIdled                3242974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21358454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574593                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.544747                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.544747                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392966                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392966                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603351368                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185112851                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133936828                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus1.numCycles               254474694                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23136575                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19264797                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2101356                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8819210                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8459684                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2488625                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97552                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201293007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126924857                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23136575                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10948309                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26453429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5845649                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6312530                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12498445                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2008690                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237784212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.655914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.031563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       211330783     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1622655      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2043621      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3253479      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1370882      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1754025      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2046590      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          935019      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13427158      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237784212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090919                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498772                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200106407                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7613148                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26327538                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        12420                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3724698                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3520496                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          548                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155126928                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2291                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3724698                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200309446                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         647145                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6399962                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26137031                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       565922                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154170258                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         81293                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       395046                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    215338818                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    716932981                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    716932981                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180274650                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35064147                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37368                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19490                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1989355                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14421691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7548881                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84896                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1706072                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         150521400                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37500                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144451195                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       143402                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18180192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36941239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237784212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607489                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.328256                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    176580654     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     27913180     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11412311      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6395381      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8667500      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2668414      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2623566      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1411864      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       111342      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237784212                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         994880     79.08%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        134341     10.68%     89.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       128806     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121698206     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1974601      1.37%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17878      0.01%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13234645      9.16%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7525865      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144451195                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567645                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1258027                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008709                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    528088030                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168739788                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140694357                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145709222                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       106965                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2704817                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          698                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103376                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3724698                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         492643                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        62284                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    150558909                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       117449                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14421691                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7548881                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19489                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         54308                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          698                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1245469                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2425774                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141936144                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13020187                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2515050                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20545389                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20074234                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7525202                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557761                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140694794                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140694357                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84293862                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226424488                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552882                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372282                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104879472                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129235835                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21323676                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36061                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2119351                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    234059514                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.552149                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372644                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    179363136     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27718943     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10062993      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5018192      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4583241      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1926681      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1906319      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       908025      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2571984      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    234059514                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104879472                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129235835                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19162379                       # Number of memory references committed
system.switch_cpus1.commit.loads             11716874                       # Number of loads committed
system.switch_cpus1.commit.membars              17990                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18732446                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116354296                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2668684                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2571984                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           382046313                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          304843747                       # The number of ROB writes
system.switch_cpus1.timesIdled                3050203                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16690482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104879472                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129235835                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104879472                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.426354                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.426354                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.412141                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.412141                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       638660697                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196606067                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143489494                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36030                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus2.numCycles               254474694                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21039647                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17215370                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2062212                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8849781                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8295188                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2176504                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94105                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    202900128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             117587743                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21039647                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10471692                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24563943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5604602                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4318638                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12413528                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2063804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    235298352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.613773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.955925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       210734409     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1151148      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1823977      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2466209      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2536546      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2144390      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1197797      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1783880      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11459996      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    235298352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082679                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462080                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       200838166                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6398066                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24520207                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        26642                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3515268                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3462386                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     144311196                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1977                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3515268                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       201389850                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1360302                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3778022                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24002412                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1252495                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     144258069                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        170135                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       546679                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    201322034                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    671063857                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    671063857                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174801138                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        26520896                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36168                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18986                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3752855                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13514145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7320690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85776                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1709653                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         144084129                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36292                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136958125                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        18814                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15725874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37472484                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1635                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    235298352                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582062                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.272852                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    177330150     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23841567     10.13%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12086002      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9105603      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7147498      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2888025      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1824389      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       949650      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       125468      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    235298352                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          25719     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         83402     36.59%     47.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       118786     52.12%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115192412     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2039195      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17181      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12412288      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7297049      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136958125                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538199                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             227907                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    509461323                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    159846854                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134895093                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137186032                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       277029                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2158499                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          562                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        96569                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3515268                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1077322                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       121876                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    144120567                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        52964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13514145                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7320690                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18987                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        103098                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          562                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1203316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1154146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2357462                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135058895                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11680495                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1899230                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18977268                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19200830                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7296773                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.530736                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134895347                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134895093                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77435589                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        208635629                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530092                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371152                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101897324                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125383397                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18737193                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34657                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2088211                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    231783084                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540951                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.390067                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    180364939     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25476503     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9635405      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4585271      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3863610      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2220984      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1946538      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       876989      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2812845      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    231783084                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101897324                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125383397                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18579767                       # Number of memory references committed
system.switch_cpus2.commit.loads             11355646                       # Number of loads committed
system.switch_cpus2.commit.membars              17290                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18080350                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112969047                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2581909                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2812845                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           373090127                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          291756504                       # The number of ROB writes
system.switch_cpus2.timesIdled                3076024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19176342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101897324                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125383397                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101897324                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.497364                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.497364                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400422                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400422                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       607886381                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      187921827                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133776940                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34626                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus3.numCycles               254474692                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20815594                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17073249                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2036925                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8609258                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8141295                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2134558                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91189                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    198686267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             118295816                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20815594                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10275853                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26027009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5773578                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5951370                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12237325                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2021478                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234369659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.968691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       208342650     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2816885      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3270269      1.40%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1792982      0.77%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2078987      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1135358      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          769659      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2013146      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12149723      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234369659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081798                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464863                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       197086882                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7581393                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25818897                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       196496                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3685989                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3375472                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        19019                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     144404846                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        94119                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3685989                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       197393385                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2752446                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3962183                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25721836                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       853818                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144316503                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          221                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        224303                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       397255                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    200584221                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    671976600                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    671976600                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171389111                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29195110                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37705                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20990                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2285752                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13767707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7505669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       199120                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1663348                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         144102177                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37788                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136201665                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       184580                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17941598                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     41493948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234369659                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581140                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270264                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    176966190     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23096860      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12402139      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8590608      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7505282      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3841010      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       919717      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       598601      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       449252      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234369659                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35817     12.20%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        125613     42.79%     54.99% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       132153     45.01%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114014804     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2131050      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16690      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12587584      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7451537      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136201665                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.535227                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             293583                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002156                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    507251152                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162082855                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    133960199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136495248                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       345550                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2411421                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          886                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1295                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       158024                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8341                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3685989                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2250277                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       148315                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    144140087                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        56136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13767707                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7505669                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20974                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        104731                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1295                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1181187                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1144031                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2325218                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    134206132                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11826393                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1995533                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19276046                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18782284                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7449653                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527385                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133962404                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            133960199                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         79636492                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208552695                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526419                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381853                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100643959                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123477962                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20663340                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33661                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2048716                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    230683670                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535270                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354413                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    180245601     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23390436     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9797286      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5891234      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4079540      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2633410      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1367131      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1101000      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2178032      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    230683670                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100643959                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123477962                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18703931                       # Number of memory references committed
system.switch_cpus3.commit.loads             11356286                       # Number of loads committed
system.switch_cpus3.commit.membars              16794                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17671798                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111320363                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2512175                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2178032                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           372646264                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          291968666                       # The number of ROB writes
system.switch_cpus3.timesIdled                3041665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20105033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100643959                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123477962                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100643959                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.528465                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.528465                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395497                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395497                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       605415337                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185941083                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      134778421                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33630                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus4.numCycles               254474694                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19374144                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17300914                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1546598                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12979621                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12654833                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1163675                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        46957                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    204876915                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             110030321                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19374144                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13818508                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24538263                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5060282                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       2907494                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12394609                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1518069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    235827706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.522754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.764608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       211289443     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3738675      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1890049      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3703447      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1188429      0.50%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3430311      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          541044      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          871233      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         9175075      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    235827706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076134                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432382                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       202450571                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5380948                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24489703                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19597                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3486883                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1828046                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18127                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     123084829                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        34250                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3486883                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       202723314                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3220075                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1334047                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24241157                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       822226                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     122914458                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         94767                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       654801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    161097067                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    557069961                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    557069961                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    130740681                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30356360                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16498                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8345                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1794299                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     22174513                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3599351                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        23019                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       818353                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         122281188                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        114536065                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        74254                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21976363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     45053558                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    235827706                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.485677                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.098049                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    185582220     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15854294      6.72%     85.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     16789735      7.12%     92.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9763033      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5025829      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1258244      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1490619      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        34904      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        28828      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    235827706                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         192304     57.52%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         77334     23.13%     80.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        64704     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     89814497     78.42%     78.42% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       897948      0.78%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8153      0.01%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     20246719     17.68%     96.88% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3568748      3.12%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     114536065                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450088                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             334342                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002919                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    465308432                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    144274417                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    111629738                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     114870407                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        88991                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4502805                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        81837                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3486883                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2154211                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       102874                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    122297835                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        15735                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     22174513                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3599351                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8344                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         40846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1923                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1046466                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       592589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1639055                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    113083090                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19954665                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1452975                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            23523211                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17190316                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3568546                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.444379                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             111654828                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            111629738                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         67556665                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        147122330                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.438667                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.459187                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     88970482                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    100163243                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     22138954                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1536903                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    232340823                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431105                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.301959                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    195045242     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14652057      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9416282      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2961709      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4921040      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       957969      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       607830      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       557042      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3221652      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    232340823                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     88970482                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     100163243                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21189219                       # Number of memory references committed
system.switch_cpus4.commit.loads             17671705                       # Number of loads committed
system.switch_cpus4.commit.membars               8204                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          15368397                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         87533227                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1252159                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3221652                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           351421030                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          248094110                       # The number of ROB writes
system.switch_cpus4.timesIdled                4551070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               18646988                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           88970482                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            100163243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     88970482                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.860215                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.860215                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.349624                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.349624                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       525643304                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      145452304                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      130728326                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16430                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus5.numCycles               254474694                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        20718746                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16942229                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2025698                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8621615                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8180900                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2133776                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        89757                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    201285307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             117552339                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           20718746                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10314676                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24636085                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5872346                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3410106                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12375748                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2042193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    233133667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       208497582     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1331543      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2108297      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3362877      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1390636      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1559283      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1659377      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1089577      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12134495      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    233133667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081418                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461941                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199470180                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5239954                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24559759                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        62067                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3801704                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3399083                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          466                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     143567018                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3038                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3801704                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199766830                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1674257                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2703343                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24329165                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       858363                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     143493723                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        18094                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        246334                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       325742                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        29574                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    199223038                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    667503375                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    667503375                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    170230589                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28992442                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        36542                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20080                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2613772                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13676496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7351786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       221700                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1670117                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         143318590                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36638                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        135707414                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       166397                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18086516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     40154357                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3437                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    233133667                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582101                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274002                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    175919401     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     22962203      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12558339      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8555800      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8007520      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2302285      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1797704      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       609916      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       420499      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    233133667                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          31638     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         97905     38.67%     51.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       123646     48.84%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    113686740     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2143924      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        16460      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12543678      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7316612      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     135707414                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533285                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             253189                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001866                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    504968081                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    161443249                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    133522959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     135960603                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       408004                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2440829                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          342                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1540                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       209237                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8465                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3801704                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1153493                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       121333                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    143355372                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         8963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13676496                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7351786                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20055                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         89307                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1540                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1186430                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1152908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2339338                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133771278                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11794902                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1936136                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19109799                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        18823436                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7314897                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525676                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133523998                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            133522959                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         78062621                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        203945798                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524700                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382762                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     99993348                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    122566532                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20789059                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        33201                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2068685                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    229331963                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534450                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387992                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    179568013     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     24101812     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9384921      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5052820      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3785298      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2115142      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1303801      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1164538      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2855618      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    229331963                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     99993348                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     122566532                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18378214                       # Number of memory references committed
system.switch_cpus5.commit.loads             11235665                       # Number of loads committed
system.switch_cpus5.commit.membars              16564                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17594045                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        110441501                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2489924                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2855618                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           369831260                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          290513118                       # The number of ROB writes
system.switch_cpus5.timesIdled                3243087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               21341027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           99993348                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            122566532                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     99993348                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.544916                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.544916                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392940                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392940                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       603251377                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      185086887                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      133901006                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         33170                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               254474694                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19381878                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17307069                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1546658                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups     12984920                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits        12656815                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1164609                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46822                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    204896445                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             110067072                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19381878                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     13821424                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24546790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5060825                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       2901012                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles           45                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         12396611                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1518329                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    235849796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.522890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.764846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       211303006     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3740720      1.59%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1891268      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3703838      1.57%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1188196      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3430665      1.45%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          541361      0.23%     95.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          871562      0.37%     96.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         9179180      3.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    235849796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.076164                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.432527                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       202462776                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5381814                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24498132                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        19720                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3487350                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1829239                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18149                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     123128275                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        34326                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3487350                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       202735890                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3216911                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1336593                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24249886                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       823162                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     122958815                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          155                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         95129                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       655345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    161160753                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    557274252                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    557274252                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    130788270                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        30372483                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16506                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8349                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1795282                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     22178341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      3601561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        23369                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       817147                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         122324046                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        114575728                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        74390                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     21984008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     45069308                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          112                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    235849796                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.485800                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.098240                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    185592446     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     15856196      6.72%     85.41% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     16790013      7.12%     92.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9769321      4.14%     96.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      5025538      2.13%     98.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      1260944      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1491588      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        34857      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        28893      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    235849796                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         192404     57.51%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         77410     23.14%     80.65% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        64743     19.35%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     89847486     78.42%     78.42% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       898465      0.78%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8157      0.01%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     20250781     17.67%     96.88% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      3570839      3.12%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     114575728                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.450244                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             334557                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002920                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    465410199                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    144324903                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    111668599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     114910285                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        91134                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      4501327                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        82572                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3487350                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2149632                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       102843                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    122340705                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        15604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     22178341                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      3601561                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8346                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         40475                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents         1884                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1045602                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       593644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1639246                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    113120564                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     19957689                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1455164                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            23528329                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17196579                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           3570640                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.444526                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             111693906                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            111668599                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         67582887                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        147196464                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.438820                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.459134                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     89001298                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    100198840                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22146313                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16451                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1536951                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    232362446                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.431218                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.302186                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    195056107     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     14654995      6.31%     90.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9420302      4.05%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      2962213      1.27%     95.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4922834      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       956956      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       607679      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       556468      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3224892      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    232362446                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     89001298                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     100198840                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21196003                       # Number of memory references committed
system.switch_cpus6.commit.loads             17677014                       # Number of loads committed
system.switch_cpus6.commit.membars               8208                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          15373748                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         87564609                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1252677                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3224892                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           351482369                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          248180418                       # The number of ROB writes
system.switch_cpus6.timesIdled                4551221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               18624898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           89001298                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            100198840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     89001298                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.859225                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.859225                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.349745                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.349745                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       525815578                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      145507250                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      130771005                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16434                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus7.numCycles               254474682                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21030134                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17205672                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2062061                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8872327                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8286647                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2176566                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        93902                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    202932716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             117553699                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21030134                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10463213                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24545475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5601212                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4311477                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12413682                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2063606                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    235302066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.955857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       210756591     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1140701      0.48%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1814825      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2466029      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2536000      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2143317      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1198243      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1795358      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11451002      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    235302066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082641                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.461947                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       200870324                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6391215                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24501742                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        26759                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3512023                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3462766                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     144285365                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1979                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3512023                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       201414874                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1356841                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3774931                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23990976                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1252418                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     144239624                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          166                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        170655                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       546324                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    201293074                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    670971907                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    670971907                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    174817899                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26475031                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        36130                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18942                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3749941                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13509691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7321573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        85886                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1675666                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         144084487                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        36258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        136985147                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18814                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15686994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37363798                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1597                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    235302066                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582167                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273253                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    177358484     75.37%     75.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23811869     10.12%     85.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12066739      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9111137      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7163483      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2890455      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1824697      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       949616      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       125586      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    235302066                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25560     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         83425     36.60%     47.82% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       118926     52.18%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    115219291     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2039221      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17183      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12411537      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7297915      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     136985147                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538306                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             227911                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    509519085                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    159808306                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    134926035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     137213058                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       276977                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2152926                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          570                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        96724                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3512023                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1073497                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       121782                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    144120887                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13509691                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7321573                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18946                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        103073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          570                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1204894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1151934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2356828                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    135085766                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11677563                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1899381                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18975181                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19200937                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7297618                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530842                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             134926283                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            134926035                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77438399                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        208669511                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530214                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371105                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    101907178                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    125395521                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18725289                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34661                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2088061                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    231790043                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540988                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.390468                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    180387956     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25458326     10.98%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9637275      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4587095      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3852208      1.66%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2219957      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1954133      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       876799      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2816294      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    231790043                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    101907178                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     125395521                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18581593                       # Number of memory references committed
system.switch_cpus7.commit.loads             11356753                       # Number of loads committed
system.switch_cpus7.commit.membars              17292                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          18082080                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112979999                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2582164                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2816294                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           373093857                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          291753810                       # The number of ROB writes
system.switch_cpus7.timesIdled                3076267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19172616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          101907178                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            125395521                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    101907178                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.497122                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.497122                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400461                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400461                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       607997462                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      187952599                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133744632                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         34630                       # number of misc regfile writes
system.l2.replacements                         114966                       # number of replacements
system.l2.tagsinuse                      32764.257325                       # Cycle average of tags in use
system.l2.total_refs                          1701283                       # Total number of references to valid blocks.
system.l2.sampled_refs                         147732                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.516009                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           223.822264                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.773355                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3533.770798                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.228573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1695.281703                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.308725                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2200.085225                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.014938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3071.240270                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.989268                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3186.559581                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      9.241403                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3522.025167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.268770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3151.733225                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      9.026178                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2177.650694                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1494.051074                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            866.555887                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1026.700790                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1345.020212                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1314.827886                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1500.052925                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1332.903593                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1050.124818                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006831                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.107842                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000282                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.051736                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.067141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.093727                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000274                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.097246                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000282                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.107484                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000222                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.096183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.066457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.045595                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.026445                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.031332                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.041047                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.040125                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.045778                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.040677                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.032047                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999886                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        51573                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28941                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        31497                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        42230                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        40462                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        51630                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        40583                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        31533                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  318462                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            90081                       # number of Writeback hits
system.l2.Writeback_hits::total                 90081                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           74                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1101                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        51710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        31651                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42386                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        40535                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        51767                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        40657                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        31692                       # number of demand (read+write) hits
system.l2.demand_hits::total                   319563                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        51710                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29152                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        31651                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42386                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        40535                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        51767                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        40657                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        31692                       # number of overall hits
system.l2.overall_hits::total                  319563                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21266                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7836                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10022                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14234                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        15127                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        21197                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        14979                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         9988                       # number of ReadReq misses
system.l2.ReadReq_misses::total                114947                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21266                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7836                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10022                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        15127                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        21197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        14979                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         9988                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114952                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21266                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7836                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10022                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14239                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        15127                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        21197                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        14979                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         9988                       # number of overall misses
system.l2.overall_misses::total                114952                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5683209                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3492158572                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5477370                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1292179428                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6268729                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1645757596                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5658647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2348722289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5198473                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2466516161                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5927083                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3475766697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5021792                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2442710493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6021230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1638561517                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     18847629286                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       752715                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        752715                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5683209                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3492158572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5477370                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1292179428                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6268729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1645757596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5658647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2349475004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5198473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2466516161                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5927083                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3475766697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5021792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2442710493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6021230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1638561517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18848382001                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5683209                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3492158572                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5477370                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1292179428                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6268729                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1645757596                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5658647                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2349475004                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5198473                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2466516161                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5927083                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3475766697                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5021792                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2442710493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6021230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1638561517                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18848382001                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72839                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36777                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        56464                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        55589                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        72827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        55562                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        41521                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              433409                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        90081                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             90081                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          161                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           73                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           74                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1106                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72976                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36988                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41673                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        56625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        55662                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        72964                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        55636                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        41680                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               434515                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72976                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36988                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41673                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        56625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        55662                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        72964                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        55636                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        41680                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              434515                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.291959                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.213068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.241383                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.252090                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.272122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.291060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.269591                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.240553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.265216                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.031056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004521                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.291411                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.211852                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.240491                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.251461                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.271765                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.290513                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.269232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.239635                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264552                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.291411                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.211852                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.240491                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.251461                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.271765                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.290513                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.269232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.239635                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264552                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 149558.131579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164213.231073                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 144141.315789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164902.938744                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 156718.225000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164214.487727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152936.405405                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165007.888787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152896.264706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 163053.887816                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 155975.868421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163974.463226                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152175.515152                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 163075.672141                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150530.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164053.015318                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 163967.996433                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       150543                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       150543                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 149558.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164213.231073                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 144141.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164902.938744                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 156718.225000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164214.487727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152936.405405                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165002.809467                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152896.264706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 163053.887816                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 155975.868421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163974.463226                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152175.515152                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 163075.672141                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150530.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164053.015318                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163967.412494                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 149558.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164213.231073                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 144141.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164902.938744                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 156718.225000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164214.487727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152936.405405                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165002.809467                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152896.264706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 163053.887816                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 155975.868421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163974.463226                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152175.515152                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 163075.672141                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150530.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164053.015318                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163967.412494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                35204                       # number of writebacks
system.l2.writebacks::total                     35204                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21266                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7836                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10022                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        15127                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        21197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        14979                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         9988                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           114947                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        15127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        21197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        14979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         9988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        15127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        21197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        14979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         9988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114952                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3469553                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2253444215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3266620                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    835798343                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3944769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1062081512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3504067                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1519550765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3221031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1585075104                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3711908                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2241120990                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3102085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1569904758                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3692706                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1056840100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12151728526                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       461962                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       461962                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3469553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2253444215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3266620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    835798343                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3944769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1062081512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3504067                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1520012727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3221031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1585075104                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3711908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2241120990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3102085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1569904758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3692706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1056840100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12152190488                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3469553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2253444215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3266620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    835798343                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3944769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1062081512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3504067                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1520012727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3221031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1585075104                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3711908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2241120990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3102085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1569904758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3692706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1056840100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12152190488                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291959                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.241383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.252090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.272122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.291060                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.269591                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.240553                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.265216                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.031056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004521                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.291411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.211852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.240491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.251461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.271765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.290513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.269232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.239635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264552                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.291411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.211852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.240491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.251461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.271765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.290513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.269232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.239635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264552                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 91304.026316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105964.648500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 85963.684211                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106661.350562                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 98619.225000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105975.006186                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94704.513514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106755.006674                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94736.205882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 104784.498182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97681.789474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105728.215785                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94002.575758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104807.047066                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92317.650000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105810.983180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105715.925827                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 92392.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92392.400000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 91304.026316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105964.648500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 85963.684211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106661.350562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 98619.225000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105975.006186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94704.513514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106749.963270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94736.205882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 104784.498182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97681.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 105728.215785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94002.575758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104807.047066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92317.650000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105810.983180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105715.346301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 91304.026316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105964.648500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 85963.684211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106661.350562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 98619.225000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105975.006186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94704.513514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106749.963270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94736.205882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 104784.498182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97681.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 105728.215785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94002.575758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104807.047066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92317.650000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105810.983180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105715.346301                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.499268                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012382401                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1913766.353497                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.499268                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.060095                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.845351                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12374352                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12374352                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12374352                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12374352                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12374352                       # number of overall hits
system.cpu0.icache.overall_hits::total       12374352                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7665959                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7665959                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7665959                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7665959                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7665959                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7665959                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12374401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12374401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12374401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12374401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12374401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12374401                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156448.142857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156448.142857                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156448.142857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156448.142857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156448.142857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156448.142857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6122264                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6122264                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6122264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6122264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6122264                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6122264                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156981.128205                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156981.128205                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156981.128205                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156981.128205                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156981.128205                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156981.128205                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72976                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180702624                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73232                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2467.536378                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.201652                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.798348                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914850                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085150                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8580041                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8580041                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108672                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108672                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19821                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19821                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16588                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16588                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15688713                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15688713                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15688713                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15688713                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       185197                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       185197                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          829                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          829                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       186026                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        186026                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       186026                       # number of overall misses
system.cpu0.dcache.overall_misses::total       186026                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20806486909                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20806486909                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     70848376                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     70848376                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20877335285                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20877335285                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20877335285                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20877335285                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8765238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8765238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16588                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16588                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15874739                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15874739                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15874739                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15874739                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021129                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021129                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000117                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011718                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011718                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011718                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011718                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112347.861515                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112347.861515                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85462.455971                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85462.455971                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112228.050299                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112228.050299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112228.050299                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112228.050299                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13613                       # number of writebacks
system.cpu0.dcache.writebacks::total            13613                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       112358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       112358                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          692                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          692                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       113050                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       113050                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       113050                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       113050                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72839                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72976                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72976                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72976                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72976                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7107229796                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7107229796                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9126152                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9126152                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7116355948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7116355948                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7116355948                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7116355948                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004597                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004597                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 97574.510853                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97574.510853                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66614.248175                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66614.248175                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 97516.388237                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97516.388237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 97516.388237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97516.388237                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               493.901886                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009860913                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2040123.056566                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.901886                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062343                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.791509                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12498393                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12498393                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12498393                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12498393                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12498393                       # number of overall hits
system.cpu1.icache.overall_hits::total       12498393                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7562641                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7562641                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7562641                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7562641                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7562641                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7562641                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12498445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12498445                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12498445                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12498445                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12498445                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12498445                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 145435.403846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 145435.403846                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 145435.403846                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 145435.403846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 145435.403846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 145435.403846                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6007867                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6007867                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6007867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6007867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6007867                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6007867                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 150196.675000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 150196.675000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 150196.675000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 150196.675000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 150196.675000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 150196.675000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36988                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163777388                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37244                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4397.416711                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.158651                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.841349                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910776                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089224                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9969861                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9969861                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7406981                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7406981                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19195                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19195                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18015                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18015                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17376842                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17376842                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17376842                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17376842                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        94846                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94846                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2127                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2127                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        96973                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         96973                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        96973                       # number of overall misses
system.cpu1.dcache.overall_misses::total        96973                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9361792249                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9361792249                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    138747826                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    138747826                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9500540075                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9500540075                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9500540075                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9500540075                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10064707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10064707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7409108                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7409108                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18015                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18015                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17473815                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17473815                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17473815                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17473815                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009424                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000287                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000287                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005550                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005550                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005550                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005550                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98705.187873                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98705.187873                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 65231.700047                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65231.700047                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97970.982387                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97970.982387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97970.982387                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97970.982387                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        88960                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        11120                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8155                       # number of writebacks
system.cpu1.dcache.writebacks::total             8155                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58069                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58069                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1916                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1916                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        59985                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        59985                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        59985                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        59985                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36777                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36777                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          211                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36988                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36988                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3267176079                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3267176079                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     15577679                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     15577679                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3282753758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3282753758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3282753758                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3282753758                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88837.482095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88837.482095                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73827.862559                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73827.862559                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88751.858927                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88751.858927                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88751.858927                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88751.858927                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.968990                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006676582                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943391.084942                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.968990                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.067258                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.828476                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12413480                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12413480                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12413480                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12413480                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12413480                       # number of overall hits
system.cpu2.icache.overall_hits::total       12413480                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8195475                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8195475                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8195475                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8195475                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8195475                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8195475                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12413528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12413528                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12413528                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12413528                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12413528                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12413528                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 170739.062500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 170739.062500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 170739.062500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 170739.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 170739.062500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 170739.062500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7195548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7195548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7195548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7195548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7195548                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7195548                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 167338.325581                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 167338.325581                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 167338.325581                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 167338.325581                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 167338.325581                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 167338.325581                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41673                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165991130                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41929                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3958.862124                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.522720                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.477280                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912198                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087802                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8542115                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8542115                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7189961                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7189961                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18858                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18858                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17313                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17313                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15732076                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15732076                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15732076                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15732076                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133274                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133274                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          903                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          903                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       134177                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        134177                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       134177                       # number of overall misses
system.cpu2.dcache.overall_misses::total       134177                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15148685290                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15148685290                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     76814011                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     76814011                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  15225499301                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15225499301                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  15225499301                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15225499301                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8675389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8675389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7190864                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7190864                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18858                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17313                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17313                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15866253                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15866253                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15866253                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15866253                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015362                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000126                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008457                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008457                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008457                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008457                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113665.720921                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113665.720921                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85065.349945                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85065.349945                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113473.242814                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113473.242814                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113473.242814                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113473.242814                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8829                       # number of writebacks
system.cpu2.dcache.writebacks::total             8829                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        91755                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        91755                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          749                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          749                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        92504                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        92504                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        92504                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        92504                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41519                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41519                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          154                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41673                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41673                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41673                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41673                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3817081414                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3817081414                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10063555                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10063555                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3827144969                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3827144969                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3827144969                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3827144969                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002627                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002627                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91935.774320                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91935.774320                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65347.759740                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65347.759740                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91837.519953                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91837.519953                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91837.519953                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91837.519953                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.493839                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007799724                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1938076.392308                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.493839                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058484                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.830920                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12237278                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12237278                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12237278                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12237278                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12237278                       # number of overall hits
system.cpu3.icache.overall_hits::total       12237278                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7340565                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7340565                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7340565                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7340565                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7340565                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7340565                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12237325                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12237325                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12237325                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12237325                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12237325                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12237325                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 156182.234043                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 156182.234043                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 156182.234043                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 156182.234043                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 156182.234043                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 156182.234043                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6090702                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6090702                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6090702                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6090702                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6090702                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6090702                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 160281.631579                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 160281.631579                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 160281.631579                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 160281.631579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 160281.631579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 160281.631579                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 56625                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172066954                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 56881                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3025.033913                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.871025                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.128975                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913559                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086441                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8629760                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8629760                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7307782                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7307782                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17763                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17763                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16815                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16815                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15937542                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15937542                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15937542                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15937542                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       193018                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       193018                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3855                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3855                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       196873                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        196873                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       196873                       # number of overall misses
system.cpu3.dcache.overall_misses::total       196873                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23046304844                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23046304844                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    483568290                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    483568290                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23529873134                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23529873134                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23529873134                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23529873134                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8822778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8822778                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7311637                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7311637                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16815                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16815                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16134415                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16134415                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16134415                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16134415                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021877                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021877                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000527                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000527                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012202                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012202                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012202                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012202                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 119399.770198                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 119399.770198                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 125439.245136                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 125439.245136                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 119518.030070                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 119518.030070                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 119518.030070                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 119518.030070                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22277                       # number of writebacks
system.cpu3.dcache.writebacks::total            22277                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       136554                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       136554                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3694                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3694                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       140248                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       140248                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       140248                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       140248                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56464                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56464                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          161                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        56625                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        56625                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        56625                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        56625                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5282886437                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5282886437                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     10986129                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10986129                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5293872566                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5293872566                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5293872566                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5293872566                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006400                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003510                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003510                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003510                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003510                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93562.029559                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93562.029559                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68236.826087                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68236.826087                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93490.023241                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93490.023241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93490.023241                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93490.023241                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               558.756220                       # Cycle average of tags in use
system.cpu4.icache.total_refs               926213112                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1648066.035587                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.699785                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.056434                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.054006                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841437                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.895443                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12394565                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12394565                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12394565                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12394565                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12394565                       # number of overall hits
system.cpu4.icache.overall_hits::total       12394565                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6948811                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6948811                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6948811                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6948811                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6948811                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6948811                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12394609                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12394609                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12394609                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12394609                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12394609                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12394609                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 157927.522727                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 157927.522727                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 157927.522727                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 157927.522727                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 157927.522727                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 157927.522727                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5597198                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5597198                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5597198                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5597198                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5597198                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5597198                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 159919.942857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 159919.942857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 159919.942857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 159919.942857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 159919.942857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 159919.942857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 55662                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               223849985                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 55918                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4003.182964                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   202.335641                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    53.664359                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.790374                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.209626                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     18230561                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       18230561                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3500551                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3500551                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8271                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8271                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8215                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8215                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     21731112                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        21731112                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     21731112                       # number of overall hits
system.cpu4.dcache.overall_hits::total       21731112                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       188893                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       188893                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          350                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          350                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       189243                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        189243                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       189243                       # number of overall misses
system.cpu4.dcache.overall_misses::total       189243                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  20101680127                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  20101680127                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     30824804                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     30824804                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  20132504931                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  20132504931                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  20132504931                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  20132504931                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     18419454                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     18419454                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3500901                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3500901                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8215                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8215                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     21920355                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21920355                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     21920355                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21920355                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010255                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010255                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008633                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008633                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008633                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008633                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 106418.343332                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 106418.343332                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 88070.868571                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 88070.868571                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 106384.410155                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 106384.410155                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 106384.410155                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 106384.410155                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7126                       # number of writebacks
system.cpu4.dcache.writebacks::total             7126                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       133304                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       133304                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          277                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       133581                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       133581                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       133581                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       133581                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        55589                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        55589                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           73                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        55662                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        55662                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        55662                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        55662                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5285421545                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5285421545                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4848249                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4848249                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5290269794                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5290269794                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5290269794                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5290269794                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003018                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002539                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002539                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95080.349440                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95080.349440                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66414.369863                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66414.369863                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 95042.754375                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 95042.754375                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 95042.754375                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 95042.754375                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               527.965196                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1012383746                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1913768.896030                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.965196                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060842                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846098                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12375697                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12375697                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12375697                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12375697                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12375697                       # number of overall hits
system.cpu5.icache.overall_hits::total       12375697                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8092171                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8092171                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8092171                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8092171                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8092171                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8092171                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12375748                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12375748                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12375748                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12375748                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12375748                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12375748                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 158670.019608                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 158670.019608                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 158670.019608                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 158670.019608                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 158670.019608                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 158670.019608                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6414243                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6414243                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6414243                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6414243                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6414243                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6414243                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 164467.769231                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 164467.769231                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 164467.769231                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 164467.769231                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 164467.769231                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 164467.769231                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 72964                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180700867                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 73220                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2467.916785                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.198356                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.801644                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914837                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085163                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8578719                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8578719                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7108208                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7108208                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19853                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19853                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        16585                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        16585                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15686927                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15686927                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15686927                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15686927                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       184886                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       184886                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          828                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          828                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       185714                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        185714                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       185714                       # number of overall misses
system.cpu5.dcache.overall_misses::total       185714                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  20778451495                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  20778451495                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     70381127                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     70381127                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20848832622                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20848832622                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20848832622                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20848832622                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8763605                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8763605                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7109036                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7109036                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        16585                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        16585                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15872641                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15872641                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15872641                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15872641                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021097                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021097                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011700                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011700                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011700                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011700                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 112385.207614                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 112385.207614                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85001.361111                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85001.361111                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 112263.117600                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 112263.117600                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 112263.117600                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 112263.117600                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13894                       # number of writebacks
system.cpu5.dcache.writebacks::total            13894                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       112059                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       112059                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          691                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          691                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       112750                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       112750                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       112750                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       112750                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        72827                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        72827                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          137                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        72964                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        72964                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        72964                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        72964                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7095410133                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7095410133                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9053931                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9053931                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7104464064                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7104464064                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7104464064                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7104464064                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 97428.290785                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 97428.290785                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66087.087591                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66087.087591                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 97369.443342                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 97369.443342                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 97369.443342                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 97369.443342                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               557.808122                       # Cycle average of tags in use
system.cpu6.icache.total_refs               926215115                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1651007.335116                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    32.672252                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.135870                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.052359                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841564                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893923                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12396568                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12396568                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12396568                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12396568                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12396568                       # number of overall hits
system.cpu6.icache.overall_hits::total       12396568                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6538085                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6538085                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6538085                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6538085                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6538085                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6538085                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12396611                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12396611                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12396611                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12396611                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12396611                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12396611                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152048.488372                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152048.488372                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152048.488372                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152048.488372                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152048.488372                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152048.488372                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5412146                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5412146                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5412146                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5412146                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5412146                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5412146                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159180.764706                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159180.764706                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159180.764706                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159180.764706                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159180.764706                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159180.764706                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 55636                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               223851703                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 55892                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4005.075914                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   201.939998                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    54.060002                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.788828                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.211172                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     18230820                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       18230820                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      3502012                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       3502012                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8267                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8267                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8217                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8217                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     21732832                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        21732832                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     21732832                       # number of overall hits
system.cpu6.dcache.overall_hits::total       21732832                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       188700                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       188700                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          358                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          358                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       189058                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        189058                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       189058                       # number of overall misses
system.cpu6.dcache.overall_misses::total       189058                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  20045388573                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  20045388573                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     31013054                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     31013054                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  20076401627                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  20076401627                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  20076401627                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  20076401627                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     18419520                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     18419520                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      3502370                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      3502370                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8217                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8217                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     21921890                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     21921890                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     21921890                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     21921890                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010245                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010245                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008624                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008624                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008624                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008624                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106228.874261                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106228.874261                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86628.642458                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86628.642458                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106191.759286                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106191.759286                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106191.759286                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106191.759286                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7267                       # number of writebacks
system.cpu6.dcache.writebacks::total             7267                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       133138                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       133138                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          284                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       133422                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       133422                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       133422                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       133422                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        55562                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        55562                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           74                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        55636                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        55636                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        55636                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        55636                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5269435171                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5269435171                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      4861268                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      4861268                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5274296439                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5274296439                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5274296439                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5274296439                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002538                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002538                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94838.831774                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94838.831774                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65692.810811                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65692.810811                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94800.065407                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94800.065407                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94800.065407                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94800.065407                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.949754                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1006676734                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1943391.378378                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.949754                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067227                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828445                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12413632                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12413632                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12413632                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12413632                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12413632                       # number of overall hits
system.cpu7.icache.overall_hits::total       12413632                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8014458                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8014458                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8014458                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8014458                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8014458                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8014458                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12413682                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12413682                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12413682                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12413682                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12413682                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12413682                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160289.160000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160289.160000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160289.160000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160289.160000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160289.160000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160289.160000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6807045                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6807045                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6807045                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6807045                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6807045                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6807045                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 158303.372093                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 158303.372093                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 158303.372093                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 158303.372093                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 158303.372093                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 158303.372093                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 41680                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               165988545                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41936                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3958.139665                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.522604                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.477396                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912198                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087802                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8538900                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8538900                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7190635                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7190635                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18812                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18812                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17315                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17315                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15729535                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15729535                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15729535                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15729535                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       133406                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       133406                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          945                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          945                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       134351                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        134351                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       134351                       # number of overall misses
system.cpu7.dcache.overall_misses::total       134351                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  15117149327                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  15117149327                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     80327136                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     80327136                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  15197476463                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  15197476463                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  15197476463                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  15197476463                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8672306                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8672306                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7191580                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7191580                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17315                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17315                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15863886                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15863886                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15863886                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15863886                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015383                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015383                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008469                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008469                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008469                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008469                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113316.862263                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113316.862263                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85002.260317                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85002.260317                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113117.702607                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113117.702607                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113117.702607                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113117.702607                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8920                       # number of writebacks
system.cpu7.dcache.writebacks::total             8920                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        91885                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        91885                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          786                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          786                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        92671                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        92671                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        92671                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        92671                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        41521                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        41521                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          159                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        41680                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        41680                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        41680                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        41680                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3808766127                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3808766127                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     10367691                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     10367691                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3819133818                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3819133818                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3819133818                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3819133818                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004788                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004788                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91731.078900                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91731.078900                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65205.603774                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65205.603774                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91629.890067                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91629.890067                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91629.890067                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91629.890067                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
