*.out
*.vcd
*.pdf
impl/
*.user
lib/misc-verilog-cores/
