
Ruthless RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000104cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009d8  0801066c  0801066c  0002066c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011044  08011044  00030700  2**0
                  CONTENTS
  4 .ARM          00000008  08011044  08011044  00021044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801104c  0801104c  00030700  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801104c  0801104c  0002104c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011050  08011050  00021050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000700  20000000  08011054  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008b68  20000700  08011754  00030700  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009268  08011754  00039268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028721  00000000  00000000  00030730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a52  00000000  00000000  00058e51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002158  00000000  00000000  0005e8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f18  00000000  00000000  00060a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d8f4  00000000  00000000  00062918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027a74  00000000  00000000  0008020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f08d  00000000  00000000  000a7c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00146d0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000919c  00000000  00000000  00146d60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000700 	.word	0x20000700
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010654 	.word	0x08010654

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000704 	.word	0x20000704
 80001dc:	08010654 	.word	0x08010654

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2uiz>:
 800085c:	004a      	lsls	r2, r1, #1
 800085e:	d211      	bcs.n	8000884 <__aeabi_d2uiz+0x28>
 8000860:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000864:	d211      	bcs.n	800088a <__aeabi_d2uiz+0x2e>
 8000866:	d50d      	bpl.n	8000884 <__aeabi_d2uiz+0x28>
 8000868:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800086c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000870:	d40e      	bmi.n	8000890 <__aeabi_d2uiz+0x34>
 8000872:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000876:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800087a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800087e:	fa23 f002 	lsr.w	r0, r3, r2
 8000882:	4770      	bx	lr
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	4770      	bx	lr
 800088a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800088e:	d102      	bne.n	8000896 <__aeabi_d2uiz+0x3a>
 8000890:	f04f 30ff 	mov.w	r0, #4294967295
 8000894:	4770      	bx	lr
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	4770      	bx	lr

0800089c <__aeabi_uldivmod>:
 800089c:	b953      	cbnz	r3, 80008b4 <__aeabi_uldivmod+0x18>
 800089e:	b94a      	cbnz	r2, 80008b4 <__aeabi_uldivmod+0x18>
 80008a0:	2900      	cmp	r1, #0
 80008a2:	bf08      	it	eq
 80008a4:	2800      	cmpeq	r0, #0
 80008a6:	bf1c      	itt	ne
 80008a8:	f04f 31ff 	movne.w	r1, #4294967295
 80008ac:	f04f 30ff 	movne.w	r0, #4294967295
 80008b0:	f000 b974 	b.w	8000b9c <__aeabi_idiv0>
 80008b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008bc:	f000 f806 	bl	80008cc <__udivmoddi4>
 80008c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008c8:	b004      	add	sp, #16
 80008ca:	4770      	bx	lr

080008cc <__udivmoddi4>:
 80008cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008d0:	9d08      	ldr	r5, [sp, #32]
 80008d2:	4604      	mov	r4, r0
 80008d4:	468e      	mov	lr, r1
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d14d      	bne.n	8000976 <__udivmoddi4+0xaa>
 80008da:	428a      	cmp	r2, r1
 80008dc:	4694      	mov	ip, r2
 80008de:	d969      	bls.n	80009b4 <__udivmoddi4+0xe8>
 80008e0:	fab2 f282 	clz	r2, r2
 80008e4:	b152      	cbz	r2, 80008fc <__udivmoddi4+0x30>
 80008e6:	fa01 f302 	lsl.w	r3, r1, r2
 80008ea:	f1c2 0120 	rsb	r1, r2, #32
 80008ee:	fa20 f101 	lsr.w	r1, r0, r1
 80008f2:	fa0c fc02 	lsl.w	ip, ip, r2
 80008f6:	ea41 0e03 	orr.w	lr, r1, r3
 80008fa:	4094      	lsls	r4, r2
 80008fc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000900:	0c21      	lsrs	r1, r4, #16
 8000902:	fbbe f6f8 	udiv	r6, lr, r8
 8000906:	fa1f f78c 	uxth.w	r7, ip
 800090a:	fb08 e316 	mls	r3, r8, r6, lr
 800090e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000912:	fb06 f107 	mul.w	r1, r6, r7
 8000916:	4299      	cmp	r1, r3
 8000918:	d90a      	bls.n	8000930 <__udivmoddi4+0x64>
 800091a:	eb1c 0303 	adds.w	r3, ip, r3
 800091e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000922:	f080 811f 	bcs.w	8000b64 <__udivmoddi4+0x298>
 8000926:	4299      	cmp	r1, r3
 8000928:	f240 811c 	bls.w	8000b64 <__udivmoddi4+0x298>
 800092c:	3e02      	subs	r6, #2
 800092e:	4463      	add	r3, ip
 8000930:	1a5b      	subs	r3, r3, r1
 8000932:	b2a4      	uxth	r4, r4
 8000934:	fbb3 f0f8 	udiv	r0, r3, r8
 8000938:	fb08 3310 	mls	r3, r8, r0, r3
 800093c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000940:	fb00 f707 	mul.w	r7, r0, r7
 8000944:	42a7      	cmp	r7, r4
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x92>
 8000948:	eb1c 0404 	adds.w	r4, ip, r4
 800094c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000950:	f080 810a 	bcs.w	8000b68 <__udivmoddi4+0x29c>
 8000954:	42a7      	cmp	r7, r4
 8000956:	f240 8107 	bls.w	8000b68 <__udivmoddi4+0x29c>
 800095a:	4464      	add	r4, ip
 800095c:	3802      	subs	r0, #2
 800095e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000962:	1be4      	subs	r4, r4, r7
 8000964:	2600      	movs	r6, #0
 8000966:	b11d      	cbz	r5, 8000970 <__udivmoddi4+0xa4>
 8000968:	40d4      	lsrs	r4, r2
 800096a:	2300      	movs	r3, #0
 800096c:	e9c5 4300 	strd	r4, r3, [r5]
 8000970:	4631      	mov	r1, r6
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	428b      	cmp	r3, r1
 8000978:	d909      	bls.n	800098e <__udivmoddi4+0xc2>
 800097a:	2d00      	cmp	r5, #0
 800097c:	f000 80ef 	beq.w	8000b5e <__udivmoddi4+0x292>
 8000980:	2600      	movs	r6, #0
 8000982:	e9c5 0100 	strd	r0, r1, [r5]
 8000986:	4630      	mov	r0, r6
 8000988:	4631      	mov	r1, r6
 800098a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098e:	fab3 f683 	clz	r6, r3
 8000992:	2e00      	cmp	r6, #0
 8000994:	d14a      	bne.n	8000a2c <__udivmoddi4+0x160>
 8000996:	428b      	cmp	r3, r1
 8000998:	d302      	bcc.n	80009a0 <__udivmoddi4+0xd4>
 800099a:	4282      	cmp	r2, r0
 800099c:	f200 80f9 	bhi.w	8000b92 <__udivmoddi4+0x2c6>
 80009a0:	1a84      	subs	r4, r0, r2
 80009a2:	eb61 0303 	sbc.w	r3, r1, r3
 80009a6:	2001      	movs	r0, #1
 80009a8:	469e      	mov	lr, r3
 80009aa:	2d00      	cmp	r5, #0
 80009ac:	d0e0      	beq.n	8000970 <__udivmoddi4+0xa4>
 80009ae:	e9c5 4e00 	strd	r4, lr, [r5]
 80009b2:	e7dd      	b.n	8000970 <__udivmoddi4+0xa4>
 80009b4:	b902      	cbnz	r2, 80009b8 <__udivmoddi4+0xec>
 80009b6:	deff      	udf	#255	; 0xff
 80009b8:	fab2 f282 	clz	r2, r2
 80009bc:	2a00      	cmp	r2, #0
 80009be:	f040 8092 	bne.w	8000ae6 <__udivmoddi4+0x21a>
 80009c2:	eba1 010c 	sub.w	r1, r1, ip
 80009c6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009ca:	fa1f fe8c 	uxth.w	lr, ip
 80009ce:	2601      	movs	r6, #1
 80009d0:	0c20      	lsrs	r0, r4, #16
 80009d2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009d6:	fb07 1113 	mls	r1, r7, r3, r1
 80009da:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009de:	fb0e f003 	mul.w	r0, lr, r3
 80009e2:	4288      	cmp	r0, r1
 80009e4:	d908      	bls.n	80009f8 <__udivmoddi4+0x12c>
 80009e6:	eb1c 0101 	adds.w	r1, ip, r1
 80009ea:	f103 38ff 	add.w	r8, r3, #4294967295
 80009ee:	d202      	bcs.n	80009f6 <__udivmoddi4+0x12a>
 80009f0:	4288      	cmp	r0, r1
 80009f2:	f200 80cb 	bhi.w	8000b8c <__udivmoddi4+0x2c0>
 80009f6:	4643      	mov	r3, r8
 80009f8:	1a09      	subs	r1, r1, r0
 80009fa:	b2a4      	uxth	r4, r4
 80009fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a00:	fb07 1110 	mls	r1, r7, r0, r1
 8000a04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a08:	fb0e fe00 	mul.w	lr, lr, r0
 8000a0c:	45a6      	cmp	lr, r4
 8000a0e:	d908      	bls.n	8000a22 <__udivmoddi4+0x156>
 8000a10:	eb1c 0404 	adds.w	r4, ip, r4
 8000a14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a18:	d202      	bcs.n	8000a20 <__udivmoddi4+0x154>
 8000a1a:	45a6      	cmp	lr, r4
 8000a1c:	f200 80bb 	bhi.w	8000b96 <__udivmoddi4+0x2ca>
 8000a20:	4608      	mov	r0, r1
 8000a22:	eba4 040e 	sub.w	r4, r4, lr
 8000a26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a2a:	e79c      	b.n	8000966 <__udivmoddi4+0x9a>
 8000a2c:	f1c6 0720 	rsb	r7, r6, #32
 8000a30:	40b3      	lsls	r3, r6
 8000a32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a42:	431c      	orrs	r4, r3
 8000a44:	40f9      	lsrs	r1, r7
 8000a46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a52:	0c20      	lsrs	r0, r4, #16
 8000a54:	fa1f fe8c 	uxth.w	lr, ip
 8000a58:	fb09 1118 	mls	r1, r9, r8, r1
 8000a5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a60:	fb08 f00e 	mul.w	r0, r8, lr
 8000a64:	4288      	cmp	r0, r1
 8000a66:	fa02 f206 	lsl.w	r2, r2, r6
 8000a6a:	d90b      	bls.n	8000a84 <__udivmoddi4+0x1b8>
 8000a6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a74:	f080 8088 	bcs.w	8000b88 <__udivmoddi4+0x2bc>
 8000a78:	4288      	cmp	r0, r1
 8000a7a:	f240 8085 	bls.w	8000b88 <__udivmoddi4+0x2bc>
 8000a7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a82:	4461      	add	r1, ip
 8000a84:	1a09      	subs	r1, r1, r0
 8000a86:	b2a4      	uxth	r4, r4
 8000a88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000a90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a98:	458e      	cmp	lr, r1
 8000a9a:	d908      	bls.n	8000aae <__udivmoddi4+0x1e2>
 8000a9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000aa0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000aa4:	d26c      	bcs.n	8000b80 <__udivmoddi4+0x2b4>
 8000aa6:	458e      	cmp	lr, r1
 8000aa8:	d96a      	bls.n	8000b80 <__udivmoddi4+0x2b4>
 8000aaa:	3802      	subs	r0, #2
 8000aac:	4461      	add	r1, ip
 8000aae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ab2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ab6:	eba1 010e 	sub.w	r1, r1, lr
 8000aba:	42a1      	cmp	r1, r4
 8000abc:	46c8      	mov	r8, r9
 8000abe:	46a6      	mov	lr, r4
 8000ac0:	d356      	bcc.n	8000b70 <__udivmoddi4+0x2a4>
 8000ac2:	d053      	beq.n	8000b6c <__udivmoddi4+0x2a0>
 8000ac4:	b15d      	cbz	r5, 8000ade <__udivmoddi4+0x212>
 8000ac6:	ebb3 0208 	subs.w	r2, r3, r8
 8000aca:	eb61 010e 	sbc.w	r1, r1, lr
 8000ace:	fa01 f707 	lsl.w	r7, r1, r7
 8000ad2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ad6:	40f1      	lsrs	r1, r6
 8000ad8:	431f      	orrs	r7, r3
 8000ada:	e9c5 7100 	strd	r7, r1, [r5]
 8000ade:	2600      	movs	r6, #0
 8000ae0:	4631      	mov	r1, r6
 8000ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae6:	f1c2 0320 	rsb	r3, r2, #32
 8000aea:	40d8      	lsrs	r0, r3
 8000aec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000af0:	fa21 f303 	lsr.w	r3, r1, r3
 8000af4:	4091      	lsls	r1, r2
 8000af6:	4301      	orrs	r1, r0
 8000af8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000afc:	fa1f fe8c 	uxth.w	lr, ip
 8000b00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b04:	fb07 3610 	mls	r6, r7, r0, r3
 8000b08:	0c0b      	lsrs	r3, r1, #16
 8000b0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b12:	429e      	cmp	r6, r3
 8000b14:	fa04 f402 	lsl.w	r4, r4, r2
 8000b18:	d908      	bls.n	8000b2c <__udivmoddi4+0x260>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b22:	d22f      	bcs.n	8000b84 <__udivmoddi4+0x2b8>
 8000b24:	429e      	cmp	r6, r3
 8000b26:	d92d      	bls.n	8000b84 <__udivmoddi4+0x2b8>
 8000b28:	3802      	subs	r0, #2
 8000b2a:	4463      	add	r3, ip
 8000b2c:	1b9b      	subs	r3, r3, r6
 8000b2e:	b289      	uxth	r1, r1
 8000b30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b34:	fb07 3316 	mls	r3, r7, r6, r3
 8000b38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b40:	428b      	cmp	r3, r1
 8000b42:	d908      	bls.n	8000b56 <__udivmoddi4+0x28a>
 8000b44:	eb1c 0101 	adds.w	r1, ip, r1
 8000b48:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b4c:	d216      	bcs.n	8000b7c <__udivmoddi4+0x2b0>
 8000b4e:	428b      	cmp	r3, r1
 8000b50:	d914      	bls.n	8000b7c <__udivmoddi4+0x2b0>
 8000b52:	3e02      	subs	r6, #2
 8000b54:	4461      	add	r1, ip
 8000b56:	1ac9      	subs	r1, r1, r3
 8000b58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b5c:	e738      	b.n	80009d0 <__udivmoddi4+0x104>
 8000b5e:	462e      	mov	r6, r5
 8000b60:	4628      	mov	r0, r5
 8000b62:	e705      	b.n	8000970 <__udivmoddi4+0xa4>
 8000b64:	4606      	mov	r6, r0
 8000b66:	e6e3      	b.n	8000930 <__udivmoddi4+0x64>
 8000b68:	4618      	mov	r0, r3
 8000b6a:	e6f8      	b.n	800095e <__udivmoddi4+0x92>
 8000b6c:	454b      	cmp	r3, r9
 8000b6e:	d2a9      	bcs.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b70:	ebb9 0802 	subs.w	r8, r9, r2
 8000b74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b78:	3801      	subs	r0, #1
 8000b7a:	e7a3      	b.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b7c:	4646      	mov	r6, r8
 8000b7e:	e7ea      	b.n	8000b56 <__udivmoddi4+0x28a>
 8000b80:	4620      	mov	r0, r4
 8000b82:	e794      	b.n	8000aae <__udivmoddi4+0x1e2>
 8000b84:	4640      	mov	r0, r8
 8000b86:	e7d1      	b.n	8000b2c <__udivmoddi4+0x260>
 8000b88:	46d0      	mov	r8, sl
 8000b8a:	e77b      	b.n	8000a84 <__udivmoddi4+0x1b8>
 8000b8c:	3b02      	subs	r3, #2
 8000b8e:	4461      	add	r1, ip
 8000b90:	e732      	b.n	80009f8 <__udivmoddi4+0x12c>
 8000b92:	4630      	mov	r0, r6
 8000b94:	e709      	b.n	80009aa <__udivmoddi4+0xde>
 8000b96:	4464      	add	r4, ip
 8000b98:	3802      	subs	r0, #2
 8000b9a:	e742      	b.n	8000a22 <__udivmoddi4+0x156>

08000b9c <__aeabi_idiv0>:
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <MFRC_REGW>:
 * @param addr: register address
 *
 * @param data: value to write to register
 */

PCD_StatusTypeDef MFRC_REGW(uint8_t addr,uint8_t data){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af04      	add	r7, sp, #16
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	460a      	mov	r2, r1
 8000baa:	71fb      	strb	r3, [r7, #7]
 8000bac:	4613      	mov	r3, r2
 8000bae:	71bb      	strb	r3, [r7, #6]
	uint8_t value=data;
 8000bb0:	79bb      	ldrb	r3, [r7, #6]
 8000bb2:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, addr, 1, &value, 1, 100)!=HAL_OK){
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	2364      	movs	r3, #100	; 0x64
 8000bba:	9302      	str	r3, [sp, #8]
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	9301      	str	r3, [sp, #4]
 8000bc0:	f107 030f 	add.w	r3, r7, #15
 8000bc4:	9300      	str	r3, [sp, #0]
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	2150      	movs	r1, #80	; 0x50
 8000bca:	4806      	ldr	r0, [pc, #24]	; (8000be4 <MFRC_REGW+0x44>)
 8000bcc:	f003 fde4 	bl	8004798 <HAL_I2C_Mem_Write>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MFRC_REGW+0x3a>
		return(PCD_I2C_ERR);
 8000bd6:	23bb      	movs	r3, #187	; 0xbb
 8000bd8:	e000      	b.n	8000bdc <MFRC_REGW+0x3c>
	}
	else{
		return(PCD_OK);
 8000bda:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	2000071c 	.word	0x2000071c

08000be8 <MFRC_REGR>:
 * @param addr: register address
 *
 * @param data: pointer to store read value
 */

PCD_StatusTypeDef MFRC_REGR(uint8_t addr,uint8_t* data){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af04      	add	r7, sp, #16
 8000bee:	4603      	mov	r3, r0
 8000bf0:	6039      	str	r1, [r7, #0]
 8000bf2:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, addr, 1, data, 1, 100)!=HAL_OK){
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	2364      	movs	r3, #100	; 0x64
 8000bfa:	9302      	str	r3, [sp, #8]
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	9301      	str	r3, [sp, #4]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	9300      	str	r3, [sp, #0]
 8000c04:	2301      	movs	r3, #1
 8000c06:	2150      	movs	r1, #80	; 0x50
 8000c08:	4806      	ldr	r0, [pc, #24]	; (8000c24 <MFRC_REGR+0x3c>)
 8000c0a:	f003 febf 	bl	800498c <HAL_I2C_Mem_Read>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MFRC_REGR+0x30>
		return(PCD_I2C_ERR);
 8000c14:	23bb      	movs	r3, #187	; 0xbb
 8000c16:	e000      	b.n	8000c1a <MFRC_REGR+0x32>
	}
	else{
		return(PCD_OK);
 8000c18:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	2000071c 	.word	0x2000071c

08000c28 <MFRC_FIFOW>:
 * @param data: Array of data to write to FIFO
 *
 * @param size: Size of array (bytes)
 */

PCD_StatusTypeDef MFRC_FIFOW(uint8_t* data,uint8_t size){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b088      	sub	sp, #32
 8000c2c:	af04      	add	r7, sp, #16
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000c34:	2300      	movs	r3, #0
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	e018      	b.n	8000c6c <MFRC_FIFOW+0x44>
		if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	4413      	add	r3, r2
 8000c40:	2264      	movs	r2, #100	; 0x64
 8000c42:	9202      	str	r2, [sp, #8]
 8000c44:	2201      	movs	r2, #1
 8000c46:	9201      	str	r2, [sp, #4]
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	2209      	movs	r2, #9
 8000c4e:	2150      	movs	r1, #80	; 0x50
 8000c50:	480b      	ldr	r0, [pc, #44]	; (8000c80 <MFRC_FIFOW+0x58>)
 8000c52:	f003 fda1 	bl	8004798 <HAL_I2C_Mem_Write>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MFRC_FIFOW+0x38>
			return(PCD_I2C_ERR);
 8000c5c:	23bb      	movs	r3, #187	; 0xbb
 8000c5e:	e00a      	b.n	8000c76 <MFRC_FIFOW+0x4e>

		}
		HAL_Delay(1);
 8000c60:	2001      	movs	r0, #1
 8000c62:	f003 f981 	bl	8003f68 <HAL_Delay>
	for(int i=0;i<size;i++){
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	78fb      	ldrb	r3, [r7, #3]
 8000c6e:	68fa      	ldr	r2, [r7, #12]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	dbe2      	blt.n	8000c3a <MFRC_FIFOW+0x12>

	}
	return(PCD_OK);
 8000c74:	23cc      	movs	r3, #204	; 0xcc
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	2000071c 	.word	0x2000071c

08000c84 <MFRC_FIFOR>:
 * @param data: Array to store read values (Ensure array is large enough)
 *
 * @param size: Number of bytes to read from FIFO
 */

PCD_StatusTypeDef MFRC_FIFOR(uint8_t* data,uint8_t size){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b088      	sub	sp, #32
 8000c88:	af04      	add	r7, sp, #16
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000c90:	2300      	movs	r3, #0
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	e018      	b.n	8000cc8 <MFRC_FIFOR+0x44>
		if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	2264      	movs	r2, #100	; 0x64
 8000c9e:	9202      	str	r2, [sp, #8]
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	9201      	str	r2, [sp, #4]
 8000ca4:	9300      	str	r3, [sp, #0]
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	2209      	movs	r2, #9
 8000caa:	2150      	movs	r1, #80	; 0x50
 8000cac:	480b      	ldr	r0, [pc, #44]	; (8000cdc <MFRC_FIFOR+0x58>)
 8000cae:	f003 fe6d 	bl	800498c <HAL_I2C_Mem_Read>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MFRC_FIFOR+0x38>
			return(PCD_I2C_ERR);
 8000cb8:	23bb      	movs	r3, #187	; 0xbb
 8000cba:	e00a      	b.n	8000cd2 <MFRC_FIFOR+0x4e>
		}
		HAL_Delay(1);
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	f003 f953 	bl	8003f68 <HAL_Delay>
	for(int i=0;i<size;i++){
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	78fb      	ldrb	r3, [r7, #3]
 8000cca:	68fa      	ldr	r2, [r7, #12]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	dbe2      	blt.n	8000c96 <MFRC_FIFOR+0x12>

	}
	return(PCD_OK);
 8000cd0:	23cc      	movs	r3, #204	; 0xcc
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	2000071c 	.word	0x2000071c

08000ce0 <MFRC_ANTON>:
	uint8_t value;
	MFRC_REGR(0x37,&value); //Expect 0x91 or 0x92
	CDC_Transmit_FS(&value,1);
}

void MFRC_ANTON(void){
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
	uint8_t value;
	MFRC_REGR(TX_CONT, &value);
 8000ce6:	1dfb      	adds	r3, r7, #7
 8000ce8:	4619      	mov	r1, r3
 8000cea:	2014      	movs	r0, #20
 8000cec:	f7ff ff7c 	bl	8000be8 <MFRC_REGR>
	if ((value & 0x03) != 0x03) {
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	f003 0303 	and.w	r3, r3, #3
 8000cf6:	2b03      	cmp	r3, #3
 8000cf8:	d007      	beq.n	8000d0a <MFRC_ANTON+0x2a>
		MFRC_REGW(TX_CONT, value | 0x03);
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	f043 0303 	orr.w	r3, r3, #3
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	4619      	mov	r1, r3
 8000d04:	2014      	movs	r0, #20
 8000d06:	f7ff ff4b 	bl	8000ba0 <MFRC_REGW>
	}
}
 8000d0a:	bf00      	nop
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <ClearBitMask>:
	uint8_t value;
	MFRC_REGR(RFCfgReg,&value);
	MFRC_REGW(RFCfgReg,value|0x70); //Set receiver gain to 48dB
}

void ClearBitMask(uint8_t addr,uint8_t mask){
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b084      	sub	sp, #16
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	4603      	mov	r3, r0
 8000d1a:	460a      	mov	r2, r1
 8000d1c:	71fb      	strb	r3, [r7, #7]
 8000d1e:	4613      	mov	r3, r2
 8000d20:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp;
	MFRC_REGR(addr,&tmp);
 8000d22:	f107 020f 	add.w	r2, r7, #15
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	4611      	mov	r1, r2
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff ff5c 	bl	8000be8 <MFRC_REGR>
	MFRC_REGW(addr,tmp&(~mask));
 8000d30:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000d34:	43db      	mvns	r3, r3
 8000d36:	b25a      	sxtb	r2, r3
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	b25b      	sxtb	r3, r3
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	b25b      	sxtb	r3, r3
 8000d40:	b2da      	uxtb	r2, r3
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	4611      	mov	r1, r2
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff ff2a 	bl	8000ba0 <MFRC_REGW>
}
 8000d4c:	bf00      	nop
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <MFRC_ANTOFF>:

void MFRC_ANTOFF(void){
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
	ClearBitMask(TX_CONT,0x03);
 8000d58:	2103      	movs	r1, #3
 8000d5a:	2014      	movs	r0, #20
 8000d5c:	f7ff ffd9 	bl	8000d12 <ClearBitMask>
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <CALC_CRC>:
 *
 * @param result: Array to store the two bytes of CRC
 *
 * */

PCD_StatusTypeDef CALC_CRC(uint8_t* data,uint8_t size,uint8_t* result){
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	607a      	str	r2, [r7, #4]
 8000d70:	72fb      	strb	r3, [r7, #11]
	uint8_t CRCIRQ;
	MFRC_REGW(CMD_REG,IDLE); //clear command register
 8000d72:	2100      	movs	r1, #0
 8000d74:	2001      	movs	r0, #1
 8000d76:	f7ff ff13 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(DIVIRQ,0x04); //Clear interrupt bits so we can detect when CRCIRQ is set
 8000d7a:	2104      	movs	r1, #4
 8000d7c:	2005      	movs	r0, #5
 8000d7e:	f7ff ff0f 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80);
 8000d82:	2180      	movs	r1, #128	; 0x80
 8000d84:	200a      	movs	r0, #10
 8000d86:	f7ff ff0b 	bl	8000ba0 <MFRC_REGW>
	MFRC_FIFOW(data, size); //Write data to FIFO ready for CRC calculation
 8000d8a:	7afb      	ldrb	r3, [r7, #11]
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f7ff ff4a 	bl	8000c28 <MFRC_FIFOW>
	MFRC_REGW(CMD_REG,CALCCRC); //Execute CRC calculation command
 8000d94:	2103      	movs	r1, #3
 8000d96:	2001      	movs	r0, #1
 8000d98:	f7ff ff02 	bl	8000ba0 <MFRC_REGW>
	HAL_Delay(100);
 8000d9c:	2064      	movs	r0, #100	; 0x64
 8000d9e:	f003 f8e3 	bl	8003f68 <HAL_Delay>
	MFRC_REGR(DIVIRQ,&CRCIRQ);
 8000da2:	f107 0317 	add.w	r3, r7, #23
 8000da6:	4619      	mov	r1, r3
 8000da8:	2005      	movs	r0, #5
 8000daa:	f7ff ff1d 	bl	8000be8 <MFRC_REGR>
	if((CRCIRQ&0x04)!=0x04){
 8000dae:	7dfb      	ldrb	r3, [r7, #23]
 8000db0:	f003 0304 	and.w	r3, r3, #4
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d101      	bne.n	8000dbc <CALC_CRC+0x58>
		return(CRC_ERR); //CRC calculation took too long
 8000db8:	23ee      	movs	r3, #238	; 0xee
 8000dba:	e00e      	b.n	8000dda <CALC_CRC+0x76>
	}
	MFRC_REGW(CMD_REG,IDLE);
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f7ff feee 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGR(CRCL, &result[0]);
 8000dc4:	6879      	ldr	r1, [r7, #4]
 8000dc6:	2022      	movs	r0, #34	; 0x22
 8000dc8:	f7ff ff0e 	bl	8000be8 <MFRC_REGR>
	MFRC_REGR(CRCH, &result[1]); //Store the 16-bit CRC in result
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	2021      	movs	r0, #33	; 0x21
 8000dd4:	f7ff ff08 	bl	8000be8 <MFRC_REGR>
	return(PCD_OK);
 8000dd8:	23cc      	movs	r3, #204	; 0xcc

}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3718      	adds	r7, #24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <MFRC_INIT>:
/* Initialise MFRC to begin transceiving
 *
 * Code is written to interface with MIFARE Ultralight PICC. Different PICCs will need different baud rate.
 */

PCD_StatusTypeDef MFRC_INIT(void){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, NRST, 1); //Make sure MFRC is not reset
 8000de8:	2201      	movs	r2, #1
 8000dea:	2120      	movs	r1, #32
 8000dec:	4815      	ldr	r0, [pc, #84]	; (8000e44 <MFRC_INIT+0x60>)
 8000dee:	f003 fb5d 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, NRST, 0);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2120      	movs	r1, #32
 8000df6:	4813      	ldr	r0, [pc, #76]	; (8000e44 <MFRC_INIT+0x60>)
 8000df8:	f003 fb58 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f003 f8b3 	bl	8003f68 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, NRST, 1);
 8000e02:	2201      	movs	r2, #1
 8000e04:	2120      	movs	r1, #32
 8000e06:	480f      	ldr	r0, [pc, #60]	; (8000e44 <MFRC_INIT+0x60>)
 8000e08:	f003 fb50 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000e0c:	2032      	movs	r0, #50	; 0x32
 8000e0e:	f003 f8ab 	bl	8003f68 <HAL_Delay>
	MFRC_REGW(TX_REG,0x00);
 8000e12:	2100      	movs	r1, #0
 8000e14:	2012      	movs	r0, #18
 8000e16:	f7ff fec3 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(RX_REG,0x00);
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	2013      	movs	r0, #19
 8000e1e:	f7ff febf 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(MODWIDTH,0x26);
 8000e22:	2126      	movs	r1, #38	; 0x26
 8000e24:	2024      	movs	r0, #36	; 0x24
 8000e26:	f7ff febb 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(TXASK,0x40); //Force 100% ASK modulation regardless of ModGsPrereg
 8000e2a:	2140      	movs	r1, #64	; 0x40
 8000e2c:	2015      	movs	r0, #21
 8000e2e:	f7ff feb7 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(MODE_REG,0x3D);
 8000e32:	213d      	movs	r1, #61	; 0x3d
 8000e34:	2011      	movs	r0, #17
 8000e36:	f7ff feb3 	bl	8000ba0 <MFRC_REGW>
	MFRC_ANTON();
 8000e3a:	f7ff ff51 	bl	8000ce0 <MFRC_ANTON>
	return(PCD_OK);
 8000e3e:	23cc      	movs	r3, #204	; 0xcc



}
 8000e40:	4618      	mov	r0, r3
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40020400 	.word	0x40020400

08000e48 <MFRC_TRANSCEIVE>:
 * !!Check PICC datasheet to see what data is needed in sendData i.e. Read/Write command, response bytes etc!!
 * !!When writing ensure correct address, most MIFARE PICCs contain OTP (one-time-programmable) sections as well as
 * lock bytes to remove write permissions from certain pages. These operations are NOT reversable!!
 */

PCD_StatusTypeDef MFRC_TRANSCEIVE(uint8_t* sendData,uint8_t sendsize,uint8_t* recdata,uint8_t recsize,uint8_t validbits){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	607a      	str	r2, [r7, #4]
 8000e52:	461a      	mov	r2, r3
 8000e54:	460b      	mov	r3, r1
 8000e56:	72fb      	strb	r3, [r7, #11]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	72bb      	strb	r3, [r7, #10]
	uint8_t IRQval=0;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	75fb      	strb	r3, [r7, #23]
	uint8_t BIT_val=0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	75bb      	strb	r3, [r7, #22]

	MFRC_REGW(CMD_REG,IDLE); //Clear command register
 8000e64:	2100      	movs	r1, #0
 8000e66:	2001      	movs	r0, #1
 8000e68:	f7ff fe9a 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(IRQ_REG,0x7F);
 8000e6c:	217f      	movs	r1, #127	; 0x7f
 8000e6e:	2004      	movs	r0, #4
 8000e70:	f7ff fe96 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80); //Clear FIFO buffer
 8000e74:	2180      	movs	r1, #128	; 0x80
 8000e76:	200a      	movs	r0, #10
 8000e78:	f7ff fe92 	bl	8000ba0 <MFRC_REGW>
	MFRC_FIFOW(sendData,sendsize); //Write data to FIFO ready for transmission
 8000e7c:	7afb      	ldrb	r3, [r7, #11]
 8000e7e:	4619      	mov	r1, r3
 8000e80:	68f8      	ldr	r0, [r7, #12]
 8000e82:	f7ff fed1 	bl	8000c28 <MFRC_FIFOW>
	MFRC_REGW(BITFRAME,validbits);
 8000e86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	200d      	movs	r0, #13
 8000e8e:	f7ff fe87 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(CMD_REG,TRANSCEIVE); //Send FIFO data and receive PICC response
 8000e92:	210c      	movs	r1, #12
 8000e94:	2001      	movs	r0, #1
 8000e96:	f7ff fe83 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGR(BITFRAME,&BIT_val);
 8000e9a:	f107 0316 	add.w	r3, r7, #22
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	200d      	movs	r0, #13
 8000ea2:	f7ff fea1 	bl	8000be8 <MFRC_REGR>
	MFRC_REGW(BITFRAME,(BIT_val|0x80)); //Start send bit
 8000ea6:	7dbb      	ldrb	r3, [r7, #22]
 8000ea8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	4619      	mov	r1, r3
 8000eb0:	200d      	movs	r0, #13
 8000eb2:	f7ff fe75 	bl	8000ba0 <MFRC_REGW>
	while(IRQval&0x30!=0x30){ //Hang here until RXIRQ and IDLEIRQ bits are set
 8000eb6:	bf00      	nop
		MFRC_REGR(IRQ_REG,&IRQval);
	}
	HAL_Delay(1);
 8000eb8:	2001      	movs	r0, #1
 8000eba:	f003 f855 	bl	8003f68 <HAL_Delay>
	MFRC_FIFOR(recdata,recsize); //Read and store received data
 8000ebe:	7abb      	ldrb	r3, [r7, #10]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff fede 	bl	8000c84 <MFRC_FIFOR>


	return(PCD_OK);
 8000ec8:	23cc      	movs	r3, #204	; 0xcc
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3718      	adds	r7, #24
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <MFRC_WUPA>:
 * Function to issue the WUPA command to PICC (We use this to go from HALT to READY state check ISO standard)
 *
 * @param reponse: PICC reponse to WUPA (Expect 0x44, 0x00 for ULTRALIGHT
 * */

PCD_StatusTypeDef MFRC_WUPA(uint8_t* response){
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b086      	sub	sp, #24
 8000ed6:	af02      	add	r7, sp, #8
 8000ed8:	6078      	str	r0, [r7, #4]
	uint8_t WUPA=0x52;
 8000eda:	2352      	movs	r3, #82	; 0x52
 8000edc:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 8000ede:	2180      	movs	r1, #128	; 0x80
 8000ee0:	200e      	movs	r0, #14
 8000ee2:	f7ff ff16 	bl	8000d12 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&WUPA,1, response, 2, 7)!=PCD_OK){//WUPA is a 7-bit command
 8000ee6:	f107 000f 	add.w	r0, r7, #15
 8000eea:	2307      	movs	r3, #7
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	2302      	movs	r3, #2
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	f7ff ffa8 	bl	8000e48 <MFRC_TRANSCEIVE>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2bcc      	cmp	r3, #204	; 0xcc
 8000efc:	d001      	beq.n	8000f02 <MFRC_WUPA+0x30>
		return(PCD_COMM_ERR);
 8000efe:	23aa      	movs	r3, #170	; 0xaa
 8000f00:	e000      	b.n	8000f04 <MFRC_WUPA+0x32>
	}

	else{
		return(PCD_OK);
 8000f02:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <MFRC_HALTA>:

/*
 * Function to issue HALTA command to PICC (Change from READY to HALT state) Send WUPA and select sequence to re-select PICC
 * */

PCD_StatusTypeDef MFRC_HALTA(void){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af02      	add	r7, sp, #8
	uint8_t transaction[4]={ULTRA_HALTA,0x00};
 8000f12:	2350      	movs	r3, #80	; 0x50
 8000f14:	60fb      	str	r3, [r7, #12]
	uint8_t CRC_val[2];
	uint8_t ack;

	if(CALC_CRC(transaction, 2, CRC_val)!=PCD_OK){
 8000f16:	f107 0208 	add.w	r2, r7, #8
 8000f1a:	f107 030c 	add.w	r3, r7, #12
 8000f1e:	2102      	movs	r1, #2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff1f 	bl	8000d64 <CALC_CRC>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2bcc      	cmp	r3, #204	; 0xcc
 8000f2a:	d001      	beq.n	8000f30 <MFRC_HALTA+0x24>
		return(CRC_ERR);
 8000f2c:	23ee      	movs	r3, #238	; 0xee
 8000f2e:	e013      	b.n	8000f58 <MFRC_HALTA+0x4c>
	}
	memcpy(transaction+2,CRC_val,2);
 8000f30:	f107 030c 	add.w	r3, r7, #12
 8000f34:	3302      	adds	r3, #2
 8000f36:	893a      	ldrh	r2, [r7, #8]
 8000f38:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, &ack, 1, 0)!=PCD_OK){
 8000f3a:	1dfa      	adds	r2, r7, #7
 8000f3c:	f107 000c 	add.w	r0, r7, #12
 8000f40:	2300      	movs	r3, #0
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2301      	movs	r3, #1
 8000f46:	2104      	movs	r1, #4
 8000f48:	f7ff ff7e 	bl	8000e48 <MFRC_TRANSCEIVE>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2bcc      	cmp	r3, #204	; 0xcc
 8000f50:	d001      	beq.n	8000f56 <MFRC_HALTA+0x4a>
		return(PCD_COMM_ERR);
 8000f52:	23aa      	movs	r3, #170	; 0xaa
 8000f54:	e000      	b.n	8000f58 <MFRC_HALTA+0x4c>
	}

	else{
		return(PCD_OK);
 8000f56:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <MFRC_ANTICOL1>:
 * Function to transceive anticollision cascade level 1 command (Second step after REQA to select PICC)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL1(uint8_t* reponse){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af02      	add	r7, sp, #8
 8000f66:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x93,0x20};
 8000f68:	f242 0393 	movw	r3, #8339	; 0x2093
 8000f6c:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 8000f6e:	2180      	movs	r1, #128	; 0x80
 8000f70:	200e      	movs	r0, #14
 8000f72:	f7ff fece 	bl	8000d12 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 8000f76:	f107 000c 	add.w	r0, r7, #12
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2305      	movs	r3, #5
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	2102      	movs	r1, #2
 8000f84:	f7ff ff60 	bl	8000e48 <MFRC_TRANSCEIVE>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2bcc      	cmp	r3, #204	; 0xcc
 8000f8c:	d001      	beq.n	8000f92 <MFRC_ANTICOL1+0x32>
		return(PCD_COMM_ERR);
 8000f8e:	23aa      	movs	r3, #170	; 0xaa
 8000f90:	e000      	b.n	8000f94 <MFRC_ANTICOL1+0x34>
	}
	else{
		return(PCD_OK);
 8000f92:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <MFRC_SEL1>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x04 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL1(uint8_t* anticol,uint8_t* response){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b088      	sub	sp, #32
 8000fa0:	af02      	add	r7, sp, #8
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x93,0x70};
 8000fa6:	f247 0393 	movw	r3, #28819	; 0x7093
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	f107 0310 	add.w	r3, r7, #16
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 8000fb6:	f107 030c 	add.w	r3, r7, #12
 8000fba:	3302      	adds	r3, #2
 8000fbc:	2205      	movs	r2, #5
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f00e feaf 	bl	800fd24 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 8000fc6:	f107 0208 	add.w	r2, r7, #8
 8000fca:	f107 030c 	add.w	r3, r7, #12
 8000fce:	2107      	movs	r1, #7
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fec7 	bl	8000d64 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	3307      	adds	r3, #7
 8000fdc:	893a      	ldrh	r2, [r7, #8]
 8000fde:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000fe0:	f107 000c 	add.w	r0, r7, #12
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2303      	movs	r3, #3
 8000fea:	683a      	ldr	r2, [r7, #0]
 8000fec:	2109      	movs	r1, #9
 8000fee:	f7ff ff2b 	bl	8000e48 <MFRC_TRANSCEIVE>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2bcc      	cmp	r3, #204	; 0xcc
 8000ff6:	d001      	beq.n	8000ffc <MFRC_SEL1+0x60>
		return(PCD_COMM_ERR);
 8000ff8:	23aa      	movs	r3, #170	; 0xaa
 8000ffa:	e000      	b.n	8000ffe <MFRC_SEL1+0x62>
	}

	else{
		return(PCD_OK);
 8000ffc:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3718      	adds	r7, #24
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <MFRC_ANTICOL2>:
 * Function to transceive anticollision cascade level 2 command (Cascade level 1 commands must be performed first)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL2(uint8_t* reponse){
 8001006:	b580      	push	{r7, lr}
 8001008:	b086      	sub	sp, #24
 800100a:	af02      	add	r7, sp, #8
 800100c:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x95,0x20};
 800100e:	f242 0395 	movw	r3, #8341	; 0x2095
 8001012:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 8001014:	2180      	movs	r1, #128	; 0x80
 8001016:	200e      	movs	r0, #14
 8001018:	f7ff fe7b 	bl	8000d12 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 800101c:	f107 000c 	add.w	r0, r7, #12
 8001020:	2300      	movs	r3, #0
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	2305      	movs	r3, #5
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	2102      	movs	r1, #2
 800102a:	f7ff ff0d 	bl	8000e48 <MFRC_TRANSCEIVE>
 800102e:	4603      	mov	r3, r0
 8001030:	2bcc      	cmp	r3, #204	; 0xcc
 8001032:	d001      	beq.n	8001038 <MFRC_ANTICOL2+0x32>
		return(PCD_COMM_ERR);
 8001034:	23aa      	movs	r3, #170	; 0xaa
 8001036:	e000      	b.n	800103a <MFRC_ANTICOL2+0x34>
	}
	else{
		return(PCD_OK);
 8001038:	23cc      	movs	r3, #204	; 0xcc
	}
}
 800103a:	4618      	mov	r0, r3
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <MFRC_SEL2>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x00 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL2(uint8_t* anticol,uint8_t* response){
 8001042:	b580      	push	{r7, lr}
 8001044:	b088      	sub	sp, #32
 8001046:	af02      	add	r7, sp, #8
 8001048:	6078      	str	r0, [r7, #4]
 800104a:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x95,0x70};
 800104c:	f247 0395 	movw	r3, #28821	; 0x7095
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	f107 0310 	add.w	r3, r7, #16
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 800105c:	f107 030c 	add.w	r3, r7, #12
 8001060:	3302      	adds	r3, #2
 8001062:	2205      	movs	r2, #5
 8001064:	6879      	ldr	r1, [r7, #4]
 8001066:	4618      	mov	r0, r3
 8001068:	f00e fe5c 	bl	800fd24 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 800106c:	f107 0208 	add.w	r2, r7, #8
 8001070:	f107 030c 	add.w	r3, r7, #12
 8001074:	2107      	movs	r1, #7
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff fe74 	bl	8000d64 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	3307      	adds	r3, #7
 8001082:	893a      	ldrh	r2, [r7, #8]
 8001084:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8001086:	f107 000c 	add.w	r0, r7, #12
 800108a:	2300      	movs	r3, #0
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2303      	movs	r3, #3
 8001090:	683a      	ldr	r2, [r7, #0]
 8001092:	2109      	movs	r1, #9
 8001094:	f7ff fed8 	bl	8000e48 <MFRC_TRANSCEIVE>
 8001098:	4603      	mov	r3, r0
 800109a:	2bcc      	cmp	r3, #204	; 0xcc
 800109c:	d001      	beq.n	80010a2 <MFRC_SEL2+0x60>
		return(PCD_COMM_ERR);
 800109e:	23aa      	movs	r3, #170	; 0xaa
 80010a0:	e000      	b.n	80010a4 <MFRC_SEL2+0x62>
	}

	else{
		return(PCD_OK);
 80010a2:	23cc      	movs	r3, #204	; 0xcc
	}

}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <PICC_Select>:

/*
 * Function to select the MIFARE ULTRALIGHT PICC (Don't forget to call REQA on first power up or use PICC_CHECK below)
 * */

PCD_StatusTypeDef PICC_Select(void){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0
	  uint8_t SELECT1[3];
	  uint8_t ANTICOL2[5];
	  uint8_t SELECT2[3];
	  uint8_t ATQA[2];

	  if (PICC_CHECK() != PCD_OK) {
 80010b2:	f000 f839 	bl	8001128 <PICC_CHECK>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2bcc      	cmp	r3, #204	; 0xcc
 80010ba:	d001      	beq.n	80010c0 <PICC_Select+0x14>
		  return PCD_COMM_ERR;
 80010bc:	23aa      	movs	r3, #170	; 0xaa
 80010be:	e02f      	b.n	8001120 <PICC_Select+0x74>
	  }
	  MFRC_WUPA(ATQA);
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff ff05 	bl	8000ed2 <MFRC_WUPA>
	  MFRC_ANTICOL1(ANTICOL1);
 80010c8:	f107 0318 	add.w	r3, r7, #24
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff ff47 	bl	8000f60 <MFRC_ANTICOL1>
	  if(ANTICOL1[0]!=0x88){
 80010d2:	7e3b      	ldrb	r3, [r7, #24]
 80010d4:	2b88      	cmp	r3, #136	; 0x88
 80010d6:	d001      	beq.n	80010dc <PICC_Select+0x30>
		  return(PCD_COMM_ERR);
 80010d8:	23aa      	movs	r3, #170	; 0xaa
 80010da:	e021      	b.n	8001120 <PICC_Select+0x74>
	  }
	  HAL_Delay(10);
 80010dc:	200a      	movs	r0, #10
 80010de:	f002 ff43 	bl	8003f68 <HAL_Delay>
	  MFRC_SEL1(ANTICOL1, SELECT1);
 80010e2:	f107 0214 	add.w	r2, r7, #20
 80010e6:	f107 0318 	add.w	r3, r7, #24
 80010ea:	4611      	mov	r1, r2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff55 	bl	8000f9c <MFRC_SEL1>
	  HAL_Delay(10);
 80010f2:	200a      	movs	r0, #10
 80010f4:	f002 ff38 	bl	8003f68 <HAL_Delay>
	  MFRC_ANTICOL2(ANTICOL2);
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff ff82 	bl	8001006 <MFRC_ANTICOL2>
	  HAL_Delay(10);
 8001102:	200a      	movs	r0, #10
 8001104:	f002 ff30 	bl	8003f68 <HAL_Delay>
	  MFRC_SEL2(ANTICOL2, SELECT2);
 8001108:	f107 0208 	add.w	r2, r7, #8
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	4611      	mov	r1, r2
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff95 	bl	8001042 <MFRC_SEL2>
	  HAL_Delay(10);
 8001118:	200a      	movs	r0, #10
 800111a:	f002 ff25 	bl	8003f68 <HAL_Delay>
	  return(PCD_OK);
 800111e:	23cc      	movs	r3, #204	; 0xcc
}
 8001120:	4618      	mov	r0, r3
 8001122:	3720      	adds	r7, #32
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <PICC_CHECK>:

/*
 * Function to check for PICC in field
 * */

PCD_StatusTypeDef PICC_CHECK(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	uint8_t ATQA[2];
	if(MFRC_WUPA(ATQA)!=PCD_OK){
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fece 	bl	8000ed2 <MFRC_WUPA>
 8001136:	4603      	mov	r3, r0
 8001138:	2bcc      	cmp	r3, #204	; 0xcc
 800113a:	d001      	beq.n	8001140 <PICC_CHECK+0x18>
		return(PCD_COMM_ERR);
 800113c:	23aa      	movs	r3, #170	; 0xaa
 800113e:	e00a      	b.n	8001156 <PICC_CHECK+0x2e>
	}

	else{
		if((ATQA[0]!=ULTRA_ATQA0) || (ATQA[1] != ULTRA_ATQA1)){
 8001140:	793b      	ldrb	r3, [r7, #4]
 8001142:	2b44      	cmp	r3, #68	; 0x44
 8001144:	d102      	bne.n	800114c <PICC_CHECK+0x24>
 8001146:	797b      	ldrb	r3, [r7, #5]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <PICC_CHECK+0x28>
			return(PCD_COMM_ERR);
 800114c:	23aa      	movs	r3, #170	; 0xaa
 800114e:	e002      	b.n	8001156 <PICC_CHECK+0x2e>
		}
		else{
			MFRC_HALTA();
 8001150:	f7ff fedc 	bl	8000f0c <MFRC_HALTA>
			return(PCD_OK);
 8001154:	23cc      	movs	r3, #204	; 0xcc
		}
	}
}
 8001156:	4618      	mov	r0, r3
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <UL_READ>:
 *
 * @param data: Array to store read data
 *
 * */

PCD_StatusTypeDef UL_READ(uint8_t addr,uint8_t* data){
 800115e:	b580      	push	{r7, lr}
 8001160:	b086      	sub	sp, #24
 8001162:	af02      	add	r7, sp, #8
 8001164:	4603      	mov	r3, r0
 8001166:	6039      	str	r1, [r7, #0]
 8001168:	71fb      	strb	r3, [r7, #7]

	uint8_t transaction[4]={ULTRA_READ,addr};
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	2330      	movs	r3, #48	; 0x30
 8001170:	733b      	strb	r3, [r7, #12]
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	737b      	strb	r3, [r7, #13]
	uint8_t CRC_val[2];

	CALC_CRC(transaction, 2, CRC_val);
 8001176:	f107 0208 	add.w	r2, r7, #8
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	2102      	movs	r1, #2
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fdef 	bl	8000d64 <CALC_CRC>

	memcpy(transaction+2,CRC_val,2);
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	3302      	adds	r3, #2
 800118c:	893a      	ldrh	r2, [r7, #8]
 800118e:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, data, UL_READSIZE, 0)!=PCD_OK){
 8001190:	f107 000c 	add.w	r0, r7, #12
 8001194:	2300      	movs	r3, #0
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2310      	movs	r3, #16
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	2104      	movs	r1, #4
 800119e:	f7ff fe53 	bl	8000e48 <MFRC_TRANSCEIVE>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2bcc      	cmp	r3, #204	; 0xcc
 80011a6:	d001      	beq.n	80011ac <UL_READ+0x4e>
		return(PCD_COMM_ERR);
 80011a8:	23aa      	movs	r3, #170	; 0xaa
 80011aa:	e000      	b.n	80011ae <UL_READ+0x50>
	}

	else{
		return(PCD_OK);
 80011ac:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <UL_WRITE>:
 *
 * @param data: Array of 4 bytes to write
 *
 * */

PCD_StatusTypeDef UL_WRITE(uint8_t addr,uint8_t* data){
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b088      	sub	sp, #32
 80011ba:	af02      	add	r7, sp, #8
 80011bc:	4603      	mov	r3, r0
 80011be:	6039      	str	r1, [r7, #0]
 80011c0:	71fb      	strb	r3, [r7, #7]
	uint8_t transaction[8]={ULTRA_WRITE,addr};
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	23a2      	movs	r3, #162	; 0xa2
 80011ce:	743b      	strb	r3, [r7, #16]
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	747b      	strb	r3, [r7, #17]
	uint8_t ack;
	uint8_t CRC_val[2];

	//Safety check to see if we're trying to write to any of the first four pages which contain sensitive data (uid, OTP etc)
	if (addr <= 3) {
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	2b03      	cmp	r3, #3
 80011d8:	d801      	bhi.n	80011de <UL_WRITE+0x28>
		return PCD_PROTECTED_ERR;
 80011da:	2302      	movs	r3, #2
 80011dc:	e022      	b.n	8001224 <UL_WRITE+0x6e>
	}

	memcpy(transaction+2,data,4);
 80011de:	f107 0310 	add.w	r3, r7, #16
 80011e2:	3302      	adds	r3, #2
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	6812      	ldr	r2, [r2, #0]
 80011e8:	601a      	str	r2, [r3, #0]

	CALC_CRC(transaction, 6, CRC_val);
 80011ea:	f107 020c 	add.w	r2, r7, #12
 80011ee:	f107 0310 	add.w	r3, r7, #16
 80011f2:	2106      	movs	r1, #6
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fdb5 	bl	8000d64 <CALC_CRC>

	memcpy(transaction+6,CRC_val,2);
 80011fa:	f107 0310 	add.w	r3, r7, #16
 80011fe:	3306      	adds	r3, #6
 8001200:	89ba      	ldrh	r2, [r7, #12]
 8001202:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 8, &ack, 1, 0)!=PCD_OK){
 8001204:	f107 020f 	add.w	r2, r7, #15
 8001208:	f107 0010 	add.w	r0, r7, #16
 800120c:	2300      	movs	r3, #0
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2301      	movs	r3, #1
 8001212:	2108      	movs	r1, #8
 8001214:	f7ff fe18 	bl	8000e48 <MFRC_TRANSCEIVE>
 8001218:	4603      	mov	r3, r0
 800121a:	2bcc      	cmp	r3, #204	; 0xcc
 800121c:	d001      	beq.n	8001222 <UL_WRITE+0x6c>
		return(PCD_COMM_ERR);
 800121e:	23aa      	movs	r3, #170	; 0xaa
 8001220:	e000      	b.n	8001224 <UL_WRITE+0x6e>
	}

	else{
		return(PCD_OK);
 8001222:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <UL_getuid>:
 * Read the 7 byte uid of MIFARE Ultralight card
 *
 * @param uid - Array to store uid
 * @return PCD_OK if uid was successfully read
 * */
PCD_StatusTypeDef UL_getuid(uint8_t* uid) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	uint8_t read[UL_READSIZE];

	if (UL_READ(0x00, read) != PCD_OK) {
 8001234:	f107 0308 	add.w	r3, r7, #8
 8001238:	4619      	mov	r1, r3
 800123a:	2000      	movs	r0, #0
 800123c:	f7ff ff8f 	bl	800115e <UL_READ>
 8001240:	4603      	mov	r3, r0
 8001242:	2bcc      	cmp	r3, #204	; 0xcc
 8001244:	d001      	beq.n	800124a <UL_getuid+0x1e>
		return PCD_COMM_ERR;
 8001246:	23aa      	movs	r3, #170	; 0xaa
 8001248:	e007      	b.n	800125a <UL_getuid+0x2e>
	}

	memcpy(uid, read, UL_UIDSIZE);
 800124a:	f107 0308 	add.w	r3, r7, #8
 800124e:	2207      	movs	r2, #7
 8001250:	4619      	mov	r1, r3
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f00e fd66 	bl	800fd24 <memcpy>
	return PCD_OK;
 8001258:	23cc      	movs	r3, #204	; 0xcc
}
 800125a:	4618      	mov	r0, r3
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <UL_getalldata>:
 * Get all 64 bytes of user data from card
 *
 * @param data - Array to store data
 * @return PCD_OK if data was successfully read
 * */
PCD_StatusTypeDef UL_getalldata(uint8_t* data) {
 8001262:	b580      	push	{r7, lr}
 8001264:	b084      	sub	sp, #16
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < UL_DATAEND; i += UL_PAGESIZE) {
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	e010      	b.n	8001292 <UL_getalldata+0x30>
		if (UL_READ(i, data) != PCD_OK) {
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	b2db      	uxtb	r3, r3
 8001274:	6879      	ldr	r1, [r7, #4]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ff71 	bl	800115e <UL_READ>
 800127c:	4603      	mov	r3, r0
 800127e:	2bcc      	cmp	r3, #204	; 0xcc
 8001280:	d001      	beq.n	8001286 <UL_getalldata+0x24>
			return PCD_COMM_ERR;
 8001282:	23aa      	movs	r3, #170	; 0xaa
 8001284:	e009      	b.n	800129a <UL_getalldata+0x38>
		}
		data += UL_READSIZE; //increment pointer
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3310      	adds	r3, #16
 800128a:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < UL_DATAEND; i += UL_PAGESIZE) {
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	3304      	adds	r3, #4
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2b0e      	cmp	r3, #14
 8001296:	ddeb      	ble.n	8001270 <UL_getalldata+0xe>
	}

	return PCD_OK;
 8001298:	23cc      	movs	r3, #204	; 0xcc
}
 800129a:	4618      	mov	r0, r3
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <UL_readcard>:
 * Read MIFARE Ultralight card data into card struct
 *
 * @param result - Card to store data into
 * @return PCD_OK if data was successfully read
 * */
PCD_StatusTypeDef UL_readcard(Card* result) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

	result->type = "MIFARE Ultralight";
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a16      	ldr	r2, [pc, #88]	; (8001308 <UL_readcard+0x64>)
 80012b0:	60da      	str	r2, [r3, #12]
	result->name = "Test1";
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a15      	ldr	r2, [pc, #84]	; (800130c <UL_readcard+0x68>)
 80012b6:	609a      	str	r2, [r3, #8]
	result->uidsize = UL_UIDSIZE;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2207      	movs	r2, #7
 80012bc:	711a      	strb	r2, [r3, #4]
	result->contents_size = UL_MEMSIZE;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2240      	movs	r2, #64	; 0x40
 80012c2:	831a      	strh	r2, [r3, #24]
	result->read_protected = 0;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	741a      	strb	r2, [r3, #16]

	if (PICC_Select() != PCD_OK) { //Select PICC if available
 80012ca:	f7ff feef 	bl	80010ac <PICC_Select>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2bcc      	cmp	r3, #204	; 0xcc
 80012d2:	d001      	beq.n	80012d8 <UL_readcard+0x34>
		return PCD_NO_PICC;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e012      	b.n	80012fe <UL_readcard+0x5a>
	}
	if ((UL_getuid(result->uid) != PCD_OK) || (UL_getalldata(result->contents) !=  PCD_OK)) {
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff ffa5 	bl	800122c <UL_getuid>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2bcc      	cmp	r3, #204	; 0xcc
 80012e6:	d107      	bne.n	80012f8 <UL_readcard+0x54>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	695b      	ldr	r3, [r3, #20]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ffb8 	bl	8001262 <UL_getalldata>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2bcc      	cmp	r3, #204	; 0xcc
 80012f6:	d001      	beq.n	80012fc <UL_readcard+0x58>
		return PCD_COMM_ERR;
 80012f8:	23aa      	movs	r3, #170	; 0xaa
 80012fa:	e000      	b.n	80012fe <UL_readcard+0x5a>
	}
	return PCD_OK;
 80012fc:	23cc      	movs	r3, #204	; 0xcc
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	080106cc 	.word	0x080106cc
 800130c:	080106e0 	.word	0x080106e0

08001310 <UL_writecard>:
/**
 * Write a card object to a physical card
 * @param towrite - Card instance to write
 * @return PCD_OK if card was successfully written to and verified.
 * */
PCD_StatusTypeDef UL_writecard(Card* towrite) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
	uint8_t* data_to_write = malloc(UL_DATASIZE * sizeof(uint8_t));
 8001318:	2030      	movs	r0, #48	; 0x30
 800131a:	f00e fcf3 	bl	800fd04 <malloc>
 800131e:	4603      	mov	r3, r0
 8001320:	60bb      	str	r3, [r7, #8]
	memcpy(data_to_write, towrite->contents + (UL_MEMSIZE - UL_DATASIZE), UL_DATASIZE);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	3310      	adds	r3, #16
 8001328:	2230      	movs	r2, #48	; 0x30
 800132a:	4619      	mov	r1, r3
 800132c:	68b8      	ldr	r0, [r7, #8]
 800132e:	f00e fcf9 	bl	800fd24 <memcpy>

	if (PICC_Select() != PCD_OK) {
 8001332:	f7ff febb 	bl	80010ac <PICC_Select>
 8001336:	4603      	mov	r3, r0
 8001338:	2bcc      	cmp	r3, #204	; 0xcc
 800133a:	d004      	beq.n	8001346 <UL_writecard+0x36>
		free(data_to_write);
 800133c:	68b8      	ldr	r0, [r7, #8]
 800133e:	f00e fce9 	bl	800fd14 <free>
		return PCD_NO_PICC;
 8001342:	2301      	movs	r3, #1
 8001344:	e020      	b.n	8001388 <UL_writecard+0x78>
	}

	for (int addr = UL_DATASTART; addr <= UL_DATAEND; addr++) {
 8001346:	2304      	movs	r3, #4
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	e016      	b.n	800137a <UL_writecard+0x6a>
		if (UL_WRITE(addr, data_to_write + (UL_PAGESIZE * (addr - UL_DATASTART))) != PCD_OK) {
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	b2da      	uxtb	r2, r3
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	3b04      	subs	r3, #4
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4619      	mov	r1, r3
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	440b      	add	r3, r1
 800135c:	4619      	mov	r1, r3
 800135e:	4610      	mov	r0, r2
 8001360:	f7ff ff29 	bl	80011b6 <UL_WRITE>
 8001364:	4603      	mov	r3, r0
 8001366:	2bcc      	cmp	r3, #204	; 0xcc
 8001368:	d004      	beq.n	8001374 <UL_writecard+0x64>
			free(data_to_write);
 800136a:	68b8      	ldr	r0, [r7, #8]
 800136c:	f00e fcd2 	bl	800fd14 <free>
			return PCD_COMM_ERR;
 8001370:	23aa      	movs	r3, #170	; 0xaa
 8001372:	e009      	b.n	8001388 <UL_writecard+0x78>
	for (int addr = UL_DATASTART; addr <= UL_DATAEND; addr++) {
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	3301      	adds	r3, #1
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	2b0f      	cmp	r3, #15
 800137e:	dde5      	ble.n	800134c <UL_writecard+0x3c>
		}
	}
	free(data_to_write);
 8001380:	68b8      	ldr	r0, [r7, #8]
 8001382:	f00e fcc7 	bl	800fd14 <free>
	return PCD_OK;
 8001386:	23cc      	movs	r3, #204	; 0xcc
}
 8001388:	4618      	mov	r0, r3
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <uid_tostring>:
 *
 * @param uid - Uid
 * @param size - Size of uid
 * @return pointer to string of uid
 * */
char* uid_tostring(uint8_t* uid, uint8_t size) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	460b      	mov	r3, r1
 800139a:	70fb      	strb	r3, [r7, #3]
	char* result = malloc((2 * size * sizeof(char)) + 1); //multiply by 2 since 1 byte is two hex digits
 800139c:	78fb      	ldrb	r3, [r7, #3]
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	3301      	adds	r3, #1
 80013a2:	4618      	mov	r0, r3
 80013a4:	f00e fcae 	bl	800fd04 <malloc>
 80013a8:	4603      	mov	r3, r0
 80013aa:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < size; i++) {
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	e023      	b.n	80013fa <uid_tostring+0x6a>
		if (uid[i] <= 0x0F) { //Only one hex character
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	4413      	add	r3, r2
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b0f      	cmp	r3, #15
 80013bc:	d80d      	bhi.n	80013da <uid_tostring+0x4a>
			sprintf(result + (2 * i), "0%X", uid[i]);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	461a      	mov	r2, r3
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	1898      	adds	r0, r3, r2
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	4413      	add	r3, r2
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	461a      	mov	r2, r3
 80013d2:	4912      	ldr	r1, [pc, #72]	; (800141c <uid_tostring+0x8c>)
 80013d4:	f00e fdb4 	bl	800ff40 <siprintf>
 80013d8:	e00c      	b.n	80013f4 <uid_tostring+0x64>
		} else {
			sprintf(result + (2 * i), "%X", uid[i]);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	461a      	mov	r2, r3
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	1898      	adds	r0, r3, r2
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	461a      	mov	r2, r3
 80013ee:	490c      	ldr	r1, [pc, #48]	; (8001420 <uid_tostring+0x90>)
 80013f0:	f00e fda6 	bl	800ff40 <siprintf>
	for (int i = 0; i < size; i++) {
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	3301      	adds	r3, #1
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	78fb      	ldrb	r3, [r7, #3]
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	429a      	cmp	r2, r3
 8001400:	dbd7      	blt.n	80013b2 <uid_tostring+0x22>
		}
	}
	result[2 * size] = '\0'; //Add null
 8001402:	78fb      	ldrb	r3, [r7, #3]
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	461a      	mov	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	4413      	add	r3, r2
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
	return result;
 8001410:	68bb      	ldr	r3, [r7, #8]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	080106e8 	.word	0x080106e8
 8001420:	080106ec 	.word	0x080106ec

08001424 <UL_verify>:
/**
 * Verify that a phyiscal card's contents matches what was intended to be written
 * @param check - Card to check phyiscal card data against
 * @return PCD_OK if contents is correct
 * */
PCD_StatusTypeDef UL_verify(Card* check) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	Card* read = malloc(sizeof(Card));
 800142c:	201c      	movs	r0, #28
 800142e:	f00e fc69 	bl	800fd04 <malloc>
 8001432:	4603      	mov	r3, r0
 8001434:	60bb      	str	r3, [r7, #8]
	read->contents = malloc(UL_MEMSIZE * sizeof(uint8_t));
 8001436:	2040      	movs	r0, #64	; 0x40
 8001438:	f00e fc64 	bl	800fd04 <malloc>
 800143c:	4603      	mov	r3, r0
 800143e:	461a      	mov	r2, r3
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	615a      	str	r2, [r3, #20]
	read->uid = malloc(UL_UIDSIZE * sizeof(uint8_t));
 8001444:	2007      	movs	r0, #7
 8001446:	f00e fc5d 	bl	800fd04 <malloc>
 800144a:	4603      	mov	r3, r0
 800144c:	461a      	mov	r2, r3
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	601a      	str	r2, [r3, #0]

	if (UL_readcard(read) != PCD_OK) {
 8001452:	68b8      	ldr	r0, [r7, #8]
 8001454:	f7ff ff26 	bl	80012a4 <UL_readcard>
 8001458:	4603      	mov	r3, r0
 800145a:	2bcc      	cmp	r3, #204	; 0xcc
 800145c:	d001      	beq.n	8001462 <UL_verify+0x3e>
		return PCD_COMM_ERR;
 800145e:	23aa      	movs	r3, #170	; 0xaa
 8001460:	e031      	b.n	80014c6 <UL_verify+0xa2>
	}

	for (int byte = 0; byte < UL_MEMSIZE; byte++) {
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	e01d      	b.n	80014a4 <UL_verify+0x80>
		if (read->contents[byte] != check->contents[byte]) {
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	695a      	ldr	r2, [r3, #20]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4413      	add	r3, r2
 8001470:	781a      	ldrb	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6959      	ldr	r1, [r3, #20]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	440b      	add	r3, r1
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	429a      	cmp	r2, r3
 800147e:	d00e      	beq.n	800149e <UL_verify+0x7a>
			free(read->contents);
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	695b      	ldr	r3, [r3, #20]
 8001484:	4618      	mov	r0, r3
 8001486:	f00e fc45 	bl	800fd14 <free>
			free(read->uid);
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f00e fc40 	bl	800fd14 <free>
			free(read);
 8001494:	68b8      	ldr	r0, [r7, #8]
 8001496:	f00e fc3d 	bl	800fd14 <free>
			return PCD_VERIFY_ERR;
 800149a:	2303      	movs	r3, #3
 800149c:	e013      	b.n	80014c6 <UL_verify+0xa2>
	for (int byte = 0; byte < UL_MEMSIZE; byte++) {
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3301      	adds	r3, #1
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	2b3f      	cmp	r3, #63	; 0x3f
 80014a8:	ddde      	ble.n	8001468 <UL_verify+0x44>
		}
	}
	free(read->contents);
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	695b      	ldr	r3, [r3, #20]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f00e fc30 	bl	800fd14 <free>
	free(read->uid);
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f00e fc2b 	bl	800fd14 <free>
	free(read);
 80014be:	68b8      	ldr	r0, [r7, #8]
 80014c0:	f00e fc28 	bl	800fd14 <free>
	return PCD_OK;
 80014c4:	23cc      	movs	r3, #204	; 0xcc
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <OLED_Clear>:
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
}
/*Function to clear OLED (write all zero to display memory)
 *
 * */
void OLED_Clear(void){
 80014ce:	b580      	push	{r7, lr}
 80014d0:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 80014d4:	af00      	add	r7, sp, #0
	uint8_t zeros[1024];
	memset(zeros,0x00,1024);
 80014d6:	463b      	mov	r3, r7
 80014d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014dc:	2100      	movs	r1, #0
 80014de:	4618      	mov	r0, r3
 80014e0:	f00e fc2e 	bl	800fd40 <memset>
	OLED_FLUSH(zeros);
 80014e4:	463b      	mov	r3, r7
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 f87c 	bl	80015e4 <OLED_FLUSH>

}
 80014ec:	bf00      	nop
 80014ee:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <OLED_cmd>:

/*Function to send single byte command to display (ENSURE DC is low)
 *
 * @param data: Command to send to display
 * */
HAL_StatusTypeDef OLED_cmd(uint8_t data){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
	uint8_t value=data;
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8001506:	2200      	movs	r2, #0
 8001508:	2110      	movs	r1, #16
 800150a:	4815      	ldr	r0, [pc, #84]	; (8001560 <OLED_cmd+0x68>)
 800150c:	f002 ffce 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8001510:	2200      	movs	r2, #0
 8001512:	2102      	movs	r1, #2
 8001514:	4813      	ldr	r0, [pc, #76]	; (8001564 <OLED_cmd+0x6c>)
 8001516:	f002 ffc9 	bl	80044ac <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY)!=HAL_OK){
 800151a:	f107 010f 	add.w	r1, r7, #15
 800151e:	f04f 33ff 	mov.w	r3, #4294967295
 8001522:	2201      	movs	r2, #1
 8001524:	4810      	ldr	r0, [pc, #64]	; (8001568 <OLED_cmd+0x70>)
 8001526:	f005 ff6c 	bl	8007402 <HAL_SPI_Transmit>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d009      	beq.n	8001544 <OLED_cmd+0x4c>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8001530:	2201      	movs	r2, #1
 8001532:	2110      	movs	r1, #16
 8001534:	480a      	ldr	r0, [pc, #40]	; (8001560 <OLED_cmd+0x68>)
 8001536:	f002 ffb9 	bl	80044ac <HAL_GPIO_WritePin>
		HAL_Delay(1);
 800153a:	2001      	movs	r0, #1
 800153c:	f002 fd14 	bl	8003f68 <HAL_Delay>
		return(HAL_ERROR);
 8001540:	2301      	movs	r3, #1
 8001542:	e008      	b.n	8001556 <OLED_cmd+0x5e>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8001544:	2201      	movs	r2, #1
 8001546:	2110      	movs	r1, #16
 8001548:	4805      	ldr	r0, [pc, #20]	; (8001560 <OLED_cmd+0x68>)
 800154a:	f002 ffaf 	bl	80044ac <HAL_GPIO_WritePin>
		HAL_Delay(1);
 800154e:	2001      	movs	r0, #1
 8001550:	f002 fd0a 	bl	8003f68 <HAL_Delay>
		return(HAL_OK);
 8001554:	2300      	movs	r3, #0
	}

}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40020000 	.word	0x40020000
 8001564:	40020400 	.word	0x40020400
 8001568:	20000770 	.word	0x20000770

0800156c <OLED_data>:
 *
 * @param data: Pointer to array of data to send
 *
 * @param size: Size of array (maximum is 1024)
 * */
HAL_StatusTypeDef OLED_data(uint8_t* data,uint8_t size){
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8001578:	2200      	movs	r2, #0
 800157a:	2110      	movs	r1, #16
 800157c:	4816      	ldr	r0, [pc, #88]	; (80015d8 <OLED_data+0x6c>)
 800157e:	f002 ff95 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 1);
 8001582:	2201      	movs	r2, #1
 8001584:	2102      	movs	r1, #2
 8001586:	4815      	ldr	r0, [pc, #84]	; (80015dc <OLED_data+0x70>)
 8001588:	f002 ff90 	bl	80044ac <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY)!=HAL_OK){
 800158c:	78fb      	ldrb	r3, [r7, #3]
 800158e:	b29a      	uxth	r2, r3
 8001590:	f04f 33ff 	mov.w	r3, #4294967295
 8001594:	6879      	ldr	r1, [r7, #4]
 8001596:	4812      	ldr	r0, [pc, #72]	; (80015e0 <OLED_data+0x74>)
 8001598:	f005 ff33 	bl	8007402 <HAL_SPI_Transmit>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00b      	beq.n	80015ba <OLED_data+0x4e>
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2102      	movs	r1, #2
 80015a6:	480d      	ldr	r0, [pc, #52]	; (80015dc <OLED_data+0x70>)
 80015a8:	f002 ff80 	bl	80044ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 80015ac:	2201      	movs	r2, #1
 80015ae:	2110      	movs	r1, #16
 80015b0:	4809      	ldr	r0, [pc, #36]	; (80015d8 <OLED_data+0x6c>)
 80015b2:	f002 ff7b 	bl	80044ac <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 80015b6:	2301      	movs	r3, #1
 80015b8:	e00a      	b.n	80015d0 <OLED_data+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2102      	movs	r1, #2
 80015be:	4807      	ldr	r0, [pc, #28]	; (80015dc <OLED_data+0x70>)
 80015c0:	f002 ff74 	bl	80044ac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 80015c4:	2201      	movs	r2, #1
 80015c6:	2110      	movs	r1, #16
 80015c8:	4803      	ldr	r0, [pc, #12]	; (80015d8 <OLED_data+0x6c>)
 80015ca:	f002 ff6f 	bl	80044ac <HAL_GPIO_WritePin>
		return(HAL_OK);
 80015ce:	2300      	movs	r3, #0
	}



}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40020000 	.word	0x40020000
 80015dc:	40020400 	.word	0x40020400
 80015e0:	20000770 	.word	0x20000770

080015e4 <OLED_FLUSH>:

/*Function to send a whole page of display data (1024 bytes)
 *
 * @param mem: Pointer to array of data
 * */
void OLED_FLUSH(uint8_t* mem){
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	for(int page=0;page<8;page++){
 80015ec:	2300      	movs	r3, #0
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	e023      	b.n	800163a <OLED_FLUSH+0x56>
		OLED_cmd(PAGE_ADDR+page);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	3b50      	subs	r3, #80	; 0x50
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff ff7c 	bl	80014f8 <OLED_cmd>
		OLED_cmd(LOWER_COL);
 8001600:	2002      	movs	r0, #2
 8001602:	f7ff ff79 	bl	80014f8 <OLED_cmd>
		OLED_cmd(UPPER_COL);
 8001606:	2010      	movs	r0, #16
 8001608:	f7ff ff76 	bl	80014f8 <OLED_cmd>
		for(int i=0;i<128;i++){
 800160c:	2300      	movs	r3, #0
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	e00d      	b.n	800162e <OLED_FLUSH+0x4a>
			OLED_data(&mem[(page*128)+i],1);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	01da      	lsls	r2, r3, #7
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	4413      	add	r3, r2
 800161a:	461a      	mov	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4413      	add	r3, r2
 8001620:	2101      	movs	r1, #1
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff ffa2 	bl	800156c <OLED_data>
		for(int i=0;i<128;i++){
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	3301      	adds	r3, #1
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2b7f      	cmp	r3, #127	; 0x7f
 8001632:	ddee      	ble.n	8001612 <OLED_FLUSH+0x2e>
	for(int page=0;page<8;page++){
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	3301      	adds	r3, #1
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2b07      	cmp	r3, #7
 800163e:	ddd8      	ble.n	80015f2 <OLED_FLUSH+0xe>
		}


	}
}
 8001640:	bf00      	nop
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <OLED_INIT>:

/*Function to initialise OLED display
 *
 * */

HAL_StatusTypeDef OLED_INIT(void){
 800164c:	b5b0      	push	{r4, r5, r7, lr}
 800164e:	b088      	sub	sp, #32
 8001650:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8001652:	2201      	movs	r2, #1
 8001654:	2110      	movs	r1, #16
 8001656:	482f      	ldr	r0, [pc, #188]	; (8001714 <OLED_INIT+0xc8>)
 8001658:	f002 ff28 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 800165c:	2201      	movs	r2, #1
 800165e:	2108      	movs	r1, #8
 8001660:	482c      	ldr	r0, [pc, #176]	; (8001714 <OLED_INIT+0xc8>)
 8001662:	f002 ff23 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8001666:	2200      	movs	r2, #0
 8001668:	2102      	movs	r1, #2
 800166a:	482b      	ldr	r0, [pc, #172]	; (8001718 <OLED_INIT+0xcc>)
 800166c:	f002 ff1e 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001670:	2064      	movs	r0, #100	; 0x64
 8001672:	f002 fc79 	bl	8003f68 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2108      	movs	r1, #8
 800167a:	4826      	ldr	r0, [pc, #152]	; (8001714 <OLED_INIT+0xc8>)
 800167c:	f002 ff16 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001680:	2064      	movs	r0, #100	; 0x64
 8001682:	f002 fc71 	bl	8003f68 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8001686:	2201      	movs	r2, #1
 8001688:	2108      	movs	r1, #8
 800168a:	4822      	ldr	r0, [pc, #136]	; (8001714 <OLED_INIT+0xc8>)
 800168c:	f002 ff0e 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001690:	2064      	movs	r0, #100	; 0x64
 8001692:	f002 fc69 	bl	8003f68 <HAL_Delay>
	uint8_t config_data[25]={DISP_OFF , LOWER_COL , UPPER_COL , LINE_STRT , PAGE_ADDR , CNTRST_SET , CNTRST , SEG_MAP ,
 8001696:	4b21      	ldr	r3, [pc, #132]	; (800171c <OLED_INIT+0xd0>)
 8001698:	463c      	mov	r4, r7
 800169a:	461d      	mov	r5, r3
 800169c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800169e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016a4:	c403      	stmia	r4!, {r0, r1}
 80016a6:	7022      	strb	r2, [r4, #0]
							DISP_NORM , MUX_SET , MUX , DCDC_SET , DCDC , CHRG_PMP , SCAN_DIR , DISP_OFFSET_SET ,
							DISP_OFFSET , OSC_SET , OSC , PRE_CHRG_SET , PRE_CHRG , COM_SET , COM , VCOM_SET, VCOM};


	for(int i = 0; i < 25; i++){
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
 80016ac:	e00c      	b.n	80016c8 <OLED_INIT+0x7c>
		OLED_cmd(config_data[i]);
 80016ae:	463a      	mov	r2, r7
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	4413      	add	r3, r2
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ff1e 	bl	80014f8 <OLED_cmd>
		HAL_Delay(1);
 80016bc:	2001      	movs	r0, #1
 80016be:	f002 fc53 	bl	8003f68 <HAL_Delay>
	for(int i = 0; i < 25; i++){
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	3301      	adds	r3, #1
 80016c6:	61fb      	str	r3, [r7, #28]
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	2b18      	cmp	r3, #24
 80016cc:	ddef      	ble.n	80016ae <OLED_INIT+0x62>
	}

	OLED_cmd(DISP_INV);
 80016ce:	20a7      	movs	r0, #167	; 0xa7
 80016d0:	f7ff ff12 	bl	80014f8 <OLED_cmd>
	OLED_FLUSH(HVE);
 80016d4:	4812      	ldr	r0, [pc, #72]	; (8001720 <OLED_INIT+0xd4>)
 80016d6:	f7ff ff85 	bl	80015e4 <OLED_FLUSH>
	OLED_cmd(DISP_ON);
 80016da:	20af      	movs	r0, #175	; 0xaf
 80016dc:	f7ff ff0c 	bl	80014f8 <OLED_cmd>
	HAL_Delay(1000);
 80016e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016e4:	f002 fc40 	bl	8003f68 <HAL_Delay>
	OLED_cmd(DISP_OFF);
 80016e8:	20ae      	movs	r0, #174	; 0xae
 80016ea:	f7ff ff05 	bl	80014f8 <OLED_cmd>
	HAL_Delay(10);
 80016ee:	200a      	movs	r0, #10
 80016f0:	f002 fc3a 	bl	8003f68 <HAL_Delay>
	OLED_cmd(DISP_NORM);
 80016f4:	20a6      	movs	r0, #166	; 0xa6
 80016f6:	f7ff feff 	bl	80014f8 <OLED_cmd>
	HAL_Delay(10);
 80016fa:	200a      	movs	r0, #10
 80016fc:	f002 fc34 	bl	8003f68 <HAL_Delay>
	OLED_cmd(DISP_ON);
 8001700:	20af      	movs	r0, #175	; 0xaf
 8001702:	f7ff fef9 	bl	80014f8 <OLED_cmd>
	OLED_Clear();
 8001706:	f7ff fee2 	bl	80014ce <OLED_Clear>
	return HAL_OK;
 800170a:	2300      	movs	r3, #0

}
 800170c:	4618      	mov	r0, r3
 800170e:	3720      	adds	r7, #32
 8001710:	46bd      	mov	sp, r7
 8001712:	bdb0      	pop	{r4, r5, r7, pc}
 8001714:	40020000 	.word	0x40020000
 8001718:	40020400 	.word	0x40020400
 800171c:	080106f0 	.word	0x080106f0
 8001720:	20000000 	.word	0x20000000

08001724 <OLED_InvChar>:
 *
 * @param character: Character to invert (Must be an ASCII character)
 *
 * @param result: Pointer to array to store the 5 inverted bytes that make up the character
 * */
void OLED_InvChar(char character,uint8_t* result){
 8001724:	b480      	push	{r7}
 8001726:	b087      	sub	sp, #28
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	6039      	str	r1, [r7, #0]
 800172e:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[OLED_CHARSIZE];

	for(int i=0;i<=OLED_CHARSIZE;i++){
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
 8001734:	e015      	b.n	8001762 <OLED_InvChar+0x3e>
			temp[i]=~(ASCII[(uint8_t)character-ASCII_START][i]);
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	f1a3 0220 	sub.w	r2, r3, #32
 800173c:	4911      	ldr	r1, [pc, #68]	; (8001784 <OLED_InvChar+0x60>)
 800173e:	4613      	mov	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	18ca      	adds	r2, r1, r3
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	4413      	add	r3, r2
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	43db      	mvns	r3, r3
 800174e:	b2d9      	uxtb	r1, r3
 8001750:	f107 020c 	add.w	r2, r7, #12
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	4413      	add	r3, r2
 8001758:	460a      	mov	r2, r1
 800175a:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<=OLED_CHARSIZE;i++){
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	3301      	adds	r3, #1
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	2b05      	cmp	r3, #5
 8001766:	dde6      	ble.n	8001736 <OLED_InvChar+0x12>
	}
	memcpy(result,temp,OLED_CHARSIZE);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	f107 030c 	add.w	r3, r7, #12
 8001770:	6818      	ldr	r0, [r3, #0]
 8001772:	6010      	str	r0, [r2, #0]
 8001774:	791b      	ldrb	r3, [r3, #4]
 8001776:	7113      	strb	r3, [r2, #4]
}
 8001778:	bf00      	nop
 800177a:	371c      	adds	r7, #28
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	08010ae8 	.word	0x08010ae8

08001788 <OLED_drawChar>:
 * @param character: Character to draw
 *
 * @param invert: Option to invert the character (Use INVERT to invert defined in OLED.h)
 * */

void OLED_drawChar(uint8_t page,uint8_t col, char character, uint8_t invert){
 8001788:	b590      	push	{r4, r7, lr}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	4604      	mov	r4, r0
 8001790:	4608      	mov	r0, r1
 8001792:	4611      	mov	r1, r2
 8001794:	461a      	mov	r2, r3
 8001796:	4623      	mov	r3, r4
 8001798:	71fb      	strb	r3, [r7, #7]
 800179a:	4603      	mov	r3, r0
 800179c:	71bb      	strb	r3, [r7, #6]
 800179e:	460b      	mov	r3, r1
 80017a0:	717b      	strb	r3, [r7, #5]
 80017a2:	4613      	mov	r3, r2
 80017a4:	713b      	strb	r3, [r7, #4]
	OLED_cmd(PAGE_ADDR+page);
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	3b50      	subs	r3, #80	; 0x50
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff fea3 	bl	80014f8 <OLED_cmd>
	OLED_cmd(col&0x0F);
 80017b2:	79bb      	ldrb	r3, [r7, #6]
 80017b4:	f003 030f 	and.w	r3, r3, #15
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fe9c 	bl	80014f8 <OLED_cmd>
	OLED_cmd(0x10|(col>>4));
 80017c0:	79bb      	ldrb	r3, [r7, #6]
 80017c2:	091b      	lsrs	r3, r3, #4
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	f043 0310 	orr.w	r3, r3, #16
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fe93 	bl	80014f8 <OLED_cmd>
	uint8_t data[6];

	if(invert==NORMAL){
 80017d2:	793b      	ldrb	r3, [r7, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d110      	bne.n	80017fa <OLED_drawChar+0x72>
		memcpy(data,ASCII[(uint8_t)character-0x20],5);
 80017d8:	797b      	ldrb	r3, [r7, #5]
 80017da:	f1a3 0220 	sub.w	r2, r3, #32
 80017de:	4613      	mov	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	4a0f      	ldr	r2, [pc, #60]	; (8001824 <OLED_drawChar+0x9c>)
 80017e6:	1899      	adds	r1, r3, r2
 80017e8:	f107 0308 	add.w	r3, r7, #8
 80017ec:	2205      	movs	r2, #5
 80017ee:	4618      	mov	r0, r3
 80017f0:	f00e fa98 	bl	800fd24 <memcpy>
		data[5]=0x00;
 80017f4:	2300      	movs	r3, #0
 80017f6:	737b      	strb	r3, [r7, #13]
 80017f8:	e009      	b.n	800180e <OLED_drawChar+0x86>
	}
	else{
		data[0]=0xFF;
 80017fa:	23ff      	movs	r3, #255	; 0xff
 80017fc:	723b      	strb	r3, [r7, #8]
		OLED_InvChar(character,data + 1);
 80017fe:	f107 0308 	add.w	r3, r7, #8
 8001802:	3301      	adds	r3, #1
 8001804:	797a      	ldrb	r2, [r7, #5]
 8001806:	4619      	mov	r1, r3
 8001808:	4610      	mov	r0, r2
 800180a:	f7ff ff8b 	bl	8001724 <OLED_InvChar>

	}

	OLED_data(data, 6);
 800180e:	f107 0308 	add.w	r3, r7, #8
 8001812:	2106      	movs	r1, #6
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fea9 	bl	800156c <OLED_data>

	}
 800181a:	bf00      	nop
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bd90      	pop	{r4, r7, pc}
 8001822:	bf00      	nop
 8001824:	08010ae8 	.word	0x08010ae8

08001828 <OLED_Printlin>:
 * @param string: String to print (MUST BE LESS THAN 21)
 *
 * @param invert: Option to invert the entire string
 * */

void OLED_Printlin(uint8_t page,uint8_t col,char* string,uint8_t invert){
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	603a      	str	r2, [r7, #0]
 8001830:	461a      	mov	r2, r3
 8001832:	4603      	mov	r3, r0
 8001834:	71fb      	strb	r3, [r7, #7]
 8001836:	460b      	mov	r3, r1
 8001838:	71bb      	strb	r3, [r7, #6]
 800183a:	4613      	mov	r3, r2
 800183c:	717b      	strb	r3, [r7, #5]
	for(int i=0;i<strlen(string);i++){
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	e014      	b.n	800186e <OLED_Printlin+0x46>
		OLED_drawChar(page, col+(i*6), string[i],invert);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	b2db      	uxtb	r3, r3
 8001848:	461a      	mov	r2, r3
 800184a:	0052      	lsls	r2, r2, #1
 800184c:	4413      	add	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	b2da      	uxtb	r2, r3
 8001852:	79bb      	ldrb	r3, [r7, #6]
 8001854:	4413      	add	r3, r2
 8001856:	b2d9      	uxtb	r1, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	4413      	add	r3, r2
 800185e:	781a      	ldrb	r2, [r3, #0]
 8001860:	797b      	ldrb	r3, [r7, #5]
 8001862:	79f8      	ldrb	r0, [r7, #7]
 8001864:	f7ff ff90 	bl	8001788 <OLED_drawChar>
	for(int i=0;i<strlen(string);i++){
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	3301      	adds	r3, #1
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	6838      	ldr	r0, [r7, #0]
 8001870:	f7fe fcb6 	bl	80001e0 <strlen>
 8001874:	4602      	mov	r2, r0
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	429a      	cmp	r2, r3
 800187a:	d8e3      	bhi.n	8001844 <OLED_Printlin+0x1c>
	}
}
 800187c:	bf00      	nop
 800187e:	bf00      	nop
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <OLED_PrintCent>:
 * @param string: String to print
 *
 * @param invert: Option to invert text
 * */

void OLED_PrintCent(uint8_t page, char* string, uint8_t invert){
 8001886:	b580      	push	{r7, lr}
 8001888:	b084      	sub	sp, #16
 800188a:	af00      	add	r7, sp, #0
 800188c:	4603      	mov	r3, r0
 800188e:	6039      	str	r1, [r7, #0]
 8001890:	71fb      	strb	r3, [r7, #7]
 8001892:	4613      	mov	r3, r2
 8001894:	71bb      	strb	r3, [r7, #6]
	int len=strlen(string);
 8001896:	6838      	ldr	r0, [r7, #0]
 8001898:	f7fe fca2 	bl	80001e0 <strlen>
 800189c:	4603      	mov	r3, r0
 800189e:	60fb      	str	r3, [r7, #12]

	int start_col=(MID_COL)-((len/2)*6);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	0fda      	lsrs	r2, r3, #31
 80018a4:	4413      	add	r3, r2
 80018a6:	105b      	asrs	r3, r3, #1
 80018a8:	425b      	negs	r3, r3
 80018aa:	461a      	mov	r2, r3
 80018ac:	4613      	mov	r3, r2
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	4413      	add	r3, r2
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	3340      	adds	r3, #64	; 0x40
 80018b6:	60bb      	str	r3, [r7, #8]

	OLED_Printlin(page, start_col, string, invert);
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	b2d9      	uxtb	r1, r3
 80018bc:	79bb      	ldrb	r3, [r7, #6]
 80018be:	79f8      	ldrb	r0, [r7, #7]
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	f7ff ffb1 	bl	8001828 <OLED_Printlin>
}
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <OLED_Print>:
/*General purpose print function with wrap around ability. (Can take string of abitrary size and fit onto display)
 *
 * @param string: String to print (This can be longer than the max 21 character per line this function will chop it up)
 * */

void OLED_Print(char* string){
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b094      	sub	sp, #80	; 0x50
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
	char fill = ' ';
 80018d6:	2320      	movs	r3, #32
 80018d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	int i=0;
 80018dc:	2300      	movs	r3, #0
 80018de:	64fb      	str	r3, [r7, #76]	; 0x4c
	int last_ind=0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	64bb      	str	r3, [r7, #72]	; 0x48
	int line=0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	647b      	str	r3, [r7, #68]	; 0x44
	int linend=0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	63bb      	str	r3, [r7, #56]	; 0x38
	    while(1){

	        char thisline[22];
	        char whitespaces[20];

	        for(int charac=0;charac<22;charac++){
 80018ec:	2300      	movs	r3, #0
 80018ee:	643b      	str	r3, [r7, #64]	; 0x40
 80018f0:	e018      	b.n	8001924 <OLED_Print+0x56>
	            if(string[last_ind+charac]==' '){
 80018f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80018f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018f6:	4413      	add	r3, r2
 80018f8:	461a      	mov	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b20      	cmp	r3, #32
 8001902:	d10b      	bne.n	800191c <OLED_Print+0x4e>
	                whitespaces[i]=charac; //keep track of our whitespaces
 8001904:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001906:	b2d9      	uxtb	r1, r3
 8001908:	f107 020c 	add.w	r2, r7, #12
 800190c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800190e:	4413      	add	r3, r2
 8001910:	460a      	mov	r2, r1
 8001912:	701a      	strb	r2, [r3, #0]
	                i++;
 8001914:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001916:	3301      	adds	r3, #1
 8001918:	64fb      	str	r3, [r7, #76]	; 0x4c
 800191a:	e000      	b.n	800191e <OLED_Print+0x50>
	            }
	            else{
	                continue;
 800191c:	bf00      	nop
	        for(int charac=0;charac<22;charac++){
 800191e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001920:	3301      	adds	r3, #1
 8001922:	643b      	str	r3, [r7, #64]	; 0x40
 8001924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001926:	2b15      	cmp	r3, #21
 8001928:	dde3      	ble.n	80018f2 <OLED_Print+0x24>
	            }


	        }

	        if(string[last_ind]==' '){
 800192a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	4413      	add	r3, r2
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b20      	cmp	r3, #32
 8001934:	d102      	bne.n	800193c <OLED_Print+0x6e>
	            last_ind++;
 8001936:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001938:	3301      	adds	r3, #1
 800193a:	64bb      	str	r3, [r7, #72]	; 0x48

	        else{

	        }

	        if(strlen(string+last_ind)<22){ //special routine for end of line (since string[last_ind+20] may not exist)
 800193c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	4413      	add	r3, r2
 8001942:	4618      	mov	r0, r3
 8001944:	f7fe fc4c 	bl	80001e0 <strlen>
 8001948:	4603      	mov	r3, r0
 800194a:	2b15      	cmp	r3, #21
 800194c:	d828      	bhi.n	80019a0 <OLED_Print+0xd2>
	            linend=strlen(string+last_ind);
 800194e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4413      	add	r3, r2
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fc43 	bl	80001e0 <strlen>
 800195a:	4603      	mov	r3, r0
 800195c:	63bb      	str	r3, [r7, #56]	; 0x38
	            strncpy(thisline,string+last_ind,linend); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 800195e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	18d1      	adds	r1, r2, r3
 8001964:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001966:	f107 0320 	add.w	r3, r7, #32
 800196a:	4618      	mov	r0, r3
 800196c:	f00e fb10 	bl	800ff90 <strncpy>
	            memset(thisline+linend,fill,21-linend);
 8001970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001972:	f107 0220 	add.w	r2, r7, #32
 8001976:	18d0      	adds	r0, r2, r3
 8001978:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800197c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800197e:	f1c3 0315 	rsb	r3, r3, #21
 8001982:	461a      	mov	r2, r3
 8001984:	f00e f9dc 	bl	800fd40 <memset>
	            thisline[21]=' ';
 8001988:	2320      	movs	r3, #32
 800198a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            OLED_Printlin(line, 0x02,thisline,NORMAL);
 800198e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001990:	b2d8      	uxtb	r0, r3
 8001992:	f107 0220 	add.w	r2, r7, #32
 8001996:	2300      	movs	r3, #0
 8001998:	2102      	movs	r1, #2
 800199a:	f7ff ff45 	bl	8001828 <OLED_Printlin>




	    }
}
 800199e:	e05e      	b.n	8001a5e <OLED_Print+0x190>
	        if((string[(last_ind)+20]!=' ') && (string[(last_ind)+21]!=' ')){
 80019a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019a2:	3314      	adds	r3, #20
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	4413      	add	r3, r2
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b20      	cmp	r3, #32
 80019ac:	d03a      	beq.n	8001a24 <OLED_Print+0x156>
 80019ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019b0:	3315      	adds	r3, #21
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b20      	cmp	r3, #32
 80019ba:	d033      	beq.n	8001a24 <OLED_Print+0x156>
	            strncpy(thisline,string+last_ind,whitespaces[i-1]); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 80019bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	18d1      	adds	r1, r2, r3
 80019c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019c4:	3b01      	subs	r3, #1
 80019c6:	3350      	adds	r3, #80	; 0x50
 80019c8:	443b      	add	r3, r7
 80019ca:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80019ce:	461a      	mov	r2, r3
 80019d0:	f107 0320 	add.w	r3, r7, #32
 80019d4:	4618      	mov	r0, r3
 80019d6:	f00e fadb 	bl	800ff90 <strncpy>
	            memset(thisline+whitespaces[i-1],fill,21-whitespaces[i-1]);
 80019da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019dc:	3b01      	subs	r3, #1
 80019de:	3350      	adds	r3, #80	; 0x50
 80019e0:	443b      	add	r3, r7
 80019e2:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80019e6:	461a      	mov	r2, r3
 80019e8:	f107 0320 	add.w	r3, r7, #32
 80019ec:	1898      	adds	r0, r3, r2
 80019ee:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80019f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019f4:	3b01      	subs	r3, #1
 80019f6:	3350      	adds	r3, #80	; 0x50
 80019f8:	443b      	add	r3, r7
 80019fa:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80019fe:	f1c3 0315 	rsb	r3, r3, #21
 8001a02:	461a      	mov	r2, r3
 8001a04:	f00e f99c 	bl	800fd40 <memset>
	            thisline[21]=' ';
 8001a08:	2320      	movs	r3, #32
 8001a0a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+whitespaces[i-1];
 8001a0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a10:	3b01      	subs	r3, #1
 8001a12:	3350      	adds	r3, #80	; 0x50
 8001a14:	443b      	add	r3, r7
 8001a16:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a1e:	4413      	add	r3, r2
 8001a20:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a22:	e00e      	b.n	8001a42 <OLED_Print+0x174>
	            strncpy(thisline,string+last_ind,21);
 8001a24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	18d1      	adds	r1, r2, r3
 8001a2a:	f107 0320 	add.w	r3, r7, #32
 8001a2e:	2215      	movs	r2, #21
 8001a30:	4618      	mov	r0, r3
 8001a32:	f00e faad 	bl	800ff90 <strncpy>
	            thisline[21]=' ';
 8001a36:	2320      	movs	r3, #32
 8001a38:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+21;
 8001a3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a3e:	3315      	adds	r3, #21
 8001a40:	64bb      	str	r3, [r7, #72]	; 0x48
	        i=0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	64fb      	str	r3, [r7, #76]	; 0x4c
	        OLED_Printlin(line, 0x02, thisline,NORMAL);
 8001a46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a48:	b2d8      	uxtb	r0, r3
 8001a4a:	f107 0220 	add.w	r2, r7, #32
 8001a4e:	2300      	movs	r3, #0
 8001a50:	2102      	movs	r1, #2
 8001a52:	f7ff fee9 	bl	8001828 <OLED_Printlin>
	        line++;
 8001a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a58:	3301      	adds	r3, #1
 8001a5a:	647b      	str	r3, [r7, #68]	; 0x44
	    while(1){
 8001a5c:	e746      	b.n	80018ec <OLED_Print+0x1e>
}
 8001a5e:	3750      	adds	r7, #80	; 0x50
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <OLED_SCREEN>:
 * @param screen: Screen to display
 *
 * @param invert: Option to invert entire screen
 * */

void OLED_SCREEN(const Screen* screen,uint8_t invert) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	70fb      	strb	r3, [r7, #3]
	OLED_Clear();
 8001a70:	f7ff fd2d 	bl	80014ce <OLED_Clear>
	OLED_PrintCent(0, (char*)screen->data[0], invert);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	78fa      	ldrb	r2, [r7, #3]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	2000      	movs	r0, #0
 8001a80:	f7ff ff01 	bl	8001886 <OLED_PrintCent>

	for(int i = 0; i < screen->datsize - 1; i++) {
 8001a84:	2300      	movs	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	e01a      	b.n	8001ac0 <OLED_SCREEN+0x5c>
		OLED_Printlin((uint8_t)screen->dataloc[i+1][0],(uint8_t) screen->dataloc[i+1][1],(char*) screen->data[i+1], invert);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68da      	ldr	r2, [r3, #12]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	3301      	adds	r3, #1
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	4413      	add	r3, r2
 8001a96:	7818      	ldrb	r0, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	68da      	ldr	r2, [r3, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	4413      	add	r3, r2
 8001aa4:	7859      	ldrb	r1, [r3, #1]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689a      	ldr	r2, [r3, #8]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	3301      	adds	r3, #1
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	78fb      	ldrb	r3, [r7, #3]
 8001ab6:	f7ff feb7 	bl	8001828 <OLED_Printlin>
	for(int i = 0; i < screen->datsize - 1; i++) {
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3301      	adds	r3, #1
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dbde      	blt.n	8001a8a <OLED_SCREEN+0x26>
	}
}
 8001acc:	bf00      	nop
 8001ace:	bf00      	nop
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <OLED_SCRNREF>:
 * @param dataindx: Index of screen->data to modify
 *
 * @param data: Data to add to the screen
 * */

void OLED_SCRNREF(const Screen* screen,uint8_t dataindx,char* data){
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	60f8      	str	r0, [r7, #12]
 8001ade:	460b      	mov	r3, r1
 8001ae0:	607a      	str	r2, [r7, #4]
 8001ae2:	72fb      	strb	r3, [r7, #11]
	int len=strlen(screen->data[dataindx]);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	7afb      	ldrb	r3, [r7, #11]
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fb75 	bl	80001e0 <strlen>
 8001af6:	4603      	mov	r3, r0
 8001af8:	617b      	str	r3, [r7, #20]
	int start_col=screen->dataloc[dataindx][1]+((len)*6);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	68da      	ldr	r2, [r3, #12]
 8001afe:	7afb      	ldrb	r3, [r7, #11]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4413      	add	r3, r2
 8001b04:	785b      	ldrb	r3, [r3, #1]
 8001b06:	4619      	mov	r1, r3
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	4413      	add	r3, r2
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	440b      	add	r3, r1
 8001b14:	613b      	str	r3, [r7, #16]

	OLED_Printlin(screen->dataloc[dataindx][0], start_col, data, NORMAL);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	7afb      	ldrb	r3, [r7, #11]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	4413      	add	r3, r2
 8001b20:	7818      	ldrb	r0, [r3, #0]
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	b2d9      	uxtb	r1, r3
 8001b26:	2300      	movs	r3, #0
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	f7ff fe7d 	bl	8001828 <OLED_Printlin>
}
 8001b2e:	bf00      	nop
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <OLED_SELECT>:
 * @param page: Row to place arrow
 *
 * @param col: Column to place arrow
 * */

void OLED_SELECT(const Screen* screen,uint8_t selopt, int restore){
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b089      	sub	sp, #36	; 0x24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	460b      	mov	r3, r1
 8001b42:	607a      	str	r2, [r7, #4]
 8001b44:	72fb      	strb	r3, [r7, #11]

	char arrow[]="->";
 8001b46:	4a35      	ldr	r2, [pc, #212]	; (8001c1c <OLED_SELECT+0xe4>)
 8001b48:	f107 0310 	add.w	r3, r7, #16
 8001b4c:	6812      	ldr	r2, [r2, #0]
 8001b4e:	4611      	mov	r1, r2
 8001b50:	8019      	strh	r1, [r3, #0]
 8001b52:	3302      	adds	r3, #2
 8001b54:	0c12      	lsrs	r2, r2, #16
 8001b56:	701a      	strb	r2, [r3, #0]

	uint8_t prevpage,prevcol,thispage,thiscol,index;
	char* rest;

	if(selopt == 0){
 8001b58:	7afb      	ldrb	r3, [r7, #11]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d105      	bne.n	8001b6a <OLED_SELECT+0x32>
	    index = screen->selsize - 1;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	3b01      	subs	r3, #1
 8001b66:	77fb      	strb	r3, [r7, #31]
 8001b68:	e002      	b.n	8001b70 <OLED_SELECT+0x38>
	} else {
		index = selopt - 1;
 8001b6a:	7afb      	ldrb	r3, [r7, #11]
 8001b6c:	3b01      	subs	r3, #1
 8001b6e:	77fb      	strb	r3, [r7, #31]
	}

	prevpage=screen->seldata[index][0];
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	691a      	ldr	r2, [r3, #16]
 8001b74:	7ffb      	ldrb	r3, [r7, #31]
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	75fb      	strb	r3, [r7, #23]
	prevcol=screen->seldata[index][1];
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	691a      	ldr	r2, [r3, #16]
 8001b82:	7ffb      	ldrb	r3, [r7, #31]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	4413      	add	r3, r2
 8001b88:	785b      	ldrb	r3, [r3, #1]
 8001b8a:	75bb      	strb	r3, [r7, #22]
	thispage=screen->seldata[selopt][0];
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	691a      	ldr	r2, [r3, #16]
 8001b90:	7afb      	ldrb	r3, [r7, #11]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	757b      	strb	r3, [r7, #21]
	thiscol=screen->seldata[selopt][1];
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	691a      	ldr	r2, [r3, #16]
 8001b9e:	7afb      	ldrb	r3, [r7, #11]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	4413      	add	r3, r2
 8001ba4:	785b      	ldrb	r3, [r3, #1]
 8001ba6:	753b      	strb	r3, [r7, #20]

	if(restore == OLED_RESTORE){
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d122      	bne.n	8001bf4 <OLED_SELECT+0xbc>
	    if (selopt == 0) {
 8001bae:	7afb      	ldrb	r3, [r7, #11]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d110      	bne.n	8001bd6 <OLED_SELECT+0x9e>
	    	rest=(char*)screen->data[find_restore_string(screen, screen->selsize - 1)]; //Here we may be wrapping around so we must restore the last select option
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	689c      	ldr	r4, [r3, #8]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f000 f911 	bl	8001dec <find_restore_string>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	4423      	add	r3, r4
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	61bb      	str	r3, [r7, #24]
 8001bd4:	e010      	b.n	8001bf8 <OLED_SELECT+0xc0>
	    } else {
	    	rest=(char*)screen->data[find_restore_string(screen, selopt - 1)];
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	689c      	ldr	r4, [r3, #8]
 8001bda:	7afb      	ldrb	r3, [r7, #11]
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	4619      	mov	r1, r3
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f000 f902 	bl	8001dec <find_restore_string>
 8001be8:	4603      	mov	r3, r0
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4423      	add	r3, r4
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	61bb      	str	r3, [r7, #24]
 8001bf2:	e001      	b.n	8001bf8 <OLED_SELECT+0xc0>
	    }
	} else {
	    rest = "  ";
 8001bf4:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <OLED_SELECT+0xe8>)
 8001bf6:	61bb      	str	r3, [r7, #24]
	}

	    OLED_Printlin(prevpage, prevcol, rest, NORMAL); //This restores the line of the previous (now deselected) select option
 8001bf8:	7db9      	ldrb	r1, [r7, #22]
 8001bfa:	7df8      	ldrb	r0, [r7, #23]
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	f7ff fe12 	bl	8001828 <OLED_Printlin>
	    OLED_Printlin(thispage, thiscol, arrow, NORMAL);
 8001c04:	f107 0210 	add.w	r2, r7, #16
 8001c08:	7d39      	ldrb	r1, [r7, #20]
 8001c0a:	7d78      	ldrb	r0, [r7, #21]
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f7ff fe0b 	bl	8001828 <OLED_Printlin>

}
 8001c12:	bf00      	nop
 8001c14:	3724      	adds	r7, #36	; 0x24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd90      	pop	{r4, r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	08010710 	.word	0x08010710
 8001c20:	0801070c 	.word	0x0801070c

08001c24 <OLED_select_inv>:
/**
 * Select option by inverting the character which is selected
 * @param screen - Screen currently displayed
 * @param selopt - Selected select option
 * */
void OLED_select_inv(const Screen* screen, uint8_t selopt) {
 8001c24:	b590      	push	{r4, r7, lr}
 8001c26:	b087      	sub	sp, #28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	70fb      	strb	r3, [r7, #3]
	uint8_t index, prevpage, prevcol, thispage, thiscol;
	char* restore;

	if(selopt == 0){
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d105      	bne.n	8001c42 <OLED_select_inv+0x1e>
		index = screen->selsize - 1;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	3b01      	subs	r3, #1
 8001c3e:	75fb      	strb	r3, [r7, #23]
 8001c40:	e002      	b.n	8001c48 <OLED_select_inv+0x24>
	} else {
		index = selopt - 1;
 8001c42:	78fb      	ldrb	r3, [r7, #3]
 8001c44:	3b01      	subs	r3, #1
 8001c46:	75fb      	strb	r3, [r7, #23]
	}

	prevpage=screen->seldata[index][0];
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	7dfb      	ldrb	r3, [r7, #23]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	73fb      	strb	r3, [r7, #15]
	prevcol=screen->seldata[index][1];
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691a      	ldr	r2, [r3, #16]
 8001c5a:	7dfb      	ldrb	r3, [r7, #23]
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	785b      	ldrb	r3, [r3, #1]
 8001c62:	73bb      	strb	r3, [r7, #14]
	thispage=screen->seldata[selopt][0];
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691a      	ldr	r2, [r3, #16]
 8001c68:	78fb      	ldrb	r3, [r7, #3]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	4413      	add	r3, r2
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	737b      	strb	r3, [r7, #13]
	thiscol=screen->seldata[selopt][1];
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691a      	ldr	r2, [r3, #16]
 8001c76:	78fb      	ldrb	r3, [r7, #3]
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	785b      	ldrb	r3, [r3, #1]
 8001c7e:	733b      	strb	r3, [r7, #12]

	if (selopt == 0) {
 8001c80:	78fb      	ldrb	r3, [r7, #3]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d110      	bne.n	8001ca8 <OLED_select_inv+0x84>
		restore=(char*)screen->data[find_restore_string(screen, screen->selsize - 1)]; //Here we may be wrapping around so we must restore the last select option
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689c      	ldr	r4, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	3b01      	subs	r3, #1
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	4619      	mov	r1, r3
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 f8a8 	bl	8001dec <find_restore_string>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4423      	add	r3, r4
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	e00d      	b.n	8001cc4 <OLED_select_inv+0xa0>
	} else {
		restore=(char*)screen->data[find_restore_string(screen, selopt - 1)];
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689c      	ldr	r4, [r3, #8]
 8001cac:	78fb      	ldrb	r3, [r7, #3]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f899 	bl	8001dec <find_restore_string>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	4423      	add	r3, r4
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	613b      	str	r3, [r7, #16]
	}

	OLED_Printlin(prevpage, prevcol, restore, NORMAL);
 8001cc4:	7bb9      	ldrb	r1, [r7, #14]
 8001cc6:	7bf8      	ldrb	r0, [r7, #15]
 8001cc8:	2300      	movs	r3, #0
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	f7ff fdac 	bl	8001828 <OLED_Printlin>
	OLED_Printlin(thispage, thiscol, screen->data[selopt + 1], INVERT);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	78fb      	ldrb	r3, [r7, #3]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	7b39      	ldrb	r1, [r7, #12]
 8001ce0:	7b78      	ldrb	r0, [r7, #13]
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	f7ff fda0 	bl	8001828 <OLED_Printlin>
}
 8001ce8:	bf00      	nop
 8001cea:	371c      	adds	r7, #28
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd90      	pop	{r4, r7, pc}

08001cf0 <OLED_display_files>:
 * Display filenames to OLED display (used in show files task)
 *
 * @param page - Page of files to display (page count is increased as user scrolls through files)
 * @return HAL_OK if files were successfully displayed
 * */
HAL_StatusTypeDef OLED_display_files(const Screen* screen, uint8_t page) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	; 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	70fb      	strb	r3, [r7, #3]
	if (get_number_files() == 0) {
 8001cfc:	f001 fd56 	bl	80037ac <get_number_files>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <OLED_display_files+0x1a>
		return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e04c      	b.n	8001da4 <OLED_display_files+0xb4>
	}
	uint16_t file_count = get_number_files();
 8001d0a:	f001 fd4f 	bl	80037ac <get_number_files>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	847b      	strh	r3, [r7, #34]	; 0x22

	char** file_names = malloc(file_count * sizeof(char*));
 8001d12:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	4618      	mov	r0, r3
 8001d18:	f00d fff4 	bl	800fd04 <malloc>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	61fb      	str	r3, [r7, #28]
	char used[5];
	char free[5];

	get_free_size_str(free);
 8001d20:	f107 030c 	add.w	r3, r7, #12
 8001d24:	4618      	mov	r0, r3
 8001d26:	f001 fe4b 	bl	80039c0 <get_free_size_str>
	get_used_size_str(used);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f001 fe34 	bl	800399c <get_used_size_str>

	OLED_SCRNREF(&SCRN_ShowFiles, 4, free);
 8001d34:	f107 030c 	add.w	r3, r7, #12
 8001d38:	461a      	mov	r2, r3
 8001d3a:	2104      	movs	r1, #4
 8001d3c:	481b      	ldr	r0, [pc, #108]	; (8001dac <OLED_display_files+0xbc>)
 8001d3e:	f7ff feca 	bl	8001ad6 <OLED_SCRNREF>
	OLED_SCRNREF(&SCRN_ShowFiles, 5, used);
 8001d42:	f107 0314 	add.w	r3, r7, #20
 8001d46:	461a      	mov	r2, r3
 8001d48:	2105      	movs	r1, #5
 8001d4a:	4818      	ldr	r0, [pc, #96]	; (8001dac <OLED_display_files+0xbc>)
 8001d4c:	f7ff fec3 	bl	8001ad6 <OLED_SCRNREF>

	if (get_all_files(file_names) != RFS_OK) {
 8001d50:	69f8      	ldr	r0, [r7, #28]
 8001d52:	f001 fd4c 	bl	80037ee <get_all_files>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d006      	beq.n	8001d6a <OLED_display_files+0x7a>
		free_filenames(file_names, file_count);
 8001d5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d5e:	4619      	mov	r1, r3
 8001d60:	69f8      	ldr	r0, [r7, #28]
 8001d62:	f000 f825 	bl	8001db0 <free_filenames>
		return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e01c      	b.n	8001da4 <OLED_display_files+0xb4>
	}

	for (int i = 0; i < file_count; i++) {
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d6e:	e00f      	b.n	8001d90 <OLED_display_files+0xa0>
		OLED_SCRNREF(&SCRN_ShowFiles, i + 1, file_names[i]);
 8001d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	3301      	adds	r3, #1
 8001d76:	b2d9      	uxtb	r1, r3
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	69fa      	ldr	r2, [r7, #28]
 8001d7e:	4413      	add	r3, r2
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	461a      	mov	r2, r3
 8001d84:	4809      	ldr	r0, [pc, #36]	; (8001dac <OLED_display_files+0xbc>)
 8001d86:	f7ff fea6 	bl	8001ad6 <OLED_SCRNREF>
	for (int i = 0; i < file_count; i++) {
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d90:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d94:	429a      	cmp	r2, r3
 8001d96:	dbeb      	blt.n	8001d70 <OLED_display_files+0x80>
	}

	free_filenames(file_names, file_count);
 8001d98:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	69f8      	ldr	r0, [r7, #28]
 8001d9e:	f000 f807 	bl	8001db0 <free_filenames>
	return HAL_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3728      	adds	r7, #40	; 0x28
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	08010fa8 	.word	0x08010fa8

08001db0 <free_filenames>:
/**
 * Free list of file names
 * @param file_names - File names
 * @param size -  Number of file names
 * */
void free_filenames(char** file_names, int size) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < size; i++) {
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	e00a      	b.n	8001dd6 <free_filenames+0x26>
		free(file_names[i]);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f00d ffa2 	bl	800fd14 <free>
	for (int i = 0; i < size; i++) {
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	dbf0      	blt.n	8001dc0 <free_filenames+0x10>
	}
	free(file_names);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f00d ff98 	bl	800fd14 <free>
}
 8001de4:	bf00      	nop
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <find_restore_string>:
 *
 * @param screen - Screen to update
 * @param prev_sel_opt - Previous selected option
 * @return index of string in screen->data to be used as replacement
 * */
uint8_t find_restore_string(const Screen* screen, uint8_t prev_sel_opt) {
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	70fb      	strb	r3, [r7, #3]
	uint8_t index_of_string;

	for (int i = 1; i < screen->datsize; i++) {
 8001df8:	2301      	movs	r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	e021      	b.n	8001e42 <find_restore_string+0x56>
		if((screen->dataloc[i][0] == screen->seldata[prev_sel_opt][0]) && (screen->dataloc[i][1] == screen->seldata[prev_sel_opt][1])) {
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	4413      	add	r3, r2
 8001e08:	781a      	ldrb	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6919      	ldr	r1, [r3, #16]
 8001e0e:	78fb      	ldrb	r3, [r7, #3]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	440b      	add	r3, r1
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d110      	bne.n	8001e3c <find_restore_string+0x50>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	4413      	add	r3, r2
 8001e24:	785a      	ldrb	r2, [r3, #1]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6919      	ldr	r1, [r3, #16]
 8001e2a:	78fb      	ldrb	r3, [r7, #3]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	440b      	add	r3, r1
 8001e30:	785b      	ldrb	r3, [r3, #1]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d102      	bne.n	8001e3c <find_restore_string+0x50>
			index_of_string = i;
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	73fb      	strb	r3, [r7, #15]
			break;
 8001e3a:	e007      	b.n	8001e4c <find_restore_string+0x60>
	for (int i = 1; i < screen->datsize; i++) {
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68ba      	ldr	r2, [r7, #8]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	dbd8      	blt.n	8001dfe <find_restore_string+0x12>
		}
	}

	return index_of_string;
 8001e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <oled_show_file>:

/**
 * Show the file data of given file entry number
 * @param entry - Entry to show data of
 * */
void oled_show_file(uint16_t entry) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	80fb      	strh	r3, [r7, #6]
	Card* work;

	if (entry_present(entry) != RFS_OK) {
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f001 fd16 	bl	800389a <entry_present>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d12d      	bne.n	8001ed0 <oled_show_file+0x74>
		return; //No card entry present
	}

	work = read_card_entry(entry);
 8001e74:	88fb      	ldrh	r3, [r7, #6]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f001 fb3f 	bl	80034fa <read_card_entry>
 8001e7c:	60f8      	str	r0, [r7, #12]

	OLED_SCREEN(&SCRN_FileData, NORMAL);
 8001e7e:	2100      	movs	r1, #0
 8001e80:	4815      	ldr	r0, [pc, #84]	; (8001ed8 <oled_show_file+0x7c>)
 8001e82:	f7ff fdef 	bl	8001a64 <OLED_SCREEN>
	OLED_SCRNREF(&SCRN_FileData, 0, work->name);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	4812      	ldr	r0, [pc, #72]	; (8001ed8 <oled_show_file+0x7c>)
 8001e90:	f7ff fe21 	bl	8001ad6 <OLED_SCRNREF>
	OLED_SCRNREF(&SCRN_FileData, SHOWFILE_TYPE_LOC, work->type);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	480e      	ldr	r0, [pc, #56]	; (8001ed8 <oled_show_file+0x7c>)
 8001e9e:	f7ff fe1a 	bl	8001ad6 <OLED_SCRNREF>
	OLED_SCRNREF(&SCRN_FileData, SHOWFILE_UID_LOC, uid_tostring(work->uid, work->uidsize));
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	791b      	ldrb	r3, [r3, #4]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4610      	mov	r0, r2
 8001eae:	f7ff fa6f 	bl	8001390 <uid_tostring>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	2102      	movs	r1, #2
 8001eb8:	4807      	ldr	r0, [pc, #28]	; (8001ed8 <oled_show_file+0x7c>)
 8001eba:	f7ff fe0c 	bl	8001ad6 <OLED_SCRNREF>
	OLED_SELECT(&SCRN_FileData, 0, OLED_NORESTORE);
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4805      	ldr	r0, [pc, #20]	; (8001ed8 <oled_show_file+0x7c>)
 8001ec4:	f7ff fe38 	bl	8001b38 <OLED_SELECT>

	free(work);
 8001ec8:	68f8      	ldr	r0, [r7, #12]
 8001eca:	f00d ff23 	bl	800fd14 <free>
 8001ece:	e000      	b.n	8001ed2 <oled_show_file+0x76>
		return; //No card entry present
 8001ed0:	bf00      	nop
}
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	08010fbc 	.word	0x08010fbc

08001edc <oled_move_selection>:
 * Move selection arrow for given screen
 * @param screen - Screen to be modified
 * @param arrow_index - Pointer to variable which keeps track of arrow index
 * @param restore - Option to restore previous text or not
 * */
void oled_move_selection(const Screen* screen, uint8_t* arrow_index, uint8_t restore) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	71fb      	strb	r3, [r7, #7]
	uint8_t max_index = screen->selsize;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	75fb      	strb	r3, [r7, #23]

	if (*arrow_index >= max_index - 1) {
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	7dfb      	ldrb	r3, [r7, #23]
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	429a      	cmp	r2, r3
 8001efc:	db03      	blt.n	8001f06 <oled_move_selection+0x2a>
		*arrow_index = 0;
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	2200      	movs	r2, #0
 8001f02:	701a      	strb	r2, [r3, #0]
 8001f04:	e005      	b.n	8001f12 <oled_move_selection+0x36>
	} else {
		*arrow_index += 1;
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	701a      	strb	r2, [r3, #0]

	}
	OLED_SELECT(screen, *arrow_index, restore);
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	79fa      	ldrb	r2, [r7, #7]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	f7ff fe0c 	bl	8001b38 <OLED_SELECT>
}
 8001f20:	bf00      	nop
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <oled_move_selection_inv>:
/**
 * Select by inverting the text on the screen
 * @param screen - Screen to modify
 * @param select_index - Pointer to variable that keeps track of selection index
 * */
void oled_move_selection_inv(const Screen* screen, uint8_t* select_index) {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
	uint8_t max_index = screen->selsize;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	73fb      	strb	r3, [r7, #15]

	if (*select_index >= max_index - 1) {
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	3b01      	subs	r3, #1
 8001f42:	429a      	cmp	r2, r3
 8001f44:	db03      	blt.n	8001f4e <oled_move_selection_inv+0x26>
		*select_index = 0;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	701a      	strb	r2, [r3, #0]
 8001f4c:	e005      	b.n	8001f5a <oled_move_selection_inv+0x32>
	} else {
		*select_index += 1;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	3301      	adds	r3, #1
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	701a      	strb	r2, [r3, #0]
	}

	OLED_select_inv(screen, *select_index);
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	4619      	mov	r1, r3
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff fe5f 	bl	8001c24 <OLED_select_inv>
}
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <oled_keyboard_insert>:
 * Update string displayed displayed in keyboard task as it's being written
 * @param char_index - Index of selected character on keyboard
 * @param curr_name - Pointer to pointer that stores the current name which has been created by the user.
 * 					  This name will grow as the user continues to write characters
 * */
void oled_keyboard_insert (uint8_t char_index, char** curr_name) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	4603      	mov	r3, r0
 8001f78:	6039      	str	r1, [r7, #0]
 8001f7a:	71fb      	strb	r3, [r7, #7]
	uint8_t length;

	if (*curr_name == NULL) {
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d102      	bne.n	8001f8a <oled_keyboard_insert+0x1a>
		length = 0;
 8001f84:	2300      	movs	r3, #0
 8001f86:	73fb      	strb	r3, [r7, #15]
 8001f88:	e006      	b.n	8001f98 <oled_keyboard_insert+0x28>
	} else {
		length = strlen(*curr_name);
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7fe f926 	bl	80001e0 <strlen>
 8001f94:	4603      	mov	r3, r0
 8001f96:	73fb      	strb	r3, [r7, #15]
	}

	*curr_name = realloc(*curr_name, (length + 2) * sizeof(char)); //Increment by 2 since we want to store a new character as well as null
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
 8001f9e:	3302      	adds	r3, #2
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	f00d ffb4 	bl	800ff10 <realloc>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	601a      	str	r2, [r3, #0]
	(*curr_name)[length] = KEYBOARD_LUT[char_index];
 8001fae:	79fa      	ldrb	r2, [r7, #7]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	6819      	ldr	r1, [r3, #0]
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
 8001fb6:	440b      	add	r3, r1
 8001fb8:	490a      	ldr	r1, [pc, #40]	; (8001fe4 <oled_keyboard_insert+0x74>)
 8001fba:	5c8a      	ldrb	r2, [r1, r2]
 8001fbc:	701a      	strb	r2, [r3, #0]
	(*curr_name)[length + 1] = '\0';
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	4413      	add	r3, r2
 8001fc8:	2200      	movs	r2, #0
 8001fca:	701a      	strb	r2, [r3, #0]
	OLED_SCRNREF(&SCRN_Keyboard, 0, *curr_name);
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	4804      	ldr	r0, [pc, #16]	; (8001fe8 <oled_keyboard_insert+0x78>)
 8001fd6:	f7ff fd7e 	bl	8001ad6 <OLED_SCRNREF>
}
 8001fda:	bf00      	nop
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	08010acc 	.word	0x08010acc
 8001fe8:	08010fe4 	.word	0x08010fe4

08001fec <STAT_READ>:
 * Function to read one of three status registers. Registers in order are (Protection, config and status)
 *
 * @param addr: Address of status register we wish to read from
 * */

uint8_t STAT_READ(uint8_t addr){
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af02      	add	r7, sp, #8
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
	uint8_t transaction[]={READ_STAT, addr, DUMMY};
 8001ff6:	230f      	movs	r3, #15
 8001ff8:	733b      	strb	r3, [r7, #12]
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	737b      	strb	r3, [r7, #13]
 8001ffe:	2300      	movs	r3, #0
 8002000:	73bb      	strb	r3, [r7, #14]
	uint8_t rec[3];
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8002002:	2200      	movs	r2, #0
 8002004:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002008:	480d      	ldr	r0, [pc, #52]	; (8002040 <STAT_READ+0x54>)
 800200a:	f002 fa4f 	bl	80044ac <HAL_GPIO_WritePin>
	while(HAL_SPI_TransmitReceive(&hspi2, transaction,rec, 3, 100)!=HAL_OK);
 800200e:	bf00      	nop
 8002010:	f107 0208 	add.w	r2, r7, #8
 8002014:	f107 010c 	add.w	r1, r7, #12
 8002018:	2364      	movs	r3, #100	; 0x64
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	2303      	movs	r3, #3
 800201e:	4809      	ldr	r0, [pc, #36]	; (8002044 <STAT_READ+0x58>)
 8002020:	f005 fb2b 	bl	800767a <HAL_SPI_TransmitReceive>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d1f2      	bne.n	8002010 <STAT_READ+0x24>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800202a:	2201      	movs	r2, #1
 800202c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002030:	4803      	ldr	r0, [pc, #12]	; (8002040 <STAT_READ+0x54>)
 8002032:	f002 fa3b 	bl	80044ac <HAL_GPIO_WritePin>
	return(rec[2]); //Status register value
 8002036:	7abb      	ldrb	r3, [r7, #10]
}
 8002038:	4618      	mov	r0, r3
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40020000 	.word	0x40020000
 8002044:	200007c8 	.word	0x200007c8

08002048 <STAT_WRITE>:
 * @param addr: Address of status register
 *
 * @param value: Value to write to register
 * */

HAL_StatusTypeDef STAT_WRITE(uint8_t addr,uint8_t value){
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	460a      	mov	r2, r1
 8002052:	71fb      	strb	r3, [r7, #7]
 8002054:	4613      	mov	r3, r2
 8002056:	71bb      	strb	r3, [r7, #6]
	uint8_t transaction[]={WRIT_STAT,addr,value};
 8002058:	231f      	movs	r3, #31
 800205a:	733b      	strb	r3, [r7, #12]
 800205c:	79fb      	ldrb	r3, [r7, #7]
 800205e:	737b      	strb	r3, [r7, #13]
 8002060:	79bb      	ldrb	r3, [r7, #6]
 8002062:	73bb      	strb	r3, [r7, #14]
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8002064:	2200      	movs	r2, #0
 8002066:	f44f 7180 	mov.w	r1, #256	; 0x100
 800206a:	480a      	ldr	r0, [pc, #40]	; (8002094 <STAT_WRITE+0x4c>)
 800206c:	f002 fa1e 	bl	80044ac <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, transaction, 3, 100);
 8002070:	f107 010c 	add.w	r1, r7, #12
 8002074:	2364      	movs	r3, #100	; 0x64
 8002076:	2203      	movs	r2, #3
 8002078:	4807      	ldr	r0, [pc, #28]	; (8002098 <STAT_WRITE+0x50>)
 800207a:	f005 f9c2 	bl	8007402 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800207e:	2201      	movs	r2, #1
 8002080:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002084:	4803      	ldr	r0, [pc, #12]	; (8002094 <STAT_WRITE+0x4c>)
 8002086:	f002 fa11 	bl	80044ac <HAL_GPIO_WritePin>

	return(HAL_OK);
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	3710      	adds	r7, #16
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40020000 	.word	0x40020000
 8002098:	200007c8 	.word	0x200007c8

0800209c <WRIT_EN>:
 * 		Bad block manage
 *
 * The Write Enable bit in status register 3 will be reset to 0 after any of these instructions
 * */

void WRIT_EN(void){
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
	uint8_t write_en=W_EN;
 80020a2:	2306      	movs	r3, #6
 80020a4:	71fb      	strb	r3, [r7, #7]
	WRITE_DIS();
 80020a6:	f000 f825 	bl	80020f4 <WRITE_DIS>

	while((STAT_READ(STAT_REG3)&0x02)!=0x02){ //Check that second to last bit (Write Enable bit) of status register is 1
 80020aa:	e011      	b.n	80020d0 <WRIT_EN+0x34>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80020ac:	2200      	movs	r2, #0
 80020ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020b2:	480e      	ldr	r0, [pc, #56]	; (80020ec <WRIT_EN+0x50>)
 80020b4:	f002 f9fa 	bl	80044ac <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &write_en, 1, 100);
 80020b8:	1df9      	adds	r1, r7, #7
 80020ba:	2364      	movs	r3, #100	; 0x64
 80020bc:	2201      	movs	r2, #1
 80020be:	480c      	ldr	r0, [pc, #48]	; (80020f0 <WRIT_EN+0x54>)
 80020c0:	f005 f99f 	bl	8007402 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80020c4:	2201      	movs	r2, #1
 80020c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020ca:	4808      	ldr	r0, [pc, #32]	; (80020ec <WRIT_EN+0x50>)
 80020cc:	f002 f9ee 	bl	80044ac <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x02)!=0x02){ //Check that second to last bit (Write Enable bit) of status register is 1
 80020d0:	20c0      	movs	r0, #192	; 0xc0
 80020d2:	f7ff ff8b 	bl	8001fec <STAT_READ>
 80020d6:	4603      	mov	r3, r0
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d1e5      	bne.n	80020ac <WRIT_EN+0x10>
	}


}
 80020e0:	bf00      	nop
 80020e2:	bf00      	nop
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	40020000 	.word	0x40020000
 80020f0:	200007c8 	.word	0x200007c8

080020f4 <WRITE_DIS>:

/**
 * Disable write permissions (Sets WEL bit in STAT_REG3 to 0)
 * */
void WRITE_DIS(void) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
	uint8_t write_dis = W_DIS;
 80020fa:	2304      	movs	r3, #4
 80020fc:	71fb      	strb	r3, [r7, #7]

	while((STAT_READ(STAT_REG3)&0x02)==0x02){
 80020fe:	e011      	b.n	8002124 <WRITE_DIS+0x30>
			HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8002100:	2200      	movs	r2, #0
 8002102:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002106:	480e      	ldr	r0, [pc, #56]	; (8002140 <WRITE_DIS+0x4c>)
 8002108:	f002 f9d0 	bl	80044ac <HAL_GPIO_WritePin>
			HAL_SPI_Transmit(&hspi2, &write_dis, 1, 100);
 800210c:	1df9      	adds	r1, r7, #7
 800210e:	2364      	movs	r3, #100	; 0x64
 8002110:	2201      	movs	r2, #1
 8002112:	480c      	ldr	r0, [pc, #48]	; (8002144 <WRITE_DIS+0x50>)
 8002114:	f005 f975 	bl	8007402 <HAL_SPI_Transmit>
			HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002118:	2201      	movs	r2, #1
 800211a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800211e:	4808      	ldr	r0, [pc, #32]	; (8002140 <WRITE_DIS+0x4c>)
 8002120:	f002 f9c4 	bl	80044ac <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x02)==0x02){
 8002124:	20c0      	movs	r0, #192	; 0xc0
 8002126:	f7ff ff61 	bl	8001fec <STAT_READ>
 800212a:	4603      	mov	r3, r0
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b02      	cmp	r3, #2
 8002132:	d0e5      	beq.n	8002100 <WRITE_DIS+0xc>
		}
}
 8002134:	bf00      	nop
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	40020000 	.word	0x40020000
 8002144:	200007c8 	.word	0x200007c8

08002148 <block_erase>:
/**
 * Erase a 128kB (64 pages) block to 0xFF
 *
 * @param block_num - Block number to erase
 * */
void block_erase(uint16_t block_num) {
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	80fb      	strh	r3, [r7, #6]
	uint16_t page_addr = block_num * BLOCK_PAGECOUNT;
 8002152:	88fb      	ldrh	r3, [r7, #6]
 8002154:	019b      	lsls	r3, r3, #6
 8002156:	81fb      	strh	r3, [r7, #14]
	uint8_t transaction [] = {BLOCK_ERS, DUMMY, page_addr>>8, page_addr};
 8002158:	23d8      	movs	r3, #216	; 0xd8
 800215a:	723b      	strb	r3, [r7, #8]
 800215c:	2300      	movs	r3, #0
 800215e:	727b      	strb	r3, [r7, #9]
 8002160:	89fb      	ldrh	r3, [r7, #14]
 8002162:	0a1b      	lsrs	r3, r3, #8
 8002164:	b29b      	uxth	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	72bb      	strb	r3, [r7, #10]
 800216a:	89fb      	ldrh	r3, [r7, #14]
 800216c:	b2db      	uxtb	r3, r3
 800216e:	72fb      	strb	r3, [r7, #11]
	WRIT_EN();
 8002170:	f7ff ff94 	bl	800209c <WRIT_EN>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8002174:	2200      	movs	r2, #0
 8002176:	f44f 7180 	mov.w	r1, #256	; 0x100
 800217a:	480f      	ldr	r0, [pc, #60]	; (80021b8 <block_erase+0x70>)
 800217c:	f002 f996 	bl	80044ac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, transaction, sizeof(transaction)/sizeof(transaction[0]), 100);
 8002180:	f107 0108 	add.w	r1, r7, #8
 8002184:	2364      	movs	r3, #100	; 0x64
 8002186:	2204      	movs	r2, #4
 8002188:	480c      	ldr	r0, [pc, #48]	; (80021bc <block_erase+0x74>)
 800218a:	f005 f93a 	bl	8007402 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800218e:	2201      	movs	r2, #1
 8002190:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002194:	4808      	ldr	r0, [pc, #32]	; (80021b8 <block_erase+0x70>)
 8002196:	f002 f989 	bl	80044ac <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 800219a:	bf00      	nop
 800219c:	20c0      	movs	r0, #192	; 0xc0
 800219e:	f7ff ff25 	bl	8001fec <STAT_READ>
 80021a2:	4603      	mov	r3, r0
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d0f7      	beq.n	800219c <block_erase+0x54>
}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40020000 	.word	0x40020000
 80021bc:	200007c8 	.word	0x200007c8

080021c0 <MEM_INIT>:
 * All we are doing here is removing write protection from entire array by setting BP bits
 * in status register 1 to zero
 *
 * */

HAL_StatusTypeDef MEM_INIT(void){
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80021c4:	2201      	movs	r2, #1
 80021c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ca:	480a      	ldr	r0, [pc, #40]	; (80021f4 <MEM_INIT+0x34>)
 80021cc:	f002 f96e 	bl	80044ac <HAL_GPIO_WritePin>

	STAT_WRITE(STAT_REG1, 0x00); //remove protection of entire memory array
 80021d0:	2100      	movs	r1, #0
 80021d2:	20a0      	movs	r0, #160	; 0xa0
 80021d4:	f7ff ff38 	bl	8002048 <STAT_WRITE>
	if (STAT_READ(STAT_REG1) != 0x00) {
 80021d8:	20a0      	movs	r0, #160	; 0xa0
 80021da:	f7ff ff07 	bl	8001fec <STAT_READ>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MEM_INIT+0x28>
		return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e002      	b.n	80021ee <MEM_INIT+0x2e>
	}

	WRITE_DIS();
 80021e8:	f7ff ff84 	bl	80020f4 <WRITE_DIS>
	return HAL_OK;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40020000 	.word	0x40020000

080021f8 <MEM_WRITE>:
 * @param data: data to write
 *
 * @param bytes: Number of bytes to write to page
 * */

HAL_StatusTypeDef MEM_WRITE(uint16_t page_addr,uint16_t col_addr,uint8_t* data,uint32_t bytes){
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60ba      	str	r2, [r7, #8]
 8002200:	607b      	str	r3, [r7, #4]
 8002202:	4603      	mov	r3, r0
 8002204:	81fb      	strh	r3, [r7, #14]
 8002206:	460b      	mov	r3, r1
 8002208:	81bb      	strh	r3, [r7, #12]
	uint8_t* setup = malloc((bytes+3)*sizeof(uint8_t)); //Extra 3 bytes for write opcode and column address
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	3303      	adds	r3, #3
 800220e:	4618      	mov	r0, r3
 8002210:	f00d fd78 	bl	800fd04 <malloc>
 8002214:	4603      	mov	r3, r0
 8002216:	617b      	str	r3, [r7, #20]
	uint8_t execute[]={WRIT_EXE, DUMMY, page_addr>>8, page_addr};
 8002218:	2310      	movs	r3, #16
 800221a:	743b      	strb	r3, [r7, #16]
 800221c:	2300      	movs	r3, #0
 800221e:	747b      	strb	r3, [r7, #17]
 8002220:	89fb      	ldrh	r3, [r7, #14]
 8002222:	0a1b      	lsrs	r3, r3, #8
 8002224:	b29b      	uxth	r3, r3
 8002226:	b2db      	uxtb	r3, r3
 8002228:	74bb      	strb	r3, [r7, #18]
 800222a:	89fb      	ldrh	r3, [r7, #14]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	74fb      	strb	r3, [r7, #19]

	setup[0] = WRIT_LOAD;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2202      	movs	r2, #2
 8002234:	701a      	strb	r2, [r3, #0]
	setup[1] = col_addr>>8;
 8002236:	89bb      	ldrh	r3, [r7, #12]
 8002238:	0a1b      	lsrs	r3, r3, #8
 800223a:	b29a      	uxth	r2, r3
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	3301      	adds	r3, #1
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	701a      	strb	r2, [r3, #0]
	setup[2] = col_addr;
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	3302      	adds	r3, #2
 8002248:	89ba      	ldrh	r2, [r7, #12]
 800224a:	b2d2      	uxtb	r2, r2
 800224c:	701a      	strb	r2, [r3, #0]
	memcpy(&setup[3], data, bytes);
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	3303      	adds	r3, #3
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	68b9      	ldr	r1, [r7, #8]
 8002256:	4618      	mov	r0, r3
 8002258:	f00d fd64 	bl	800fd24 <memcpy>

	WRIT_EN();
 800225c:	f7ff ff1e 	bl	800209c <WRIT_EN>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8002260:	2200      	movs	r2, #0
 8002262:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002266:	482d      	ldr	r0, [pc, #180]	; (800231c <MEM_WRITE+0x124>)
 8002268:	f002 f920 	bl	80044ac <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, setup, bytes+3, 100)!=HAL_OK){ //load data to internal buffer
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	b29b      	uxth	r3, r3
 8002270:	3303      	adds	r3, #3
 8002272:	b29a      	uxth	r2, r3
 8002274:	2364      	movs	r3, #100	; 0x64
 8002276:	6979      	ldr	r1, [r7, #20]
 8002278:	4829      	ldr	r0, [pc, #164]	; (8002320 <MEM_WRITE+0x128>)
 800227a:	f005 f8c2 	bl	8007402 <HAL_SPI_Transmit>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d00a      	beq.n	800229a <MEM_WRITE+0xa2>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002284:	2201      	movs	r2, #1
 8002286:	f44f 7180 	mov.w	r1, #256	; 0x100
 800228a:	4824      	ldr	r0, [pc, #144]	; (800231c <MEM_WRITE+0x124>)
 800228c:	f002 f90e 	bl	80044ac <HAL_GPIO_WritePin>
		free(setup);
 8002290:	6978      	ldr	r0, [r7, #20]
 8002292:	f00d fd3f 	bl	800fd14 <free>
		return(HAL_ERROR);
 8002296:	2301      	movs	r3, #1
 8002298:	e03c      	b.n	8002314 <MEM_WRITE+0x11c>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800229a:	2201      	movs	r2, #1
 800229c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022a0:	481e      	ldr	r0, [pc, #120]	; (800231c <MEM_WRITE+0x124>)
 80022a2:	f002 f903 	bl	80044ac <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01); //Wait here until busy bit is cleared
 80022a6:	bf00      	nop
 80022a8:	20c0      	movs	r0, #192	; 0xc0
 80022aa:	f7ff fe9f 	bl	8001fec <STAT_READ>
 80022ae:	4603      	mov	r3, r0
 80022b0:	f003 0301 	and.w	r3, r3, #1
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d0f7      	beq.n	80022a8 <MEM_WRITE+0xb0>

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80022b8:	2200      	movs	r2, #0
 80022ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022be:	4817      	ldr	r0, [pc, #92]	; (800231c <MEM_WRITE+0x124>)
 80022c0:	f002 f8f4 	bl	80044ac <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, execute, 4, 100)!=HAL_OK){ //Send command to dump internal buffer data to memory array
 80022c4:	f107 0110 	add.w	r1, r7, #16
 80022c8:	2364      	movs	r3, #100	; 0x64
 80022ca:	2204      	movs	r2, #4
 80022cc:	4814      	ldr	r0, [pc, #80]	; (8002320 <MEM_WRITE+0x128>)
 80022ce:	f005 f898 	bl	8007402 <HAL_SPI_Transmit>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d00a      	beq.n	80022ee <MEM_WRITE+0xf6>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80022d8:	2201      	movs	r2, #1
 80022da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022de:	480f      	ldr	r0, [pc, #60]	; (800231c <MEM_WRITE+0x124>)
 80022e0:	f002 f8e4 	bl	80044ac <HAL_GPIO_WritePin>
		free(setup);
 80022e4:	6978      	ldr	r0, [r7, #20]
 80022e6:	f00d fd15 	bl	800fd14 <free>
		return(HAL_ERROR);
 80022ea:	2301      	movs	r3, #1
 80022ec:	e012      	b.n	8002314 <MEM_WRITE+0x11c>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80022ee:	2201      	movs	r2, #1
 80022f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022f4:	4809      	ldr	r0, [pc, #36]	; (800231c <MEM_WRITE+0x124>)
 80022f6:	f002 f8d9 	bl	80044ac <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 80022fa:	bf00      	nop
 80022fc:	20c0      	movs	r0, #192	; 0xc0
 80022fe:	f7ff fe75 	bl	8001fec <STAT_READ>
 8002302:	4603      	mov	r3, r0
 8002304:	f003 0301 	and.w	r3, r3, #1
 8002308:	2b01      	cmp	r3, #1
 800230a:	d0f7      	beq.n	80022fc <MEM_WRITE+0x104>
	free(setup);
 800230c:	6978      	ldr	r0, [r7, #20]
 800230e:	f00d fd01 	bl	800fd14 <free>
	return(HAL_OK);
 8002312:	2300      	movs	r3, #0

}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40020000 	.word	0x40020000
 8002320:	200007c8 	.word	0x200007c8

08002324 <MEM_READPAGE>:
 * @param bytes: Number of bytes to read from data buffer
 *
 * !!Note data must first be shifted from memory array into internal data buffer and then can be read!!
 * */

HAL_StatusTypeDef MEM_READPAGE(uint16_t page_addr,uint16_t col_addr,uint8_t* data,uint32_t bytes){ //Read one 2KiB page. Data will be put into internal buffer which can then be read. Wait at least tDR or until busy bit is clear
 8002324:	b580      	push	{r7, lr}
 8002326:	b08c      	sub	sp, #48	; 0x30
 8002328:	af02      	add	r7, sp, #8
 800232a:	60ba      	str	r2, [r7, #8]
 800232c:	607b      	str	r3, [r7, #4]
 800232e:	4603      	mov	r3, r0
 8002330:	81fb      	strh	r3, [r7, #14]
 8002332:	460b      	mov	r3, r1
 8002334:	81bb      	strh	r3, [r7, #12]
	uint8_t transaction[]={READ_PAGE, DUMMY, page_addr>>8, page_addr};
 8002336:	2313      	movs	r3, #19
 8002338:	753b      	strb	r3, [r7, #20]
 800233a:	2300      	movs	r3, #0
 800233c:	757b      	strb	r3, [r7, #21]
 800233e:	89fb      	ldrh	r3, [r7, #14]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	b29b      	uxth	r3, r3
 8002344:	b2db      	uxtb	r3, r3
 8002346:	75bb      	strb	r3, [r7, #22]
 8002348:	89fb      	ldrh	r3, [r7, #14]
 800234a:	b2db      	uxtb	r3, r3
 800234c:	75fb      	strb	r3, [r7, #23]
	uint8_t transaction_size = sizeof(transaction)/sizeof(transaction[0]);
 800234e:	2304      	movs	r3, #4
 8002350:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t* read_command = malloc(bytes+transaction_size); //Must allocate here since array may be too big for FreeRTOS task stack
 8002354:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4413      	add	r3, r2
 800235c:	4618      	mov	r0, r3
 800235e:	f00d fcd1 	bl	800fd04 <malloc>
 8002362:	4603      	mov	r3, r0
 8002364:	61fb      	str	r3, [r7, #28]
	uint8_t* rec_data = malloc(bytes+transaction_size);
 8002366:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4413      	add	r3, r2
 800236e:	4618      	mov	r0, r3
 8002370:	f00d fcc8 	bl	800fd04 <malloc>
 8002374:	4603      	mov	r3, r0
 8002376:	61bb      	str	r3, [r7, #24]

	memset(read_command, 0, bytes+transaction_size);
 8002378:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4413      	add	r3, r2
 8002380:	461a      	mov	r2, r3
 8002382:	2100      	movs	r1, #0
 8002384:	69f8      	ldr	r0, [r7, #28]
 8002386:	f00d fcdb 	bl	800fd40 <memset>
	read_command[0]=READ_BUF;
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	2203      	movs	r2, #3
 800238e:	701a      	strb	r2, [r3, #0]
	read_command[1]= col_addr>>8;
 8002390:	89bb      	ldrh	r3, [r7, #12]
 8002392:	0a1b      	lsrs	r3, r3, #8
 8002394:	b29a      	uxth	r2, r3
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	3301      	adds	r3, #1
 800239a:	b2d2      	uxtb	r2, r2
 800239c:	701a      	strb	r2, [r3, #0]
	read_command[2] = col_addr;
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	3302      	adds	r3, #2
 80023a2:	89ba      	ldrh	r2, [r7, #12]
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	701a      	strb	r2, [r3, #0]
	read_command[3] = DUMMY;
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	3303      	adds	r3, #3
 80023ac:	2200      	movs	r2, #0
 80023ae:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80023b0:	2200      	movs	r2, #0
 80023b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023b6:	4842      	ldr	r0, [pc, #264]	; (80024c0 <MEM_READPAGE+0x19c>)
 80023b8:	f002 f878 	bl	80044ac <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, transaction, 4, 100)!=HAL_OK){ //load data to internal buffer
 80023bc:	f107 0114 	add.w	r1, r7, #20
 80023c0:	2364      	movs	r3, #100	; 0x64
 80023c2:	2204      	movs	r2, #4
 80023c4:	483f      	ldr	r0, [pc, #252]	; (80024c4 <MEM_READPAGE+0x1a0>)
 80023c6:	f005 f81c 	bl	8007402 <HAL_SPI_Transmit>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00d      	beq.n	80023ec <MEM_READPAGE+0xc8>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80023d0:	2201      	movs	r2, #1
 80023d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023d6:	483a      	ldr	r0, [pc, #232]	; (80024c0 <MEM_READPAGE+0x19c>)
 80023d8:	f002 f868 	bl	80044ac <HAL_GPIO_WritePin>
		free(read_command);
 80023dc:	69f8      	ldr	r0, [r7, #28]
 80023de:	f00d fc99 	bl	800fd14 <free>
		free(rec_data);
 80023e2:	69b8      	ldr	r0, [r7, #24]
 80023e4:	f00d fc96 	bl	800fd14 <free>
		return(HAL_ERROR);
 80023e8:	2301      	movs	r3, #1
 80023ea:	e064      	b.n	80024b6 <MEM_READPAGE+0x192>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80023ec:	2201      	movs	r2, #1
 80023ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023f2:	4833      	ldr	r0, [pc, #204]	; (80024c0 <MEM_READPAGE+0x19c>)
 80023f4:	f002 f85a 	bl	80044ac <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01); //Wait here until BUSY bit is cleared
 80023f8:	bf00      	nop
 80023fa:	20c0      	movs	r0, #192	; 0xc0
 80023fc:	f7ff fdf6 	bl	8001fec <STAT_READ>
 8002400:	4603      	mov	r3, r0
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b01      	cmp	r3, #1
 8002408:	d0f7      	beq.n	80023fa <MEM_READPAGE+0xd6>

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 800240a:	2200      	movs	r2, #0
 800240c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002410:	482b      	ldr	r0, [pc, #172]	; (80024c0 <MEM_READPAGE+0x19c>)
 8002412:	f002 f84b 	bl	80044ac <HAL_GPIO_WritePin>
	if(HAL_SPI_TransmitReceive(&hspi2, read_command, rec_data, bytes+transaction_size, 100)!=HAL_OK){ //Send command to flush buffer to memory array
 8002416:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800241a:	b29a      	uxth	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	b29b      	uxth	r3, r3
 8002420:	4413      	add	r3, r2
 8002422:	b29b      	uxth	r3, r3
 8002424:	2264      	movs	r2, #100	; 0x64
 8002426:	9200      	str	r2, [sp, #0]
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	69f9      	ldr	r1, [r7, #28]
 800242c:	4825      	ldr	r0, [pc, #148]	; (80024c4 <MEM_READPAGE+0x1a0>)
 800242e:	f005 f924 	bl	800767a <HAL_SPI_TransmitReceive>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d00d      	beq.n	8002454 <MEM_READPAGE+0x130>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002438:	2201      	movs	r2, #1
 800243a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800243e:	4820      	ldr	r0, [pc, #128]	; (80024c0 <MEM_READPAGE+0x19c>)
 8002440:	f002 f834 	bl	80044ac <HAL_GPIO_WritePin>
		free(read_command);
 8002444:	69f8      	ldr	r0, [r7, #28]
 8002446:	f00d fc65 	bl	800fd14 <free>
		free(rec_data);
 800244a:	69b8      	ldr	r0, [r7, #24]
 800244c:	f00d fc62 	bl	800fd14 <free>
		return(HAL_ERROR);
 8002450:	2301      	movs	r3, #1
 8002452:	e030      	b.n	80024b6 <MEM_READPAGE+0x192>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002454:	2201      	movs	r2, #1
 8002456:	f44f 7180 	mov.w	r1, #256	; 0x100
 800245a:	4819      	ldr	r0, [pc, #100]	; (80024c0 <MEM_READPAGE+0x19c>)
 800245c:	f002 f826 	bl	80044ac <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 8002460:	bf00      	nop
 8002462:	20c0      	movs	r0, #192	; 0xc0
 8002464:	f7ff fdc2 	bl	8001fec <STAT_READ>
 8002468:	4603      	mov	r3, r0
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	2b01      	cmp	r3, #1
 8002470:	d0f7      	beq.n	8002462 <MEM_READPAGE+0x13e>

	if (bytes == 1) {
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d104      	bne.n	8002482 <MEM_READPAGE+0x15e>
		*data = rec_data[4];
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	791a      	ldrb	r2, [r3, #4]
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	701a      	strb	r2, [r3, #0]
 8002480:	e012      	b.n	80024a8 <MEM_READPAGE+0x184>
	} else {
		for(int i = 0; i < bytes; i++){
 8002482:	2300      	movs	r3, #0
 8002484:	627b      	str	r3, [r7, #36]	; 0x24
 8002486:	e00b      	b.n	80024a0 <MEM_READPAGE+0x17c>
				data[i] = rec_data[i+4]; //+4 as first four elements of rec_data are meaningless
 8002488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248a:	3304      	adds	r3, #4
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	441a      	add	r2, r3
 8002490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002492:	68b9      	ldr	r1, [r7, #8]
 8002494:	440b      	add	r3, r1
 8002496:	7812      	ldrb	r2, [r2, #0]
 8002498:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < bytes; i++){
 800249a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249c:	3301      	adds	r3, #1
 800249e:	627b      	str	r3, [r7, #36]	; 0x24
 80024a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d8ef      	bhi.n	8002488 <MEM_READPAGE+0x164>
		}
	}
	free(read_command);
 80024a8:	69f8      	ldr	r0, [r7, #28]
 80024aa:	f00d fc33 	bl	800fd14 <free>
	free(rec_data);
 80024ae:	69b8      	ldr	r0, [r7, #24]
 80024b0:	f00d fc30 	bl	800fd14 <free>
	return(HAL_OK);
 80024b4:	2300      	movs	r3, #0

}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3728      	adds	r7, #40	; 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40020000 	.word	0x40020000
 80024c4:	200007c8 	.word	0x200007c8

080024c8 <memory_reset>:
}

/**
 * Clear entire memory array to 0xFF
 * */
void memory_reset(void) {
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
	for (int i = 0; i < BLOCK_COUNT; i++) {
 80024ce:	2300      	movs	r3, #0
 80024d0:	607b      	str	r3, [r7, #4]
 80024d2:	e007      	b.n	80024e4 <memory_reset+0x1c>
		block_erase(i);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff fe35 	bl	8002148 <block_erase>
	for (int i = 0; i < BLOCK_COUNT; i++) {
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3301      	adds	r3, #1
 80024e2:	607b      	str	r3, [r7, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ea:	dbf3      	blt.n	80024d4 <memory_reset+0xc>
	}
}
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
	...

080024f8 <HAL_GPIO_EXTI_Callback>:

/****************************************Button Interrupt Handler**************************************
 * Interrupt is triggered on falling (button pressed) and rising (button released) edges. On release the
 * value of timer 3 is checked to see if the time elapsed makes the press a short or long press
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	80fb      	strh	r3, [r7, #6]
	uint16_t tim_val = __HAL_TIM_GET_COUNTER(&htim3);
 8002502:	4b1b      	ldr	r3, [pc, #108]	; (8002570 <HAL_GPIO_EXTI_Callback+0x78>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002508:	81fb      	strh	r3, [r7, #14]
	uint8_t button_state = NO_PRESS;
 800250a:	2300      	movs	r3, #0
 800250c:	737b      	strb	r3, [r7, #13]

	if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 1) && (tim_val > 0)) {
 800250e:	2102      	movs	r1, #2
 8002510:	4818      	ldr	r0, [pc, #96]	; (8002574 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002512:	f001 ffb3 	bl	800447c <HAL_GPIO_ReadPin>
 8002516:	4603      	mov	r3, r0
 8002518:	2b01      	cmp	r3, #1
 800251a:	d11b      	bne.n	8002554 <HAL_GPIO_EXTI_Callback+0x5c>
 800251c:	89fb      	ldrh	r3, [r7, #14]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d018      	beq.n	8002554 <HAL_GPIO_EXTI_Callback+0x5c>
		HAL_TIM_Base_Stop(&htim3);
 8002522:	4813      	ldr	r0, [pc, #76]	; (8002570 <HAL_GPIO_EXTI_Callback+0x78>)
 8002524:	f005 fbc0 	bl	8007ca8 <HAL_TIM_Base_Stop>
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002528:	4b11      	ldr	r3, [pc, #68]	; (8002570 <HAL_GPIO_EXTI_Callback+0x78>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	2200      	movs	r2, #0
 800252e:	625a      	str	r2, [r3, #36]	; 0x24

		if (tim_val > LONG_PRESS_THRESH) {
 8002530:	89fb      	ldrh	r3, [r7, #14]
 8002532:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002536:	d902      	bls.n	800253e <HAL_GPIO_EXTI_Callback+0x46>
			button_state = LONG_PRESS;
 8002538:	2301      	movs	r3, #1
 800253a:	737b      	strb	r3, [r7, #13]
 800253c:	e001      	b.n	8002542 <HAL_GPIO_EXTI_Callback+0x4a>
		} else {
			button_state = SHORT_PRESS;
 800253e:	2302      	movs	r3, #2
 8002540:	737b      	strb	r3, [r7, #13]
		}
		xQueueSendFromISR(UserInputHandle, &button_state, 0);
 8002542:	4b0d      	ldr	r3, [pc, #52]	; (8002578 <HAL_GPIO_EXTI_Callback+0x80>)
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	f107 010d 	add.w	r1, r7, #13
 800254a:	2300      	movs	r3, #0
 800254c:	2200      	movs	r2, #0
 800254e:	f00a fc4f 	bl	800cdf0 <xQueueGenericSendFromISR>
	} else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0){
		HAL_TIM_Base_Start(&htim3);
	}
}
 8002552:	e009      	b.n	8002568 <HAL_GPIO_EXTI_Callback+0x70>
	} else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0){
 8002554:	2102      	movs	r1, #2
 8002556:	4807      	ldr	r0, [pc, #28]	; (8002574 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002558:	f001 ff90 	bl	800447c <HAL_GPIO_ReadPin>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d102      	bne.n	8002568 <HAL_GPIO_EXTI_Callback+0x70>
		HAL_TIM_Base_Start(&htim3);
 8002562:	4803      	ldr	r0, [pc, #12]	; (8002570 <HAL_GPIO_EXTI_Callback+0x78>)
 8002564:	f005 fb46 	bl	8007bf4 <HAL_TIM_Base_Start>
}
 8002568:	bf00      	nop
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20000868 	.word	0x20000868
 8002574:	40020000 	.word	0x40020000
 8002578:	200008d8 	.word	0x200008d8

0800257c <BUZZ>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void BUZZ(void){
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002580:	2108      	movs	r1, #8
 8002582:	4806      	ldr	r0, [pc, #24]	; (800259c <BUZZ+0x20>)
 8002584:	f005 fc74 	bl	8007e70 <HAL_TIM_PWM_Start>
	HAL_Delay(1000);
 8002588:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800258c:	f001 fcec 	bl	8003f68 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002590:	2108      	movs	r1, #8
 8002592:	4802      	ldr	r0, [pc, #8]	; (800259c <BUZZ+0x20>)
 8002594:	f005 fd1c 	bl	8007fd0 <HAL_TIM_PWM_Stop>
}
 8002598:	bf00      	nop
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20000820 	.word	0x20000820

080025a0 <write_card>:

void write_card(Card* towrite) {
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
	OLED_Clear();
 80025a8:	f7fe ff91 	bl	80014ce <OLED_Clear>
	MFRC_ANTON();
 80025ac:	f7fe fb98 	bl	8000ce0 <MFRC_ANTON>
	OLED_PrintCent(2, "Writing...", NORMAL);
 80025b0:	2200      	movs	r2, #0
 80025b2:	4926      	ldr	r1, [pc, #152]	; (800264c <write_card+0xac>)
 80025b4:	2002      	movs	r0, #2
 80025b6:	f7ff f966 	bl	8001886 <OLED_PrintCent>
	if (UL_writecard(towrite) == PCD_NO_PICC) {
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f7fe fea8 	bl	8001310 <UL_writecard>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d118      	bne.n	80025f8 <write_card+0x58>
		OLED_PrintCent(4, "ERROR: Couldn't find", NORMAL);
 80025c6:	2200      	movs	r2, #0
 80025c8:	4921      	ldr	r1, [pc, #132]	; (8002650 <write_card+0xb0>)
 80025ca:	2004      	movs	r0, #4
 80025cc:	f7ff f95b 	bl	8001886 <OLED_PrintCent>
		OLED_PrintCent(6, "Card", NORMAL);
 80025d0:	2200      	movs	r2, #0
 80025d2:	4920      	ldr	r1, [pc, #128]	; (8002654 <write_card+0xb4>)
 80025d4:	2006      	movs	r0, #6
 80025d6:	f7ff f956 	bl	8001886 <OLED_PrintCent>
		MFRC_ANTOFF();
 80025da:	f7fe fbbb 	bl	8000d54 <MFRC_ANTOFF>
		osDelay(2000);
 80025de:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80025e2:	f00a f852 	bl	800c68a <osDelay>
		vTaskResume(HomeHandle);
 80025e6:	4b1c      	ldr	r3, [pc, #112]	; (8002658 <write_card+0xb8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f00b f968 	bl	800d8c0 <vTaskResume>
		vTaskSuspend(NULL);
 80025f0:	2000      	movs	r0, #0
 80025f2:	f00b f8bd 	bl	800d770 <vTaskSuspend>
		MFRC_ANTOFF();
		osDelay(1000);
		vTaskResume(HomeHandle);
		vTaskSuspend(NULL);
	}
}
 80025f6:	e025      	b.n	8002644 <write_card+0xa4>
		MFRC_HALTA(); //Deselect card
 80025f8:	f7fe fc88 	bl	8000f0c <MFRC_HALTA>
		OLED_PrintCent(4,"Verifying...", NORMAL);
 80025fc:	2200      	movs	r2, #0
 80025fe:	4917      	ldr	r1, [pc, #92]	; (800265c <write_card+0xbc>)
 8002600:	2004      	movs	r0, #4
 8002602:	f7ff f940 	bl	8001886 <OLED_PrintCent>
		if (UL_verify(towrite) == PCD_OK) {
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7fe ff0c 	bl	8001424 <UL_verify>
 800260c:	4603      	mov	r3, r0
 800260e:	2bcc      	cmp	r3, #204	; 0xcc
 8002610:	d105      	bne.n	800261e <write_card+0x7e>
			OLED_PrintCent(6, "Write verified :)", NORMAL);
 8002612:	2200      	movs	r2, #0
 8002614:	4912      	ldr	r1, [pc, #72]	; (8002660 <write_card+0xc0>)
 8002616:	2006      	movs	r0, #6
 8002618:	f7ff f935 	bl	8001886 <OLED_PrintCent>
 800261c:	e004      	b.n	8002628 <write_card+0x88>
			OLED_PrintCent(6, "COULDN'T VERIFY", NORMAL);
 800261e:	2200      	movs	r2, #0
 8002620:	4910      	ldr	r1, [pc, #64]	; (8002664 <write_card+0xc4>)
 8002622:	2006      	movs	r0, #6
 8002624:	f7ff f92f 	bl	8001886 <OLED_PrintCent>
		MFRC_ANTOFF();
 8002628:	f7fe fb94 	bl	8000d54 <MFRC_ANTOFF>
		osDelay(1000);
 800262c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002630:	f00a f82b 	bl	800c68a <osDelay>
		vTaskResume(HomeHandle);
 8002634:	4b08      	ldr	r3, [pc, #32]	; (8002658 <write_card+0xb8>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4618      	mov	r0, r3
 800263a:	f00b f941 	bl	800d8c0 <vTaskResume>
		vTaskSuspend(NULL);
 800263e:	2000      	movs	r0, #0
 8002640:	f00b f896 	bl	800d770 <vTaskSuspend>
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	080107ac 	.word	0x080107ac
 8002650:	080107b8 	.word	0x080107b8
 8002654:	080107d0 	.word	0x080107d0
 8002658:	200008bc 	.word	0x200008bc
 800265c:	080107d8 	.word	0x080107d8
 8002660:	080107e8 	.word	0x080107e8
 8002664:	080107fc 	.word	0x080107fc

08002668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800266c:	f001 fc3a 	bl	8003ee4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002670:	f000 f8c0 	bl	80027f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002674:	f000 fa88 	bl	8002b88 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002678:	f000 f926 	bl	80028c8 <MX_I2C1_Init>
  MX_SPI1_Init();
 800267c:	f000 f952 	bl	8002924 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002680:	f000 f988 	bl	8002994 <MX_SPI2_Init>
  MX_TIM2_Init();
 8002684:	f000 f9bc 	bl	8002a00 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002688:	f000 fa30 	bl	8002aec <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800268c:	f009 ff20 	bl	800c4d0 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UidtoFound */
  UidtoFoundHandle = osMessageQueueNew (1, sizeof(Card*), &UidtoFound_attributes);
 8002690:	4a35      	ldr	r2, [pc, #212]	; (8002768 <main+0x100>)
 8002692:	2104      	movs	r1, #4
 8002694:	2001      	movs	r0, #1
 8002696:	f00a f813 	bl	800c6c0 <osMessageQueueNew>
 800269a:	4603      	mov	r3, r0
 800269c:	4a33      	ldr	r2, [pc, #204]	; (800276c <main+0x104>)
 800269e:	6013      	str	r3, [r2, #0]

  /* creation of UserInput */
  UserInputHandle = osMessageQueueNew (1, sizeof(uint8_t), &UserInput_attributes);
 80026a0:	4a33      	ldr	r2, [pc, #204]	; (8002770 <main+0x108>)
 80026a2:	2101      	movs	r1, #1
 80026a4:	2001      	movs	r0, #1
 80026a6:	f00a f80b 	bl	800c6c0 <osMessageQueueNew>
 80026aa:	4603      	mov	r3, r0
 80026ac:	4a31      	ldr	r2, [pc, #196]	; (8002774 <main+0x10c>)
 80026ae:	6013      	str	r3, [r2, #0]

  /* creation of FileEntry */
  FileEntryHandle = osMessageQueueNew (1, sizeof(uint16_t), &FileEntry_attributes);
 80026b0:	4a31      	ldr	r2, [pc, #196]	; (8002778 <main+0x110>)
 80026b2:	2102      	movs	r1, #2
 80026b4:	2001      	movs	r0, #1
 80026b6:	f00a f803 	bl	800c6c0 <osMessageQueueNew>
 80026ba:	4603      	mov	r3, r0
 80026bc:	4a2f      	ldr	r2, [pc, #188]	; (800277c <main+0x114>)
 80026be:	6013      	str	r3, [r2, #0]

  /* creation of KeyboardOut */
  KeyboardOutHandle = osMessageQueueNew (1, sizeof(char*), &KeyboardOut_attributes);
 80026c0:	4a2f      	ldr	r2, [pc, #188]	; (8002780 <main+0x118>)
 80026c2:	2104      	movs	r1, #4
 80026c4:	2001      	movs	r0, #1
 80026c6:	f009 fffb 	bl	800c6c0 <osMessageQueueNew>
 80026ca:	4603      	mov	r3, r0
 80026cc:	4a2d      	ldr	r2, [pc, #180]	; (8002784 <main+0x11c>)
 80026ce:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PERIPHINIT */
  PERIPHINITHandle = osThreadNew(Start_Init, NULL, &PERIPHINIT_attributes);
 80026d0:	4a2d      	ldr	r2, [pc, #180]	; (8002788 <main+0x120>)
 80026d2:	2100      	movs	r1, #0
 80026d4:	482d      	ldr	r0, [pc, #180]	; (800278c <main+0x124>)
 80026d6:	f009 ff45 	bl	800c564 <osThreadNew>
 80026da:	4603      	mov	r3, r0
 80026dc:	4a2c      	ldr	r2, [pc, #176]	; (8002790 <main+0x128>)
 80026de:	6013      	str	r3, [r2, #0]

  /* creation of ReadCard */
  ReadCardHandle = osThreadNew(StartReadCard, NULL, &ReadCard_attributes);
 80026e0:	4a2c      	ldr	r2, [pc, #176]	; (8002794 <main+0x12c>)
 80026e2:	2100      	movs	r1, #0
 80026e4:	482c      	ldr	r0, [pc, #176]	; (8002798 <main+0x130>)
 80026e6:	f009 ff3d 	bl	800c564 <osThreadNew>
 80026ea:	4603      	mov	r3, r0
 80026ec:	4a2b      	ldr	r2, [pc, #172]	; (800279c <main+0x134>)
 80026ee:	6013      	str	r3, [r2, #0]

  /* creation of WriteCard */
  WriteCardHandle = osThreadNew(StartWriteCard, NULL, &WriteCard_attributes);
 80026f0:	4a2b      	ldr	r2, [pc, #172]	; (80027a0 <main+0x138>)
 80026f2:	2100      	movs	r1, #0
 80026f4:	482b      	ldr	r0, [pc, #172]	; (80027a4 <main+0x13c>)
 80026f6:	f009 ff35 	bl	800c564 <osThreadNew>
 80026fa:	4603      	mov	r3, r0
 80026fc:	4a2a      	ldr	r2, [pc, #168]	; (80027a8 <main+0x140>)
 80026fe:	6013      	str	r3, [r2, #0]

  /* creation of Home */
  HomeHandle = osThreadNew(StartHome, NULL, &Home_attributes);
 8002700:	4a2a      	ldr	r2, [pc, #168]	; (80027ac <main+0x144>)
 8002702:	2100      	movs	r1, #0
 8002704:	482a      	ldr	r0, [pc, #168]	; (80027b0 <main+0x148>)
 8002706:	f009 ff2d 	bl	800c564 <osThreadNew>
 800270a:	4603      	mov	r3, r0
 800270c:	4a29      	ldr	r2, [pc, #164]	; (80027b4 <main+0x14c>)
 800270e:	6013      	str	r3, [r2, #0]

  /* creation of CardFound */
  CardFoundHandle = osThreadNew(CardFoundStart, NULL, &CardFound_attributes);
 8002710:	4a29      	ldr	r2, [pc, #164]	; (80027b8 <main+0x150>)
 8002712:	2100      	movs	r1, #0
 8002714:	4829      	ldr	r0, [pc, #164]	; (80027bc <main+0x154>)
 8002716:	f009 ff25 	bl	800c564 <osThreadNew>
 800271a:	4603      	mov	r3, r0
 800271c:	4a28      	ldr	r2, [pc, #160]	; (80027c0 <main+0x158>)
 800271e:	6013      	str	r3, [r2, #0]

  /* creation of ShowFiles */
  ShowFilesHandle = osThreadNew(StartShowFiles, NULL, &ShowFiles_attributes);
 8002720:	4a28      	ldr	r2, [pc, #160]	; (80027c4 <main+0x15c>)
 8002722:	2100      	movs	r1, #0
 8002724:	4828      	ldr	r0, [pc, #160]	; (80027c8 <main+0x160>)
 8002726:	f009 ff1d 	bl	800c564 <osThreadNew>
 800272a:	4603      	mov	r3, r0
 800272c:	4a27      	ldr	r2, [pc, #156]	; (80027cc <main+0x164>)
 800272e:	6013      	str	r3, [r2, #0]

  /* creation of ShowFileData */
  ShowFileDataHandle = osThreadNew(StartShowFileData, NULL, &ShowFileData_attributes);
 8002730:	4a27      	ldr	r2, [pc, #156]	; (80027d0 <main+0x168>)
 8002732:	2100      	movs	r1, #0
 8002734:	4827      	ldr	r0, [pc, #156]	; (80027d4 <main+0x16c>)
 8002736:	f009 ff15 	bl	800c564 <osThreadNew>
 800273a:	4603      	mov	r3, r0
 800273c:	4a26      	ldr	r2, [pc, #152]	; (80027d8 <main+0x170>)
 800273e:	6013      	str	r3, [r2, #0]

  /* creation of Clone */
  CloneHandle = osThreadNew(StartClone, NULL, &Clone_attributes);
 8002740:	4a26      	ldr	r2, [pc, #152]	; (80027dc <main+0x174>)
 8002742:	2100      	movs	r1, #0
 8002744:	4826      	ldr	r0, [pc, #152]	; (80027e0 <main+0x178>)
 8002746:	f009 ff0d 	bl	800c564 <osThreadNew>
 800274a:	4603      	mov	r3, r0
 800274c:	4a25      	ldr	r2, [pc, #148]	; (80027e4 <main+0x17c>)
 800274e:	6013      	str	r3, [r2, #0]

  /* creation of Keyboard */
  KeyboardHandle = osThreadNew(StartKeyboard, NULL, &Keyboard_attributes);
 8002750:	4a25      	ldr	r2, [pc, #148]	; (80027e8 <main+0x180>)
 8002752:	2100      	movs	r1, #0
 8002754:	4825      	ldr	r0, [pc, #148]	; (80027ec <main+0x184>)
 8002756:	f009 ff05 	bl	800c564 <osThreadNew>
 800275a:	4603      	mov	r3, r0
 800275c:	4a24      	ldr	r2, [pc, #144]	; (80027f0 <main+0x188>)
 800275e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002760:	f009 feda 	bl	800c518 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002764:	e7fe      	b.n	8002764 <main+0xfc>
 8002766:	bf00      	nop
 8002768:	08010e0c 	.word	0x08010e0c
 800276c:	200008d4 	.word	0x200008d4
 8002770:	08010e24 	.word	0x08010e24
 8002774:	200008d8 	.word	0x200008d8
 8002778:	08010e3c 	.word	0x08010e3c
 800277c:	200008dc 	.word	0x200008dc
 8002780:	08010e54 	.word	0x08010e54
 8002784:	200008e0 	.word	0x200008e0
 8002788:	08010cc8 	.word	0x08010cc8
 800278c:	08002c81 	.word	0x08002c81
 8002790:	200008b0 	.word	0x200008b0
 8002794:	08010cec 	.word	0x08010cec
 8002798:	08002dd5 	.word	0x08002dd5
 800279c:	200008b4 	.word	0x200008b4
 80027a0:	08010d10 	.word	0x08010d10
 80027a4:	08002e65 	.word	0x08002e65
 80027a8:	200008b8 	.word	0x200008b8
 80027ac:	08010d34 	.word	0x08010d34
 80027b0:	08002f05 	.word	0x08002f05
 80027b4:	200008bc 	.word	0x200008bc
 80027b8:	08010d58 	.word	0x08010d58
 80027bc:	08002fd9 	.word	0x08002fd9
 80027c0:	200008c0 	.word	0x200008c0
 80027c4:	08010d7c 	.word	0x08010d7c
 80027c8:	080030c5 	.word	0x080030c5
 80027cc:	200008c4 	.word	0x200008c4
 80027d0:	08010da0 	.word	0x08010da0
 80027d4:	08003191 	.word	0x08003191
 80027d8:	200008c8 	.word	0x200008c8
 80027dc:	08010dc4 	.word	0x08010dc4
 80027e0:	08003235 	.word	0x08003235
 80027e4:	200008cc 	.word	0x200008cc
 80027e8:	08010de8 	.word	0x08010de8
 80027ec:	080032e5 	.word	0x080032e5
 80027f0:	200008d0 	.word	0x200008d0

080027f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b094      	sub	sp, #80	; 0x50
 80027f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027fa:	f107 0320 	add.w	r3, r7, #32
 80027fe:	2230      	movs	r2, #48	; 0x30
 8002800:	2100      	movs	r1, #0
 8002802:	4618      	mov	r0, r3
 8002804:	f00d fa9c 	bl	800fd40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002808:	f107 030c 	add.w	r3, r7, #12
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
 8002810:	605a      	str	r2, [r3, #4]
 8002812:	609a      	str	r2, [r3, #8]
 8002814:	60da      	str	r2, [r3, #12]
 8002816:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002818:	2300      	movs	r3, #0
 800281a:	60bb      	str	r3, [r7, #8]
 800281c:	4b28      	ldr	r3, [pc, #160]	; (80028c0 <SystemClock_Config+0xcc>)
 800281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002820:	4a27      	ldr	r2, [pc, #156]	; (80028c0 <SystemClock_Config+0xcc>)
 8002822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002826:	6413      	str	r3, [r2, #64]	; 0x40
 8002828:	4b25      	ldr	r3, [pc, #148]	; (80028c0 <SystemClock_Config+0xcc>)
 800282a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002830:	60bb      	str	r3, [r7, #8]
 8002832:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002834:	2300      	movs	r3, #0
 8002836:	607b      	str	r3, [r7, #4]
 8002838:	4b22      	ldr	r3, [pc, #136]	; (80028c4 <SystemClock_Config+0xd0>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002840:	4a20      	ldr	r2, [pc, #128]	; (80028c4 <SystemClock_Config+0xd0>)
 8002842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	4b1e      	ldr	r3, [pc, #120]	; (80028c4 <SystemClock_Config+0xd0>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002850:	607b      	str	r3, [r7, #4]
 8002852:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002854:	2301      	movs	r3, #1
 8002856:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002858:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800285c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800285e:	2302      	movs	r3, #2
 8002860:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002862:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002866:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002868:	2308      	movs	r3, #8
 800286a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800286c:	23a8      	movs	r3, #168	; 0xa8
 800286e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002870:	2304      	movs	r3, #4
 8002872:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002874:	2307      	movs	r3, #7
 8002876:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002878:	f107 0320 	add.w	r3, r7, #32
 800287c:	4618      	mov	r0, r3
 800287e:	f004 f883 	bl	8006988 <HAL_RCC_OscConfig>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002888:	f000 fd7e 	bl	8003388 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800288c:	230f      	movs	r3, #15
 800288e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002890:	2302      	movs	r3, #2
 8002892:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800289c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800289e:	2300      	movs	r3, #0
 80028a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028a2:	f107 030c 	add.w	r3, r7, #12
 80028a6:	2102      	movs	r1, #2
 80028a8:	4618      	mov	r0, r3
 80028aa:	f004 fae5 	bl	8006e78 <HAL_RCC_ClockConfig>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80028b4:	f000 fd68 	bl	8003388 <Error_Handler>
  }
}
 80028b8:	bf00      	nop
 80028ba:	3750      	adds	r7, #80	; 0x50
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40023800 	.word	0x40023800
 80028c4:	40007000 	.word	0x40007000

080028c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80028cc:	4b12      	ldr	r3, [pc, #72]	; (8002918 <MX_I2C1_Init+0x50>)
 80028ce:	4a13      	ldr	r2, [pc, #76]	; (800291c <MX_I2C1_Init+0x54>)
 80028d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80028d2:	4b11      	ldr	r3, [pc, #68]	; (8002918 <MX_I2C1_Init+0x50>)
 80028d4:	4a12      	ldr	r2, [pc, #72]	; (8002920 <MX_I2C1_Init+0x58>)
 80028d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80028d8:	4b0f      	ldr	r3, [pc, #60]	; (8002918 <MX_I2C1_Init+0x50>)
 80028da:	2200      	movs	r2, #0
 80028dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80028de:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <MX_I2C1_Init+0x50>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028e4:	4b0c      	ldr	r3, [pc, #48]	; (8002918 <MX_I2C1_Init+0x50>)
 80028e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80028ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028ec:	4b0a      	ldr	r3, [pc, #40]	; (8002918 <MX_I2C1_Init+0x50>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80028f2:	4b09      	ldr	r3, [pc, #36]	; (8002918 <MX_I2C1_Init+0x50>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028f8:	4b07      	ldr	r3, [pc, #28]	; (8002918 <MX_I2C1_Init+0x50>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028fe:	4b06      	ldr	r3, [pc, #24]	; (8002918 <MX_I2C1_Init+0x50>)
 8002900:	2200      	movs	r2, #0
 8002902:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002904:	4804      	ldr	r0, [pc, #16]	; (8002918 <MX_I2C1_Init+0x50>)
 8002906:	f001 fe03 	bl	8004510 <HAL_I2C_Init>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002910:	f000 fd3a 	bl	8003388 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002914:	bf00      	nop
 8002916:	bd80      	pop	{r7, pc}
 8002918:	2000071c 	.word	0x2000071c
 800291c:	40005400 	.word	0x40005400
 8002920:	000186a0 	.word	0x000186a0

08002924 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002928:	4b18      	ldr	r3, [pc, #96]	; (800298c <MX_SPI1_Init+0x68>)
 800292a:	4a19      	ldr	r2, [pc, #100]	; (8002990 <MX_SPI1_Init+0x6c>)
 800292c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800292e:	4b17      	ldr	r3, [pc, #92]	; (800298c <MX_SPI1_Init+0x68>)
 8002930:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002934:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8002936:	4b15      	ldr	r3, [pc, #84]	; (800298c <MX_SPI1_Init+0x68>)
 8002938:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800293c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800293e:	4b13      	ldr	r3, [pc, #76]	; (800298c <MX_SPI1_Init+0x68>)
 8002940:	2200      	movs	r2, #0
 8002942:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002944:	4b11      	ldr	r3, [pc, #68]	; (800298c <MX_SPI1_Init+0x68>)
 8002946:	2200      	movs	r2, #0
 8002948:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800294a:	4b10      	ldr	r3, [pc, #64]	; (800298c <MX_SPI1_Init+0x68>)
 800294c:	2200      	movs	r2, #0
 800294e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002950:	4b0e      	ldr	r3, [pc, #56]	; (800298c <MX_SPI1_Init+0x68>)
 8002952:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002956:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002958:	4b0c      	ldr	r3, [pc, #48]	; (800298c <MX_SPI1_Init+0x68>)
 800295a:	2218      	movs	r2, #24
 800295c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800295e:	4b0b      	ldr	r3, [pc, #44]	; (800298c <MX_SPI1_Init+0x68>)
 8002960:	2200      	movs	r2, #0
 8002962:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002964:	4b09      	ldr	r3, [pc, #36]	; (800298c <MX_SPI1_Init+0x68>)
 8002966:	2200      	movs	r2, #0
 8002968:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800296a:	4b08      	ldr	r3, [pc, #32]	; (800298c <MX_SPI1_Init+0x68>)
 800296c:	2200      	movs	r2, #0
 800296e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002970:	4b06      	ldr	r3, [pc, #24]	; (800298c <MX_SPI1_Init+0x68>)
 8002972:	220a      	movs	r2, #10
 8002974:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002976:	4805      	ldr	r0, [pc, #20]	; (800298c <MX_SPI1_Init+0x68>)
 8002978:	f004 fcba 	bl	80072f0 <HAL_SPI_Init>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002982:	f000 fd01 	bl	8003388 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	20000770 	.word	0x20000770
 8002990:	40013000 	.word	0x40013000

08002994 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002998:	4b17      	ldr	r3, [pc, #92]	; (80029f8 <MX_SPI2_Init+0x64>)
 800299a:	4a18      	ldr	r2, [pc, #96]	; (80029fc <MX_SPI2_Init+0x68>)
 800299c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800299e:	4b16      	ldr	r3, [pc, #88]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80029a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80029a6:	4b14      	ldr	r3, [pc, #80]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80029ac:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029b2:	4b11      	ldr	r3, [pc, #68]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029b8:	4b0f      	ldr	r3, [pc, #60]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80029be:	4b0e      	ldr	r3, [pc, #56]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029c6:	4b0c      	ldr	r3, [pc, #48]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029cc:	4b0a      	ldr	r3, [pc, #40]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80029d2:	4b09      	ldr	r3, [pc, #36]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029d8:	4b07      	ldr	r3, [pc, #28]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029da:	2200      	movs	r2, #0
 80029dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80029de:	4b06      	ldr	r3, [pc, #24]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029e0:	220a      	movs	r2, #10
 80029e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80029e4:	4804      	ldr	r0, [pc, #16]	; (80029f8 <MX_SPI2_Init+0x64>)
 80029e6:	f004 fc83 	bl	80072f0 <HAL_SPI_Init>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80029f0:	f000 fcca 	bl	8003388 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80029f4:	bf00      	nop
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	200007c8 	.word	0x200007c8
 80029fc:	40003800 	.word	0x40003800

08002a00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08e      	sub	sp, #56	; 0x38
 8002a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a06:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	605a      	str	r2, [r3, #4]
 8002a10:	609a      	str	r2, [r3, #8]
 8002a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a14:	f107 0320 	add.w	r3, r7, #32
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a1e:	1d3b      	adds	r3, r7, #4
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	60da      	str	r2, [r3, #12]
 8002a2a:	611a      	str	r2, [r3, #16]
 8002a2c:	615a      	str	r2, [r3, #20]
 8002a2e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002a30:	4b2d      	ldr	r3, [pc, #180]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002a32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002a36:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420-1;
 8002a38:	4b2b      	ldr	r3, [pc, #172]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002a3a:	f240 12a3 	movw	r2, #419	; 0x1a3
 8002a3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a40:	4b29      	ldr	r3, [pc, #164]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 8002a46:	4b28      	ldr	r3, [pc, #160]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002a48:	2231      	movs	r2, #49	; 0x31
 8002a4a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a4c:	4b26      	ldr	r3, [pc, #152]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a52:	4b25      	ldr	r3, [pc, #148]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002a58:	4823      	ldr	r0, [pc, #140]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002a5a:	f005 f87b 	bl	8007b54 <HAL_TIM_Base_Init>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002a64:	f000 fc90 	bl	8003388 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002a6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a72:	4619      	mov	r1, r3
 8002a74:	481c      	ldr	r0, [pc, #112]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002a76:	f005 fcd9 	bl	800842c <HAL_TIM_ConfigClockSource>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002a80:	f000 fc82 	bl	8003388 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002a84:	4818      	ldr	r0, [pc, #96]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002a86:	f005 f999 	bl	8007dbc <HAL_TIM_PWM_Init>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002a90:	f000 fc7a 	bl	8003388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a94:	2300      	movs	r3, #0
 8002a96:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a9c:	f107 0320 	add.w	r3, r7, #32
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4811      	ldr	r0, [pc, #68]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002aa4:	f006 f87e 	bl	8008ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002aae:	f000 fc6b 	bl	8003388 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ab2:	2360      	movs	r3, #96	; 0x60
 8002ab4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25-1;
 8002ab6:	2318      	movs	r3, #24
 8002ab8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002aba:	2300      	movs	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ac2:	1d3b      	adds	r3, r7, #4
 8002ac4:	2208      	movs	r2, #8
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4807      	ldr	r0, [pc, #28]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002aca:	f005 fbed 	bl	80082a8 <HAL_TIM_PWM_ConfigChannel>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002ad4:	f000 fc58 	bl	8003388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002ad8:	4803      	ldr	r0, [pc, #12]	; (8002ae8 <MX_TIM2_Init+0xe8>)
 8002ada:	f001 f8ab 	bl	8003c34 <HAL_TIM_MspPostInit>

}
 8002ade:	bf00      	nop
 8002ae0:	3738      	adds	r7, #56	; 0x38
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	20000820 	.word	0x20000820

08002aec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b086      	sub	sp, #24
 8002af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002af2:	f107 0308 	add.w	r3, r7, #8
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	605a      	str	r2, [r3, #4]
 8002afc:	609a      	str	r2, [r3, #8]
 8002afe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b00:	463b      	mov	r3, r7
 8002b02:	2200      	movs	r2, #0
 8002b04:	601a      	str	r2, [r3, #0]
 8002b06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b08:	4b1d      	ldr	r3, [pc, #116]	; (8002b80 <MX_TIM3_Init+0x94>)
 8002b0a:	4a1e      	ldr	r2, [pc, #120]	; (8002b84 <MX_TIM3_Init+0x98>)
 8002b0c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000-1;
 8002b0e:	4b1c      	ldr	r3, [pc, #112]	; (8002b80 <MX_TIM3_Init+0x94>)
 8002b10:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002b14:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b16:	4b1a      	ldr	r3, [pc, #104]	; (8002b80 <MX_TIM3_Init+0x94>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 8002b1c:	4b18      	ldr	r3, [pc, #96]	; (8002b80 <MX_TIM3_Init+0x94>)
 8002b1e:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002b22:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b24:	4b16      	ldr	r3, [pc, #88]	; (8002b80 <MX_TIM3_Init+0x94>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b2a:	4b15      	ldr	r3, [pc, #84]	; (8002b80 <MX_TIM3_Init+0x94>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002b30:	4813      	ldr	r0, [pc, #76]	; (8002b80 <MX_TIM3_Init+0x94>)
 8002b32:	f005 f80f 	bl	8007b54 <HAL_TIM_Base_Init>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002b3c:	f000 fc24 	bl	8003388 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002b46:	f107 0308 	add.w	r3, r7, #8
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	480c      	ldr	r0, [pc, #48]	; (8002b80 <MX_TIM3_Init+0x94>)
 8002b4e:	f005 fc6d 	bl	800842c <HAL_TIM_ConfigClockSource>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002b58:	f000 fc16 	bl	8003388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b60:	2300      	movs	r3, #0
 8002b62:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b64:	463b      	mov	r3, r7
 8002b66:	4619      	mov	r1, r3
 8002b68:	4805      	ldr	r0, [pc, #20]	; (8002b80 <MX_TIM3_Init+0x94>)
 8002b6a:	f006 f81b 	bl	8008ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002b74:	f000 fc08 	bl	8003388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002b78:	bf00      	nop
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20000868 	.word	0x20000868
 8002b84:	40000400 	.word	0x40000400

08002b88 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8e:	f107 030c 	add.w	r3, r7, #12
 8002b92:	2200      	movs	r2, #0
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	605a      	str	r2, [r3, #4]
 8002b98:	609a      	str	r2, [r3, #8]
 8002b9a:	60da      	str	r2, [r3, #12]
 8002b9c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	4b34      	ldr	r3, [pc, #208]	; (8002c74 <MX_GPIO_Init+0xec>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	4a33      	ldr	r2, [pc, #204]	; (8002c74 <MX_GPIO_Init+0xec>)
 8002ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bac:	6313      	str	r3, [r2, #48]	; 0x30
 8002bae:	4b31      	ldr	r3, [pc, #196]	; (8002c74 <MX_GPIO_Init+0xec>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bb6:	60bb      	str	r3, [r7, #8]
 8002bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	607b      	str	r3, [r7, #4]
 8002bbe:	4b2d      	ldr	r3, [pc, #180]	; (8002c74 <MX_GPIO_Init+0xec>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc2:	4a2c      	ldr	r2, [pc, #176]	; (8002c74 <MX_GPIO_Init+0xec>)
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bca:	4b2a      	ldr	r3, [pc, #168]	; (8002c74 <MX_GPIO_Init+0xec>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	607b      	str	r3, [r7, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	603b      	str	r3, [r7, #0]
 8002bda:	4b26      	ldr	r3, [pc, #152]	; (8002c74 <MX_GPIO_Init+0xec>)
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bde:	4a25      	ldr	r2, [pc, #148]	; (8002c74 <MX_GPIO_Init+0xec>)
 8002be0:	f043 0302 	orr.w	r3, r3, #2
 8002be4:	6313      	str	r3, [r2, #48]	; 0x30
 8002be6:	4b23      	ldr	r3, [pc, #140]	; (8002c74 <MX_GPIO_Init+0xec>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	603b      	str	r3, [r7, #0]
 8002bf0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin, GPIO_PIN_RESET);
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002bf8:	481f      	ldr	r0, [pc, #124]	; (8002c78 <MX_GPIO_Init+0xf0>)
 8002bfa:	f001 fc57 	bl	80044ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|MFRC_NRST_Pin, GPIO_PIN_RESET);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2122      	movs	r1, #34	; 0x22
 8002c02:	481e      	ldr	r0, [pc, #120]	; (8002c7c <MX_GPIO_Init+0xf4>)
 8002c04:	f001 fc52 	bl	80044ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8002c08:	2302      	movs	r3, #2
 8002c0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002c0c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002c10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c12:	2300      	movs	r3, #0
 8002c14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002c16:	f107 030c 	add.w	r3, r7, #12
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4816      	ldr	r0, [pc, #88]	; (8002c78 <MX_GPIO_Init+0xf0>)
 8002c1e:	f001 faa9 	bl	8004174 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin CS_OLED_Pin CS_MEM_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin;
 8002c22:	f44f 738c 	mov.w	r3, #280	; 0x118
 8002c26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c30:	2300      	movs	r3, #0
 8002c32:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c34:	f107 030c 	add.w	r3, r7, #12
 8002c38:	4619      	mov	r1, r3
 8002c3a:	480f      	ldr	r0, [pc, #60]	; (8002c78 <MX_GPIO_Init+0xf0>)
 8002c3c:	f001 fa9a 	bl	8004174 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 MFRC_NRST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|MFRC_NRST_Pin;
 8002c40:	2322      	movs	r3, #34	; 0x22
 8002c42:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c44:	2301      	movs	r3, #1
 8002c46:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c50:	f107 030c 	add.w	r3, r7, #12
 8002c54:	4619      	mov	r1, r3
 8002c56:	4809      	ldr	r0, [pc, #36]	; (8002c7c <MX_GPIO_Init+0xf4>)
 8002c58:	f001 fa8c 	bl	8004174 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2105      	movs	r1, #5
 8002c60:	2007      	movs	r0, #7
 8002c62:	f001 fa5d 	bl	8004120 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002c66:	2007      	movs	r0, #7
 8002c68:	f001 fa76 	bl	8004158 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c6c:	bf00      	nop
 8002c6e:	3720      	adds	r7, #32
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40023800 	.word	0x40023800
 8002c78:	40020000 	.word	0x40020000
 8002c7c:	40020400 	.word	0x40020400

08002c80 <Start_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Init */
void Start_Init(void *argument)
{
 8002c80:	b5b0      	push	{r4, r5, r7, lr}
 8002c82:	b09c      	sub	sp, #112	; 0x70
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002c88:	f00c fb28 	bl	800f2dc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	vTaskSuspend(ReadCardHandle);
 8002c8c:	4b42      	ldr	r3, [pc, #264]	; (8002d98 <Start_Init+0x118>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4618      	mov	r0, r3
 8002c92:	f00a fd6d 	bl	800d770 <vTaskSuspend>
    vTaskSuspend(WriteCardHandle);
 8002c96:	4b41      	ldr	r3, [pc, #260]	; (8002d9c <Start_Init+0x11c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f00a fd68 	bl	800d770 <vTaskSuspend>
    vTaskSuspend(HomeHandle);
 8002ca0:	4b3f      	ldr	r3, [pc, #252]	; (8002da0 <Start_Init+0x120>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f00a fd63 	bl	800d770 <vTaskSuspend>
    vTaskSuspend(CardFoundHandle);
 8002caa:	4b3e      	ldr	r3, [pc, #248]	; (8002da4 <Start_Init+0x124>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f00a fd5e 	bl	800d770 <vTaskSuspend>
    vTaskSuspend(ShowFilesHandle);
 8002cb4:	4b3c      	ldr	r3, [pc, #240]	; (8002da8 <Start_Init+0x128>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f00a fd59 	bl	800d770 <vTaskSuspend>
    vTaskSuspend(ShowFileDataHandle);
 8002cbe:	4b3b      	ldr	r3, [pc, #236]	; (8002dac <Start_Init+0x12c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f00a fd54 	bl	800d770 <vTaskSuspend>
    vTaskSuspend(CloneHandle);
 8002cc8:	4b39      	ldr	r3, [pc, #228]	; (8002db0 <Start_Init+0x130>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f00a fd4f 	bl	800d770 <vTaskSuspend>
    vTaskSuspend(KeyboardHandle);
 8002cd2:	4b38      	ldr	r3, [pc, #224]	; (8002db4 <Start_Init+0x134>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f00a fd4a 	bl	800d770 <vTaskSuspend>

    MFRC_INIT();
 8002cdc:	f7fe f882 	bl	8000de4 <MFRC_INIT>
    MFRC_ANTOFF();
 8002ce0:	f7fe f838 	bl	8000d54 <MFRC_ANTOFF>
    OLED_INIT();
 8002ce4:	f7fe fcb2 	bl	800164c <OLED_INIT>
    OLED_Print(TC);
 8002ce8:	4833      	ldr	r0, [pc, #204]	; (8002db8 <Start_Init+0x138>)
 8002cea:	f7fe fdf0 	bl	80018ce <OLED_Print>
    MEM_INIT();
 8002cee:	f7ff fa67 	bl	80021c0 <MEM_INIT>
    memory_reset();
 8002cf2:	f7ff fbe9 	bl	80024c8 <memory_reset>

    uint8_t fake_contents[64] = {0x04, 0x41, 0xBF, 0x72,
 8002cf6:	4b31      	ldr	r3, [pc, #196]	; (8002dbc <Start_Init+0x13c>)
 8002cf8:	f107 0408 	add.w	r4, r7, #8
 8002cfc:	461d      	mov	r5, r3
 8002cfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d0a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002d0e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    							0x00, 0x01, 0x00, 0x01,
    							0x00, 0x01, 0x00, 0x01,
    							0x00, 0x00, 0x00, 0x00,
    							0x00, 0x00, 0x00, 0x00,
    							0x00, 0x00, 0x00, 0x63};
    uint8_t uid[7] = {0x04, 0x41, 0xBF, 0x72, 0x1A, 0x06, 0x6C};
 8002d12:	4a2b      	ldr	r2, [pc, #172]	; (8002dc0 <Start_Init+0x140>)
 8002d14:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002d18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002d1c:	6018      	str	r0, [r3, #0]
 8002d1e:	3304      	adds	r3, #4
 8002d20:	8019      	strh	r1, [r3, #0]
 8002d22:	3302      	adds	r3, #2
 8002d24:	0c0a      	lsrs	r2, r1, #16
 8002d26:	701a      	strb	r2, [r3, #0]

    Card fake_card = {
 8002d28:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002d2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d2e:	2307      	movs	r3, #7
 8002d30:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8002d34:	4b23      	ldr	r3, [pc, #140]	; (8002dc4 <Start_Init+0x144>)
 8002d36:	657b      	str	r3, [r7, #84]	; 0x54
 8002d38:	4b23      	ldr	r3, [pc, #140]	; (8002dc8 <Start_Init+0x148>)
 8002d3a:	65bb      	str	r3, [r7, #88]	; 0x58
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 8002d42:	f107 0308 	add.w	r3, r7, #8
 8002d46:	663b      	str	r3, [r7, #96]	; 0x60
 8002d48:	2340      	movs	r3, #64	; 0x40
 8002d4a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
    	.uidsize = 7,
		.name = "fake",
		.type = "MIFARE Ultralight",
		.read_protected = 0
    };
    enter_card(&fake_card, 0);
 8002d4e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002d52:	2100      	movs	r1, #0
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 fb1c 	bl	8003392 <enter_card>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) != 0);
 8002d5a:	bf00      	nop
 8002d5c:	2102      	movs	r1, #2
 8002d5e:	481b      	ldr	r0, [pc, #108]	; (8002dcc <Start_Init+0x14c>)
 8002d60:	f001 fb8c 	bl	800447c <HAL_GPIO_ReadPin>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d1f8      	bne.n	8002d5c <Start_Init+0xdc>
    osDelay(10);
 8002d6a:	200a      	movs	r0, #10
 8002d6c:	f009 fc8d 	bl	800c68a <osDelay>
    uint8_t clear = NO_PRESS;
 8002d70:	2300      	movs	r3, #0
 8002d72:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    xQueueSend(UserInputHandle, &clear, 0);
 8002d76:	4b16      	ldr	r3, [pc, #88]	; (8002dd0 <Start_Init+0x150>)
 8002d78:	6818      	ldr	r0, [r3, #0]
 8002d7a:	f107 014b 	add.w	r1, r7, #75	; 0x4b
 8002d7e:	2300      	movs	r3, #0
 8002d80:	2200      	movs	r2, #0
 8002d82:	f009 ff37 	bl	800cbf4 <xQueueGenericSend>
    vTaskResume(HomeHandle);
 8002d86:	4b06      	ldr	r3, [pc, #24]	; (8002da0 <Start_Init+0x120>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f00a fd98 	bl	800d8c0 <vTaskResume>
    vTaskSuspend(NULL);
 8002d90:	2000      	movs	r0, #0
 8002d92:	f00a fced 	bl	800d770 <vTaskSuspend>
  {
 8002d96:	e779      	b.n	8002c8c <Start_Init+0xc>
 8002d98:	200008b4 	.word	0x200008b4
 8002d9c:	200008b8 	.word	0x200008b8
 8002da0:	200008bc 	.word	0x200008bc
 8002da4:	200008c0 	.word	0x200008c0
 8002da8:	200008c4 	.word	0x200008c4
 8002dac:	200008c8 	.word	0x200008c8
 8002db0:	200008cc 	.word	0x200008cc
 8002db4:	200008d0 	.word	0x200008d0
 8002db8:	20000400 	.word	0x20000400
 8002dbc:	08010828 	.word	0x08010828
 8002dc0:	08010868 	.word	0x08010868
 8002dc4:	0801080c 	.word	0x0801080c
 8002dc8:	08010814 	.word	0x08010814
 8002dcc:	40020000 	.word	0x40020000
 8002dd0:	200008d8 	.word	0x200008d8

08002dd4 <StartReadCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCard */
void StartReadCard(void *argument)
{
 8002dd4:	b590      	push	{r4, r7, lr}
 8002dd6:	b085      	sub	sp, #20
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadCard */
	Card* read_card = malloc(sizeof(Card)); //Store our read card here
 8002ddc:	201c      	movs	r0, #28
 8002dde:	f00c ff91 	bl	800fd04 <malloc>
 8002de2:	4603      	mov	r3, r0
 8002de4:	60bb      	str	r3, [r7, #8]
	read_card->contents = malloc(UL_MEMSIZE * sizeof(uint8_t));
 8002de6:	68bc      	ldr	r4, [r7, #8]
 8002de8:	2040      	movs	r0, #64	; 0x40
 8002dea:	f00c ff8b 	bl	800fd04 <malloc>
 8002dee:	4603      	mov	r3, r0
 8002df0:	6163      	str	r3, [r4, #20]
	read_card->uid = malloc(UL_UIDSIZE * sizeof(uint8_t));
 8002df2:	68bc      	ldr	r4, [r7, #8]
 8002df4:	2007      	movs	r0, #7
 8002df6:	f00c ff85 	bl	800fd04 <malloc>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	6023      	str	r3, [r4, #0]
	int ranonce = 0;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {

	MFRC_ANTON();
 8002e02:	f7fd ff6d 	bl	8000ce0 <MFRC_ANTON>
	if (ranonce == 0){
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d106      	bne.n	8002e1a <StartReadCard+0x46>
		OLED_SCREEN(&SCRN_ReadCard, NORMAL);
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	4812      	ldr	r0, [pc, #72]	; (8002e58 <StartReadCard+0x84>)
 8002e10:	f7fe fe28 	bl	8001a64 <OLED_SCREEN>
		ranonce++;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	3301      	adds	r3, #1
 8002e18:	60fb      	str	r3, [r7, #12]
	}
	if(UL_readcard(read_card) == PCD_OK){
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fe fa41 	bl	80012a4 <UL_readcard>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2bcc      	cmp	r3, #204	; 0xcc
 8002e26:	d1ec      	bne.n	8002e02 <StartReadCard+0x2e>
			BUZZ();
 8002e28:	f7ff fba8 	bl	800257c <BUZZ>
			MFRC_ANTOFF();
 8002e2c:	f7fd ff92 	bl	8000d54 <MFRC_ANTOFF>
			xQueueSend(UidtoFoundHandle,&read_card,0);
 8002e30:	4b0a      	ldr	r3, [pc, #40]	; (8002e5c <StartReadCard+0x88>)
 8002e32:	6818      	ldr	r0, [r3, #0]
 8002e34:	f107 0108 	add.w	r1, r7, #8
 8002e38:	2300      	movs	r3, #0
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f009 feda 	bl	800cbf4 <xQueueGenericSend>
			vTaskResume(CardFoundHandle);
 8002e40:	4b07      	ldr	r3, [pc, #28]	; (8002e60 <StartReadCard+0x8c>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f00a fd3b 	bl	800d8c0 <vTaskResume>
			ranonce = 0;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	60fb      	str	r3, [r7, #12]
			vTaskSuspend(NULL);
 8002e4e:	2000      	movs	r0, #0
 8002e50:	f00a fc8e 	bl	800d770 <vTaskSuspend>
	MFRC_ANTON();
 8002e54:	e7d5      	b.n	8002e02 <StartReadCard+0x2e>
 8002e56:	bf00      	nop
 8002e58:	08010f6c 	.word	0x08010f6c
 8002e5c:	200008d4 	.word	0x200008d4
 8002e60:	200008c0 	.word	0x200008c0

08002e64 <StartWriteCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWriteCard */
void StartWriteCard(void *argument)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b088      	sub	sp, #32
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWriteCard */
	uint8_t file_select_count = 0;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	75fb      	strb	r3, [r7, #23]
	int ranonce = 0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61fb      	str	r3, [r7, #28]
	Button_StateTypeDef button_state;
	Card* towrite = NULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	61bb      	str	r3, [r7, #24]
  /* Infinite loop */
  for(;;)
  {
	  if (ranonce == 0){
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d106      	bne.n	8002e8c <StartWriteCard+0x28>
	  	OLED_SCREEN(&SCRN_WriteCard, NORMAL);
 8002e7e:	2100      	movs	r1, #0
 8002e80:	481e      	ldr	r0, [pc, #120]	; (8002efc <StartWriteCard+0x98>)
 8002e82:	f7fe fdef 	bl	8001a64 <OLED_SCREEN>
	  	ranonce++;
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	61fb      	str	r3, [r7, #28]

	  }

	  if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 8002e8c:	4b1c      	ldr	r3, [pc, #112]	; (8002f00 <StartWriteCard+0x9c>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f107 010f 	add.w	r1, r7, #15
 8002e94:	2200      	movs	r2, #0
 8002e96:	4618      	mov	r0, r3
 8002e98:	f00a f846 	bl	800cf28 <xQueueReceive>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d1ea      	bne.n	8002e78 <StartWriteCard+0x14>
		  if (button_state == SHORT_PRESS) {
 8002ea2:	7bfb      	ldrb	r3, [r7, #15]
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d11c      	bne.n	8002ee2 <StartWriteCard+0x7e>
			  if (entry_present(file_select_count) == RFS_OK) {
 8002ea8:	7dfb      	ldrb	r3, [r7, #23]
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	4618      	mov	r0, r3
 8002eae:	f000 fcf4 	bl	800389a <entry_present>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d1df      	bne.n	8002e78 <StartWriteCard+0x14>
				  towrite = read_card_entry(file_select_count);
 8002eb8:	7dfb      	ldrb	r3, [r7, #23]
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 fb1c 	bl	80034fa <read_card_entry>
 8002ec2:	61b8      	str	r0, [r7, #24]
				  char* file_name = get_file_name(file_select_count);
 8002ec4:	7dfb      	ldrb	r3, [r7, #23]
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f000 fd03 	bl	80038d4 <get_file_name>
 8002ece:	6138      	str	r0, [r7, #16]
				  OLED_SCRNREF(&SCRN_WriteCard, WRITE_SRC_LOC, file_name);
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	2102      	movs	r1, #2
 8002ed4:	4809      	ldr	r0, [pc, #36]	; (8002efc <StartWriteCard+0x98>)
 8002ed6:	f7fe fdfe 	bl	8001ad6 <OLED_SCRNREF>
				  free(file_name);
 8002eda:	6938      	ldr	r0, [r7, #16]
 8002edc:	f00c ff1a 	bl	800fd14 <free>
 8002ee0:	e7ca      	b.n	8002e78 <StartWriteCard+0x14>
			  }

		  } else if ((button_state == LONG_PRESS) && (towrite != NULL)) {
 8002ee2:	7bfb      	ldrb	r3, [r7, #15]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d1c7      	bne.n	8002e78 <StartWriteCard+0x14>
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d0c4      	beq.n	8002e78 <StartWriteCard+0x14>
			  	ranonce= 0;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	61fb      	str	r3, [r7, #28]
			  	write_card(towrite);
 8002ef2:	69b8      	ldr	r0, [r7, #24]
 8002ef4:	f7ff fb54 	bl	80025a0 <write_card>
	  if (ranonce == 0){
 8002ef8:	e7be      	b.n	8002e78 <StartWriteCard+0x14>
 8002efa:	bf00      	nop
 8002efc:	08010f94 	.word	0x08010f94
 8002f00:	200008d8 	.word	0x200008d8

08002f04 <StartHome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHome */
void StartHome(void *argument)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHome */
	uint8_t select_index = 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	72fb      	strb	r3, [r7, #11]
	int ranonce = 0;
 8002f10:	2300      	movs	r3, #0
 8002f12:	60fb      	str	r3, [r7, #12]
	Button_StateTypeDef button_state;
  /* Infinite loop */
  for(;;)
  {
	  if (ranonce == 0) {
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10c      	bne.n	8002f34 <StartHome+0x30>
		  OLED_SCREEN(&SCRN_Home, NORMAL);
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4828      	ldr	r0, [pc, #160]	; (8002fc0 <StartHome+0xbc>)
 8002f1e:	f7fe fda1 	bl	8001a64 <OLED_SCREEN>
		  OLED_SELECT(&SCRN_Home, select_index, OLED_RESTORE);
 8002f22:	7afb      	ldrb	r3, [r7, #11]
 8002f24:	2201      	movs	r2, #1
 8002f26:	4619      	mov	r1, r3
 8002f28:	4825      	ldr	r0, [pc, #148]	; (8002fc0 <StartHome+0xbc>)
 8002f2a:	f7fe fe05 	bl	8001b38 <OLED_SELECT>
		  ranonce++;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	3301      	adds	r3, #1
 8002f32:	60fb      	str	r3, [r7, #12]
	  }

	  if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 8002f34:	4b23      	ldr	r3, [pc, #140]	; (8002fc4 <StartHome+0xc0>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f107 010a 	add.w	r1, r7, #10
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f009 fff2 	bl	800cf28 <xQueueReceive>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d1e4      	bne.n	8002f14 <StartHome+0x10>
		  if (button_state == SHORT_PRESS) {
 8002f4a:	7abb      	ldrb	r3, [r7, #10]
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d107      	bne.n	8002f60 <StartHome+0x5c>
			  oled_move_selection(&SCRN_Home, &select_index, OLED_RESTORE);
 8002f50:	f107 030b 	add.w	r3, r7, #11
 8002f54:	2201      	movs	r2, #1
 8002f56:	4619      	mov	r1, r3
 8002f58:	4819      	ldr	r0, [pc, #100]	; (8002fc0 <StartHome+0xbc>)
 8002f5a:	f7fe ffbf 	bl	8001edc <oled_move_selection>
 8002f5e:	e7d9      	b.n	8002f14 <StartHome+0x10>
		  } else if (button_state == LONG_PRESS) {
 8002f60:	7abb      	ldrb	r3, [r7, #10]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d1d6      	bne.n	8002f14 <StartHome+0x10>
			  switch(select_index) {
 8002f66:	7afb      	ldrb	r3, [r7, #11]
 8002f68:	2b03      	cmp	r3, #3
 8002f6a:	d823      	bhi.n	8002fb4 <StartHome+0xb0>
 8002f6c:	a201      	add	r2, pc, #4	; (adr r2, 8002f74 <StartHome+0x70>)
 8002f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f72:	bf00      	nop
 8002f74:	08002f85 	.word	0x08002f85
 8002f78:	08002f91 	.word	0x08002f91
 8002f7c:	08002f9d 	.word	0x08002f9d
 8002f80:	08002fa9 	.word	0x08002fa9
			  	  case 0:
			  		  vTaskResume(ReadCardHandle);
 8002f84:	4b10      	ldr	r3, [pc, #64]	; (8002fc8 <StartHome+0xc4>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f00a fc99 	bl	800d8c0 <vTaskResume>
			  		  break;
 8002f8e:	e011      	b.n	8002fb4 <StartHome+0xb0>
			  	  case 1:
			  		  vTaskResume(WriteCardHandle);
 8002f90:	4b0e      	ldr	r3, [pc, #56]	; (8002fcc <StartHome+0xc8>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4618      	mov	r0, r3
 8002f96:	f00a fc93 	bl	800d8c0 <vTaskResume>
			  		  break;
 8002f9a:	e00b      	b.n	8002fb4 <StartHome+0xb0>
			  	  case 2:
			  		  vTaskResume(ShowFilesHandle);
 8002f9c:	4b0c      	ldr	r3, [pc, #48]	; (8002fd0 <StartHome+0xcc>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f00a fc8d 	bl	800d8c0 <vTaskResume>
			  		  break;
 8002fa6:	e005      	b.n	8002fb4 <StartHome+0xb0>
			  	  case 3:
			  		  vTaskResume(CloneHandle);
 8002fa8:	4b0a      	ldr	r3, [pc, #40]	; (8002fd4 <StartHome+0xd0>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f00a fc87 	bl	800d8c0 <vTaskResume>
			  		  break;
 8002fb2:	bf00      	nop
			  }
			  ranonce = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	60fb      	str	r3, [r7, #12]
			  vTaskSuspend(NULL);
 8002fb8:	2000      	movs	r0, #0
 8002fba:	f00a fbd9 	bl	800d770 <vTaskSuspend>
	  if (ranonce == 0) {
 8002fbe:	e7a9      	b.n	8002f14 <StartHome+0x10>
 8002fc0:	08010f58 	.word	0x08010f58
 8002fc4:	200008d8 	.word	0x200008d8
 8002fc8:	200008b4 	.word	0x200008b4
 8002fcc:	200008b8 	.word	0x200008b8
 8002fd0:	200008c4 	.word	0x200008c4
 8002fd4:	200008cc 	.word	0x200008cc

08002fd8 <CardFoundStart>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CardFoundStart */
void CardFoundStart(void *argument)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CardFoundStart */
	uint8_t select_index = 0;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	73fb      	strb	r3, [r7, #15]
	int ranonce = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	617b      	str	r3, [r7, #20]
	Card* read_card;
  /* Infinite loop */
  for(;;)
  {

	if (ranonce == 0) {
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d130      	bne.n	8003050 <CardFoundStart+0x78>
		while(xQueueReceive(UidtoFoundHandle, &read_card, 0) != pdTRUE);
 8002fee:	bf00      	nop
 8002ff0:	4b2f      	ldr	r3, [pc, #188]	; (80030b0 <CardFoundStart+0xd8>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f107 0108 	add.w	r1, r7, #8
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f009 ff94 	bl	800cf28 <xQueueReceive>
 8003000:	4603      	mov	r3, r0
 8003002:	2b01      	cmp	r3, #1
 8003004:	d1f4      	bne.n	8002ff0 <CardFoundStart+0x18>
		char* uid_str = uid_tostring(read_card->uid, read_card->uidsize);
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	791b      	ldrb	r3, [r3, #4]
 800300e:	4619      	mov	r1, r3
 8003010:	4610      	mov	r0, r2
 8003012:	f7fe f9bd 	bl	8001390 <uid_tostring>
 8003016:	6138      	str	r0, [r7, #16]
		OLED_SCREEN(&SCRN_CardFound, NORMAL);
 8003018:	2100      	movs	r1, #0
 800301a:	4826      	ldr	r0, [pc, #152]	; (80030b4 <CardFoundStart+0xdc>)
 800301c:	f7fe fd22 	bl	8001a64 <OLED_SCREEN>
		OLED_SCRNREF(&SCRN_CardFound, FOUND_UID_LOC, uid_str);
 8003020:	693a      	ldr	r2, [r7, #16]
 8003022:	2101      	movs	r1, #1
 8003024:	4823      	ldr	r0, [pc, #140]	; (80030b4 <CardFoundStart+0xdc>)
 8003026:	f7fe fd56 	bl	8001ad6 <OLED_SCRNREF>
		OLED_SCRNREF(&SCRN_CardFound, FOUND_CARDTYPE_LOC, read_card->type);
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	461a      	mov	r2, r3
 8003030:	2102      	movs	r1, #2
 8003032:	4820      	ldr	r0, [pc, #128]	; (80030b4 <CardFoundStart+0xdc>)
 8003034:	f7fe fd4f 	bl	8001ad6 <OLED_SCRNREF>
		OLED_SELECT(&SCRN_CardFound, select_index, OLED_NORESTORE);
 8003038:	7bfb      	ldrb	r3, [r7, #15]
 800303a:	2200      	movs	r2, #0
 800303c:	4619      	mov	r1, r3
 800303e:	481d      	ldr	r0, [pc, #116]	; (80030b4 <CardFoundStart+0xdc>)
 8003040:	f7fe fd7a 	bl	8001b38 <OLED_SELECT>
		ranonce++;
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	3301      	adds	r3, #1
 8003048:	617b      	str	r3, [r7, #20]
		free(uid_str);
 800304a:	6938      	ldr	r0, [r7, #16]
 800304c:	f00c fe62 	bl	800fd14 <free>
	}

 	if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 8003050:	4b19      	ldr	r3, [pc, #100]	; (80030b8 <CardFoundStart+0xe0>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f107 010e 	add.w	r1, r7, #14
 8003058:	2200      	movs	r2, #0
 800305a:	4618      	mov	r0, r3
 800305c:	f009 ff64 	bl	800cf28 <xQueueReceive>
 8003060:	4603      	mov	r3, r0
 8003062:	2b01      	cmp	r3, #1
 8003064:	d1c0      	bne.n	8002fe8 <CardFoundStart+0x10>
 		if (button_state == SHORT_PRESS) {
 8003066:	7bbb      	ldrb	r3, [r7, #14]
 8003068:	2b02      	cmp	r3, #2
 800306a:	d107      	bne.n	800307c <CardFoundStart+0xa4>
 			oled_move_selection(&SCRN_CardFound, &select_index, OLED_NORESTORE);
 800306c:	f107 030f 	add.w	r3, r7, #15
 8003070:	2200      	movs	r2, #0
 8003072:	4619      	mov	r1, r3
 8003074:	480f      	ldr	r0, [pc, #60]	; (80030b4 <CardFoundStart+0xdc>)
 8003076:	f7fe ff31 	bl	8001edc <oled_move_selection>
 800307a:	e7b5      	b.n	8002fe8 <CardFoundStart+0x10>
 		} else if (button_state == LONG_PRESS) {
 800307c:	7bbb      	ldrb	r3, [r7, #14]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d1b2      	bne.n	8002fe8 <CardFoundStart+0x10>
 			if (select_index == 0) {
 8003082:	7bfb      	ldrb	r3, [r7, #15]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d107      	bne.n	8003098 <CardFoundStart+0xc0>
 				//enter_card(read_card, mem_find_free_block());
 				vTaskResume(KeyboardHandle);
 8003088:	4b0c      	ldr	r3, [pc, #48]	; (80030bc <CardFoundStart+0xe4>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4618      	mov	r0, r3
 800308e:	f00a fc17 	bl	800d8c0 <vTaskResume>

 				//while(xQueueReceive(KeyboardOutHandle, &name, 0) != pdTRUE);
 				vTaskSuspend(NULL);
 8003092:	2000      	movs	r0, #0
 8003094:	f00a fb6c 	bl	800d770 <vTaskSuspend>
 			 }
 			vTaskResume(HomeHandle);
 8003098:	4b09      	ldr	r3, [pc, #36]	; (80030c0 <CardFoundStart+0xe8>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4618      	mov	r0, r3
 800309e:	f00a fc0f 	bl	800d8c0 <vTaskResume>
 			ranonce = 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	617b      	str	r3, [r7, #20]
 			vTaskSuspend(NULL);
 80030a6:	2000      	movs	r0, #0
 80030a8:	f00a fb62 	bl	800d770 <vTaskSuspend>
	if (ranonce == 0) {
 80030ac:	e79c      	b.n	8002fe8 <CardFoundStart+0x10>
 80030ae:	bf00      	nop
 80030b0:	200008d4 	.word	0x200008d4
 80030b4:	08010f80 	.word	0x08010f80
 80030b8:	200008d8 	.word	0x200008d8
 80030bc:	200008d0 	.word	0x200008d0
 80030c0:	200008bc 	.word	0x200008bc

080030c4 <StartShowFiles>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartShowFiles */
void StartShowFiles(void *argument)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartShowFiles */
	uint8_t select_index = 0;
 80030cc:	2300      	movs	r3, #0
 80030ce:	72fb      	strb	r3, [r7, #11]
	int ranonce = 0;
 80030d0:	2300      	movs	r3, #0
 80030d2:	60fb      	str	r3, [r7, #12]
	Button_StateTypeDef button_state;
	/* Infinite loop */
  for(;;)
  {

	  if (ranonce == 0) {
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d110      	bne.n	80030fc <StartShowFiles+0x38>
		  OLED_SCREEN(&SCRN_ShowFiles, NORMAL);
 80030da:	2100      	movs	r1, #0
 80030dc:	4827      	ldr	r0, [pc, #156]	; (800317c <StartShowFiles+0xb8>)
 80030de:	f7fe fcc1 	bl	8001a64 <OLED_SCREEN>
		  OLED_SELECT(&SCRN_ShowFiles, select_index, OLED_RESTORE);
 80030e2:	7afb      	ldrb	r3, [r7, #11]
 80030e4:	2201      	movs	r2, #1
 80030e6:	4619      	mov	r1, r3
 80030e8:	4824      	ldr	r0, [pc, #144]	; (800317c <StartShowFiles+0xb8>)
 80030ea:	f7fe fd25 	bl	8001b38 <OLED_SELECT>
		  OLED_display_files(&SCRN_ShowFiles, 0);
 80030ee:	2100      	movs	r1, #0
 80030f0:	4822      	ldr	r0, [pc, #136]	; (800317c <StartShowFiles+0xb8>)
 80030f2:	f7fe fdfd 	bl	8001cf0 <OLED_display_files>
		  ranonce++;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	3301      	adds	r3, #1
 80030fa:	60fb      	str	r3, [r7, #12]
	  }

	  if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 80030fc:	4b20      	ldr	r3, [pc, #128]	; (8003180 <StartShowFiles+0xbc>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f107 010a 	add.w	r1, r7, #10
 8003104:	2200      	movs	r2, #0
 8003106:	4618      	mov	r0, r3
 8003108:	f009 ff0e 	bl	800cf28 <xQueueReceive>
 800310c:	4603      	mov	r3, r0
 800310e:	2b01      	cmp	r3, #1
 8003110:	d1e0      	bne.n	80030d4 <StartShowFiles+0x10>
		  if (button_state == SHORT_PRESS) {
 8003112:	7abb      	ldrb	r3, [r7, #10]
 8003114:	2b02      	cmp	r3, #2
 8003116:	d107      	bne.n	8003128 <StartShowFiles+0x64>

			  oled_move_selection(&SCRN_ShowFiles, &select_index, OLED_RESTORE);
 8003118:	f107 030b 	add.w	r3, r7, #11
 800311c:	2201      	movs	r2, #1
 800311e:	4619      	mov	r1, r3
 8003120:	4816      	ldr	r0, [pc, #88]	; (800317c <StartShowFiles+0xb8>)
 8003122:	f7fe fedb 	bl	8001edc <oled_move_selection>
 8003126:	e7d5      	b.n	80030d4 <StartShowFiles+0x10>

		  } else if (button_state == LONG_PRESS) {
 8003128:	7abb      	ldrb	r3, [r7, #10]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d1d2      	bne.n	80030d4 <StartShowFiles+0x10>

			  if (select_index == SHOWFILES_EXIT_LOC) {
 800312e:	7afb      	ldrb	r3, [r7, #11]
 8003130:	2b03      	cmp	r3, #3
 8003132:	d105      	bne.n	8003140 <StartShowFiles+0x7c>
				  vTaskResume(HomeHandle);
 8003134:	4b13      	ldr	r3, [pc, #76]	; (8003184 <StartShowFiles+0xc0>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4618      	mov	r0, r3
 800313a:	f00a fbc1 	bl	800d8c0 <vTaskResume>
 800313e:	e017      	b.n	8003170 <StartShowFiles+0xac>

			  } else if ((entry_present(select_index) == RFS_OK)) {
 8003140:	7afb      	ldrb	r3, [r7, #11]
 8003142:	b29b      	uxth	r3, r3
 8003144:	4618      	mov	r0, r3
 8003146:	f000 fba8 	bl	800389a <entry_present>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10f      	bne.n	8003170 <StartShowFiles+0xac>
				  uint16_t entry = select_index;
 8003150:	7afb      	ldrb	r3, [r7, #11]
 8003152:	b29b      	uxth	r3, r3
 8003154:	813b      	strh	r3, [r7, #8]
				  xQueueSend(FileEntryHandle, &entry, 0);
 8003156:	4b0c      	ldr	r3, [pc, #48]	; (8003188 <StartShowFiles+0xc4>)
 8003158:	6818      	ldr	r0, [r3, #0]
 800315a:	f107 0108 	add.w	r1, r7, #8
 800315e:	2300      	movs	r3, #0
 8003160:	2200      	movs	r2, #0
 8003162:	f009 fd47 	bl	800cbf4 <xQueueGenericSend>
				  vTaskResume(ShowFileDataHandle);
 8003166:	4b09      	ldr	r3, [pc, #36]	; (800318c <StartShowFiles+0xc8>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f00a fba8 	bl	800d8c0 <vTaskResume>

			  }
			  ranonce = 0;
 8003170:	2300      	movs	r3, #0
 8003172:	60fb      	str	r3, [r7, #12]
			  vTaskSuspend(NULL);
 8003174:	2000      	movs	r0, #0
 8003176:	f00a fafb 	bl	800d770 <vTaskSuspend>
	  if (ranonce == 0) {
 800317a:	e7ab      	b.n	80030d4 <StartShowFiles+0x10>
 800317c:	08010fa8 	.word	0x08010fa8
 8003180:	200008d8 	.word	0x200008d8
 8003184:	200008bc 	.word	0x200008bc
 8003188:	200008dc 	.word	0x200008dc
 800318c:	200008c8 	.word	0x200008c8

08003190 <StartShowFileData>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartShowFileData */
void StartShowFileData(void *argument)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartShowFileData */
	uint8_t select_index = 0;
 8003198:	2300      	movs	r3, #0
 800319a:	72fb      	strb	r3, [r7, #11]
	int ranonce = 0;
 800319c:	2300      	movs	r3, #0
 800319e:	60fb      	str	r3, [r7, #12]
	uint16_t entry_to_show;
  /* Infinite loop */
  for(;;)
  {

    if (ranonce == 0) {
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d112      	bne.n	80031cc <StartShowFileData+0x3c>
    	while(xQueueReceive(FileEntryHandle, &entry_to_show, 0) != pdTRUE);
 80031a6:	bf00      	nop
 80031a8:	4b1e      	ldr	r3, [pc, #120]	; (8003224 <StartShowFileData+0x94>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f107 0108 	add.w	r1, r7, #8
 80031b0:	2200      	movs	r2, #0
 80031b2:	4618      	mov	r0, r3
 80031b4:	f009 feb8 	bl	800cf28 <xQueueReceive>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d1f4      	bne.n	80031a8 <StartShowFileData+0x18>
    	oled_show_file(entry_to_show);
 80031be:	893b      	ldrh	r3, [r7, #8]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7fe fe4b 	bl	8001e5c <oled_show_file>
    	ranonce++;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	3301      	adds	r3, #1
 80031ca:	60fb      	str	r3, [r7, #12]
    }

    if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 80031cc:	4b16      	ldr	r3, [pc, #88]	; (8003228 <StartShowFileData+0x98>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f107 010a 	add.w	r1, r7, #10
 80031d4:	2200      	movs	r2, #0
 80031d6:	4618      	mov	r0, r3
 80031d8:	f009 fea6 	bl	800cf28 <xQueueReceive>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b01      	cmp	r3, #1
 80031e0:	d1de      	bne.n	80031a0 <StartShowFileData+0x10>
    	if (button_state == SHORT_PRESS) {
 80031e2:	7abb      	ldrb	r3, [r7, #10]
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d107      	bne.n	80031f8 <StartShowFileData+0x68>
    		oled_move_selection(&SCRN_FileData, &select_index, OLED_NORESTORE);
 80031e8:	f107 030b 	add.w	r3, r7, #11
 80031ec:	2200      	movs	r2, #0
 80031ee:	4619      	mov	r1, r3
 80031f0:	480e      	ldr	r0, [pc, #56]	; (800322c <StartShowFileData+0x9c>)
 80031f2:	f7fe fe73 	bl	8001edc <oled_move_selection>
 80031f6:	e7d3      	b.n	80031a0 <StartShowFileData+0x10>
    	} else if (button_state == LONG_PRESS) {
 80031f8:	7abb      	ldrb	r3, [r7, #10]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d1d0      	bne.n	80031a0 <StartShowFileData+0x10>
    		if (select_index == SHOWFILE_DELETE_LOC) {
 80031fe:	7afb      	ldrb	r3, [r7, #11]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d103      	bne.n	800320c <StartShowFileData+0x7c>
    			remove_card(entry_to_show);
 8003204:	893b      	ldrh	r3, [r7, #8]
 8003206:	4618      	mov	r0, r3
 8003208:	f000 fb91 	bl	800392e <remove_card>
    		}
    		vTaskResume(ShowFilesHandle);
 800320c:	4b08      	ldr	r3, [pc, #32]	; (8003230 <StartShowFileData+0xa0>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4618      	mov	r0, r3
 8003212:	f00a fb55 	bl	800d8c0 <vTaskResume>
    		ranonce = 0;
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
    		vTaskSuspend(NULL);
 800321a:	2000      	movs	r0, #0
 800321c:	f00a faa8 	bl	800d770 <vTaskSuspend>
    if (ranonce == 0) {
 8003220:	e7be      	b.n	80031a0 <StartShowFileData+0x10>
 8003222:	bf00      	nop
 8003224:	200008dc 	.word	0x200008dc
 8003228:	200008d8 	.word	0x200008d8
 800322c:	08010fbc 	.word	0x08010fbc
 8003230:	200008c4 	.word	0x200008c4

08003234 <StartClone>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClone */
void StartClone(void *argument)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartClone */
	int ranonce = 0;
 800323c:	2300      	movs	r3, #0
 800323e:	60fb      	str	r3, [r7, #12]
	Card* read_card = malloc(sizeof(Card)); //Store our read card here
 8003240:	201c      	movs	r0, #28
 8003242:	f00c fd5f 	bl	800fd04 <malloc>
 8003246:	4603      	mov	r3, r0
 8003248:	60bb      	str	r3, [r7, #8]
	read_card->contents = malloc(UL_MEMSIZE * sizeof(uint8_t));
 800324a:	2040      	movs	r0, #64	; 0x40
 800324c:	f00c fd5a 	bl	800fd04 <malloc>
 8003250:	4603      	mov	r3, r0
 8003252:	461a      	mov	r2, r3
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	615a      	str	r2, [r3, #20]
	read_card->uid = malloc(UL_UIDSIZE * sizeof(uint8_t));
 8003258:	2007      	movs	r0, #7
 800325a:	f00c fd53 	bl	800fd04 <malloc>
 800325e:	4603      	mov	r3, r0
 8003260:	461a      	mov	r2, r3
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {
	MFRC_ANTON();
 8003266:	f7fd fd3b 	bl	8000ce0 <MFRC_ANTON>
    if (ranonce == 0) {
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d106      	bne.n	800327e <StartClone+0x4a>
    	OLED_SCREEN(&SCRN_Clone, NORMAL);
 8003270:	2100      	movs	r1, #0
 8003272:	4819      	ldr	r0, [pc, #100]	; (80032d8 <StartClone+0xa4>)
 8003274:	f7fe fbf6 	bl	8001a64 <OLED_SCREEN>
    	ranonce++;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	3301      	adds	r3, #1
 800327c:	60fb      	str	r3, [r7, #12]
    }

    if (UL_readcard(read_card) == PCD_OK) {
 800327e:	68b8      	ldr	r0, [r7, #8]
 8003280:	f7fe f810 	bl	80012a4 <UL_readcard>
 8003284:	4603      	mov	r3, r0
 8003286:	2bcc      	cmp	r3, #204	; 0xcc
 8003288:	d1ed      	bne.n	8003266 <StartClone+0x32>
    	MFRC_HALTA(); //De-select card
 800328a:	f7fd fe3f 	bl	8000f0c <MFRC_HALTA>
    	BUZZ();
 800328e:	f7ff f975 	bl	800257c <BUZZ>
    	OLED_Clear();
 8003292:	f7fe f91c 	bl	80014ce <OLED_Clear>
    	read_card->contents[60] = 0xEE;
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	333c      	adds	r3, #60	; 0x3c
 800329c:	22ee      	movs	r2, #238	; 0xee
 800329e:	701a      	strb	r2, [r3, #0]
    	OLED_PrintCent(2, "PLACE CARD YOU WISH", NORMAL);
 80032a0:	2200      	movs	r2, #0
 80032a2:	490e      	ldr	r1, [pc, #56]	; (80032dc <StartClone+0xa8>)
 80032a4:	2002      	movs	r0, #2
 80032a6:	f7fe faee 	bl	8001886 <OLED_PrintCent>
    	OLED_PrintCent(4, "TO COPY TO", NORMAL);
 80032aa:	2200      	movs	r2, #0
 80032ac:	490c      	ldr	r1, [pc, #48]	; (80032e0 <StartClone+0xac>)
 80032ae:	2004      	movs	r0, #4
 80032b0:	f7fe fae9 	bl	8001886 <OLED_PrintCent>
    	while(PICC_CHECK() == PCD_OK); //Hang until read card is removed
 80032b4:	bf00      	nop
 80032b6:	f7fd ff37 	bl	8001128 <PICC_CHECK>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2bcc      	cmp	r3, #204	; 0xcc
 80032be:	d0fa      	beq.n	80032b6 <StartClone+0x82>
    	while(PICC_CHECK() != PCD_OK); //Hang until new card is placed
 80032c0:	bf00      	nop
 80032c2:	f7fd ff31 	bl	8001128 <PICC_CHECK>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2bcc      	cmp	r3, #204	; 0xcc
 80032ca:	d1fa      	bne.n	80032c2 <StartClone+0x8e>
    	ranonce = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	60fb      	str	r3, [r7, #12]
    	write_card(read_card);
 80032d0:	68b8      	ldr	r0, [r7, #8]
 80032d2:	f7ff f965 	bl	80025a0 <write_card>
	MFRC_ANTON();
 80032d6:	e7c6      	b.n	8003266 <StartClone+0x32>
 80032d8:	08010fd0 	.word	0x08010fd0
 80032dc:	08010870 	.word	0x08010870
 80032e0:	08010884 	.word	0x08010884

080032e4 <StartKeyboard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartKeyboard */
void StartKeyboard(void *argument)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b086      	sub	sp, #24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartKeyboard */
	uint8_t select_index = 0;
 80032ec:	2300      	movs	r3, #0
 80032ee:	74fb      	strb	r3, [r7, #19]
	int ranonce = 0;
 80032f0:	2300      	movs	r3, #0
 80032f2:	617b      	str	r3, [r7, #20]
	Button_StateTypeDef button_state;
	char* input = NULL;
 80032f4:	2300      	movs	r3, #0
 80032f6:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
    if (ranonce == 0) {
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10d      	bne.n	800331a <StartKeyboard+0x36>
    	OLED_Clear();
 80032fe:	f7fe f8e6 	bl	80014ce <OLED_Clear>
    	OLED_SCREEN(&SCRN_Keyboard, NORMAL);
 8003302:	2100      	movs	r1, #0
 8003304:	4815      	ldr	r0, [pc, #84]	; (800335c <StartKeyboard+0x78>)
 8003306:	f7fe fbad 	bl	8001a64 <OLED_SCREEN>
    	OLED_select_inv(&SCRN_Keyboard, select_index);
 800330a:	7cfb      	ldrb	r3, [r7, #19]
 800330c:	4619      	mov	r1, r3
 800330e:	4813      	ldr	r0, [pc, #76]	; (800335c <StartKeyboard+0x78>)
 8003310:	f7fe fc88 	bl	8001c24 <OLED_select_inv>
    	ranonce++;
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	3301      	adds	r3, #1
 8003318:	617b      	str	r3, [r7, #20]
    }

    if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 800331a:	4b11      	ldr	r3, [pc, #68]	; (8003360 <StartKeyboard+0x7c>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f107 0112 	add.w	r1, r7, #18
 8003322:	2200      	movs	r2, #0
 8003324:	4618      	mov	r0, r3
 8003326:	f009 fdff 	bl	800cf28 <xQueueReceive>
 800332a:	4603      	mov	r3, r0
 800332c:	2b01      	cmp	r3, #1
 800332e:	d1e3      	bne.n	80032f8 <StartKeyboard+0x14>
    	if (button_state == SHORT_PRESS) {
 8003330:	7cbb      	ldrb	r3, [r7, #18]
 8003332:	2b02      	cmp	r3, #2
 8003334:	d106      	bne.n	8003344 <StartKeyboard+0x60>
    		oled_move_selection_inv(&SCRN_Keyboard, &select_index);
 8003336:	f107 0313 	add.w	r3, r7, #19
 800333a:	4619      	mov	r1, r3
 800333c:	4807      	ldr	r0, [pc, #28]	; (800335c <StartKeyboard+0x78>)
 800333e:	f7fe fdf3 	bl	8001f28 <oled_move_selection_inv>
 8003342:	e7d9      	b.n	80032f8 <StartKeyboard+0x14>
    	} else if (button_state == LONG_PRESS) {
 8003344:	7cbb      	ldrb	r3, [r7, #18]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d1d6      	bne.n	80032f8 <StartKeyboard+0x14>
    		oled_keyboard_insert(select_index, &input);
 800334a:	7cfb      	ldrb	r3, [r7, #19]
 800334c:	f107 020c 	add.w	r2, r7, #12
 8003350:	4611      	mov	r1, r2
 8003352:	4618      	mov	r0, r3
 8003354:	f7fe fe0c 	bl	8001f70 <oled_keyboard_insert>
    if (ranonce == 0) {
 8003358:	e7ce      	b.n	80032f8 <StartKeyboard+0x14>
 800335a:	bf00      	nop
 800335c:	08010fe4 	.word	0x08010fe4
 8003360:	200008d8 	.word	0x200008d8

08003364 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a04      	ldr	r2, [pc, #16]	; (8003384 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d101      	bne.n	800337a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003376:	f000 fdd7 	bl	8003f28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800337a:	bf00      	nop
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40000c00 	.word	0x40000c00

08003388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800338c:	b672      	cpsid	i
}
 800338e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003390:	e7fe      	b.n	8003390 <Error_Handler+0x8>

08003392 <enter_card>:
 *
 * @param card - Card to store
 * @param entry - Entry (Block number) to store card
 * @return RFS_OK if card was successfully stored
 * */
RFS_StatusTypeDef enter_card(Card* card, uint16_t entry) {
 8003392:	b5b0      	push	{r4, r5, r7, lr}
 8003394:	b084      	sub	sp, #16
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
 800339a:	460b      	mov	r3, r1
 800339c:	807b      	strh	r3, [r7, #2]
	uint16_t block_startaddr = entry * BLOCK_PAGECOUNT;
 800339e:	887b      	ldrh	r3, [r7, #2]
 80033a0:	019b      	lsls	r3, r3, #6
 80033a2:	81fb      	strh	r3, [r7, #14]
	block_erase(entry); //Erase entire block ready for new data
 80033a4:	887b      	ldrh	r3, [r7, #2]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fe fece 	bl	8002148 <block_erase>
	enter_metadata(card, entry);
 80033ac:	887b      	ldrh	r3, [r7, #2]
 80033ae:	4619      	mov	r1, r3
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 f83f 	bl	8003434 <enter_metadata>

	if (MEM_WRITE(block_startaddr + NAMEPAGE_OFFSET, 0x0000, (uint8_t*)card->name, strlen(card->name)) != HAL_OK) {
 80033b6:	89fb      	ldrh	r3, [r7, #14]
 80033b8:	3301      	adds	r3, #1
 80033ba:	b29c      	uxth	r4, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689d      	ldr	r5, [r3, #8]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7fc ff0b 	bl	80001e0 <strlen>
 80033ca:	4603      	mov	r3, r0
 80033cc:	462a      	mov	r2, r5
 80033ce:	2100      	movs	r1, #0
 80033d0:	4620      	mov	r0, r4
 80033d2:	f7fe ff11 	bl	80021f8 <MEM_WRITE>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <enter_card+0x4e>
		return RFS_WRITE_ERROR;
 80033dc:	2304      	movs	r3, #4
 80033de:	e025      	b.n	800342c <enter_card+0x9a>
	}
	if (MEM_WRITE(block_startaddr + NAMEPAGE_OFFSET, 0x0000 + strlen(card->name),card->uid ,card->uidsize) != HAL_OK) {
 80033e0:	89fb      	ldrh	r3, [r7, #14]
 80033e2:	3301      	adds	r3, #1
 80033e4:	b29c      	uxth	r4, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7fc fef8 	bl	80001e0 <strlen>
 80033f0:	4603      	mov	r3, r0
 80033f2:	b299      	uxth	r1, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	791b      	ldrb	r3, [r3, #4]
 80033fc:	4620      	mov	r0, r4
 80033fe:	f7fe fefb 	bl	80021f8 <MEM_WRITE>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <enter_card+0x7a>
		return RFS_WRITE_ERROR;
 8003408:	2304      	movs	r3, #4
 800340a:	e00f      	b.n	800342c <enter_card+0x9a>
	}
	if (MEM_WRITE(block_startaddr + DATAPAGE_OFFSET, 0x0000, card->contents, card->contents_size) != HAL_OK) {
 800340c:	89fb      	ldrh	r3, [r7, #14]
 800340e:	3302      	adds	r3, #2
 8003410:	b298      	uxth	r0, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	695a      	ldr	r2, [r3, #20]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	8b1b      	ldrh	r3, [r3, #24]
 800341a:	2100      	movs	r1, #0
 800341c:	f7fe feec 	bl	80021f8 <MEM_WRITE>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <enter_card+0x98>
		return RFS_WRITE_ERROR;
 8003426:	2304      	movs	r3, #4
 8003428:	e000      	b.n	800342c <enter_card+0x9a>
	}

	return RFS_OK;
 800342a:	2300      	movs	r3, #0

}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bdb0      	pop	{r4, r5, r7, pc}

08003434 <enter_metadata>:
 * Write the card metadata into a block
 *
 * @param card - Card to write
 * @param block_num - Block number
 * */
RFS_StatusTypeDef enter_metadata(Card* card, uint16_t block_num) {
 8003434:	b590      	push	{r4, r7, lr}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	460b      	mov	r3, r1
 800343e:	807b      	strh	r3, [r7, #2]
	uint8_t card_size = card->contents_size; //Card contents is uint8_t
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	8b1b      	ldrh	r3, [r3, #24]
 8003444:	73fb      	strb	r3, [r7, #15]
	uint8_t read_protected = card->read_protected;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	7c1b      	ldrb	r3, [r3, #16]
 800344a:	73bb      	strb	r3, [r7, #14]
	uint8_t uid_size = card->uidsize;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	791b      	ldrb	r3, [r3, #4]
 8003450:	737b      	strb	r3, [r7, #13]
	uint8_t metasize = sizeof(card_size) + sizeof(uid_size) + sizeof(read_protected) + strlen(card->type);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	4618      	mov	r0, r3
 8003458:	f7fc fec2 	bl	80001e0 <strlen>
 800345c:	4603      	mov	r3, r0
 800345e:	b2db      	uxtb	r3, r3
 8003460:	3303      	adds	r3, #3
 8003462:	733b      	strb	r3, [r7, #12]
	uint8_t* metadata = malloc(metasize);
 8003464:	7b3b      	ldrb	r3, [r7, #12]
 8003466:	4618      	mov	r0, r3
 8003468:	f00c fc4c 	bl	800fd04 <malloc>
 800346c:	4603      	mov	r3, r0
 800346e:	60bb      	str	r3, [r7, #8]

	memcpy(metadata, (uint8_t*) card->type, strlen(card->type));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68dc      	ldr	r4, [r3, #12]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	4618      	mov	r0, r3
 800347a:	f7fc feb1 	bl	80001e0 <strlen>
 800347e:	4603      	mov	r3, r0
 8003480:	461a      	mov	r2, r3
 8003482:	4621      	mov	r1, r4
 8003484:	68b8      	ldr	r0, [r7, #8]
 8003486:	f00c fc4d 	bl	800fd24 <memcpy>
	metadata[strlen(card->type) + 0] = card_size;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	4618      	mov	r0, r3
 8003490:	f7fc fea6 	bl	80001e0 <strlen>
 8003494:	4602      	mov	r2, r0
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	4413      	add	r3, r2
 800349a:	7bfa      	ldrb	r2, [r7, #15]
 800349c:	701a      	strb	r2, [r3, #0]
	metadata[strlen(card->type) + 1] = uid_size;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fc fe9c 	bl	80001e0 <strlen>
 80034a8:	4603      	mov	r3, r0
 80034aa:	3301      	adds	r3, #1
 80034ac:	68ba      	ldr	r2, [r7, #8]
 80034ae:	4413      	add	r3, r2
 80034b0:	7b7a      	ldrb	r2, [r7, #13]
 80034b2:	701a      	strb	r2, [r3, #0]
	metadata[strlen(card->type) + 2] = read_protected;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7fc fe91 	bl	80001e0 <strlen>
 80034be:	4603      	mov	r3, r0
 80034c0:	3302      	adds	r3, #2
 80034c2:	68ba      	ldr	r2, [r7, #8]
 80034c4:	4413      	add	r3, r2
 80034c6:	7bba      	ldrb	r2, [r7, #14]
 80034c8:	701a      	strb	r2, [r3, #0]

	if (MEM_WRITE(block_num * BLOCK_PAGECOUNT, 0x0000, metadata, metasize) != HAL_OK) {
 80034ca:	887b      	ldrh	r3, [r7, #2]
 80034cc:	019b      	lsls	r3, r3, #6
 80034ce:	b298      	uxth	r0, r3
 80034d0:	7b3b      	ldrb	r3, [r7, #12]
 80034d2:	68ba      	ldr	r2, [r7, #8]
 80034d4:	2100      	movs	r1, #0
 80034d6:	f7fe fe8f 	bl	80021f8 <MEM_WRITE>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d004      	beq.n	80034ea <enter_metadata+0xb6>
		free(metadata);
 80034e0:	68b8      	ldr	r0, [r7, #8]
 80034e2:	f00c fc17 	bl	800fd14 <free>
		return RFS_WRITE_ERROR;
 80034e6:	2304      	movs	r3, #4
 80034e8:	e003      	b.n	80034f2 <enter_metadata+0xbe>
	}
	free(metadata);
 80034ea:	68b8      	ldr	r0, [r7, #8]
 80034ec:	f00c fc12 	bl	800fd14 <free>
	return RFS_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3714      	adds	r7, #20
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd90      	pop	{r4, r7, pc}

080034fa <read_card_entry>:
 * Get card from entry number
 *
 * @param entry - Entry number of card
 * @return a new Card instance with read data
 * */
Card* read_card_entry(uint16_t entry) {
 80034fa:	b580      	push	{r7, lr}
 80034fc:	b084      	sub	sp, #16
 80034fe:	af00      	add	r7, sp, #0
 8003500:	4603      	mov	r3, r0
 8003502:	80fb      	strh	r3, [r7, #6]
	Card* result = malloc(sizeof(Card));
 8003504:	201c      	movs	r0, #28
 8003506:	f00c fbfd 	bl	800fd04 <malloc>
 800350a:	4603      	mov	r3, r0
 800350c:	60fb      	str	r3, [r7, #12]

	if (read_metadata(result, entry) != RFS_OK) {
 800350e:	88fb      	ldrh	r3, [r7, #6]
 8003510:	4619      	mov	r1, r3
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f000 f81e 	bl	8003554 <read_metadata>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <read_card_entry+0x28>
		return NULL;
 800351e:	2300      	movs	r3, #0
 8003520:	e014      	b.n	800354c <read_card_entry+0x52>
	}

	if (read_nameuid(result, entry) != RFS_OK) {
 8003522:	88fb      	ldrh	r3, [r7, #6]
 8003524:	4619      	mov	r1, r3
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 f881 	bl	800362e <read_nameuid>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <read_card_entry+0x3c>
		return NULL;
 8003532:	2300      	movs	r3, #0
 8003534:	e00a      	b.n	800354c <read_card_entry+0x52>
	}

	if(read_cardcontents(result, entry) != RFS_OK) {
 8003536:	88fb      	ldrh	r3, [r7, #6]
 8003538:	4619      	mov	r1, r3
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 f8e2 	bl	8003704 <read_cardcontents>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <read_card_entry+0x50>
		return NULL;
 8003546:	2300      	movs	r3, #0
 8003548:	e000      	b.n	800354c <read_card_entry+0x52>
	}

	return result;
 800354a:	68fb      	ldr	r3, [r7, #12]
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}

08003554 <read_metadata>:
 *
 * @param result - Card to store data to
 * @param entry - entry to read from
 * @return RFS_OK if data was successfully read
 * */
RFS_StatusTypeDef read_metadata(Card* result, uint16_t entry) {
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	807b      	strh	r3, [r7, #2]
	uint16_t metadata_size = get_datasize(entry, METAPAGE_OFFSET);
 8003560:	887b      	ldrh	r3, [r7, #2]
 8003562:	2100      	movs	r1, #0
 8003564:	4618      	mov	r0, r3
 8003566:	f000 f8f5 	bl	8003754 <get_datasize>
 800356a:	4603      	mov	r3, r0
 800356c:	82fb      	strh	r3, [r7, #22]
	uint8_t* metadata = malloc(metadata_size * sizeof(uint8_t));
 800356e:	8afb      	ldrh	r3, [r7, #22]
 8003570:	4618      	mov	r0, r3
 8003572:	f00c fbc7 	bl	800fd04 <malloc>
 8003576:	4603      	mov	r3, r0
 8003578:	613b      	str	r3, [r7, #16]
	char* type = malloc(((metadata_size - 3) + 1) * sizeof(char)); //+1 for null
 800357a:	8afb      	ldrh	r3, [r7, #22]
 800357c:	3b02      	subs	r3, #2
 800357e:	4618      	mov	r0, r3
 8003580:	f00c fbc0 	bl	800fd04 <malloc>
 8003584:	4603      	mov	r3, r0
 8003586:	60fb      	str	r3, [r7, #12]

	if (MEM_READPAGE(entry * BLOCK_PAGECOUNT, 0x0000, metadata, metadata_size) != HAL_OK) {
 8003588:	887b      	ldrh	r3, [r7, #2]
 800358a:	019b      	lsls	r3, r3, #6
 800358c:	b298      	uxth	r0, r3
 800358e:	8afb      	ldrh	r3, [r7, #22]
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	2100      	movs	r1, #0
 8003594:	f7fe fec6 	bl	8002324 <MEM_READPAGE>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d004      	beq.n	80035a8 <read_metadata+0x54>
		free(metadata);
 800359e:	6938      	ldr	r0, [r7, #16]
 80035a0:	f00c fbb8 	bl	800fd14 <free>
		return RFS_READ_ERROR;
 80035a4:	2305      	movs	r3, #5
 80035a6:	e03e      	b.n	8003626 <read_metadata+0xd2>
	}

	if ((uint8_t)type[0] == 0xFF) { //Simple check to see if we read an empty entry
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	2bff      	cmp	r3, #255	; 0xff
 80035ae:	d104      	bne.n	80035ba <read_metadata+0x66>
		free(metadata);
 80035b0:	6938      	ldr	r0, [r7, #16]
 80035b2:	f00c fbaf 	bl	800fd14 <free>
		return RFS_NO_CARD;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e035      	b.n	8003626 <read_metadata+0xd2>
	}

	memcpy(type, metadata, metadata_size - 3);
 80035ba:	8afb      	ldrh	r3, [r7, #22]
 80035bc:	3b03      	subs	r3, #3
 80035be:	461a      	mov	r2, r3
 80035c0:	6939      	ldr	r1, [r7, #16]
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f00c fbae 	bl	800fd24 <memcpy>
	type[metadata_size - 3] = '\0';
 80035c8:	8afb      	ldrh	r3, [r7, #22]
 80035ca:	3b03      	subs	r3, #3
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	4413      	add	r3, r2
 80035d0:	2200      	movs	r2, #0
 80035d2:	701a      	strb	r2, [r3, #0]
	result->type = type;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	60da      	str	r2, [r3, #12]
	result->contents_size = metadata[metadata_size - 3];
 80035da:	8afb      	ldrh	r3, [r7, #22]
 80035dc:	3b03      	subs	r3, #3
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	4413      	add	r3, r2
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	831a      	strh	r2, [r3, #24]
	result->uidsize = metadata[metadata_size - 2];
 80035ea:	8afb      	ldrh	r3, [r7, #22]
 80035ec:	3b02      	subs	r3, #2
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	4413      	add	r3, r2
 80035f2:	781a      	ldrb	r2, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	711a      	strb	r2, [r3, #4]
	if (metadata[metadata_size - 1] == READ_PROTECTED) { //Card is read protected
 80035f8:	8afb      	ldrh	r3, [r7, #22]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	4413      	add	r3, r2
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	2b01      	cmp	r3, #1
 8003604:	d104      	bne.n	8003610 <read_metadata+0xbc>
		free(metadata);
 8003606:	6938      	ldr	r0, [r7, #16]
 8003608:	f00c fb84 	bl	800fd14 <free>
		return RFS_CARD_PROTECTED;
 800360c:	2303      	movs	r3, #3
 800360e:	e00a      	b.n	8003626 <read_metadata+0xd2>
	}
	result->read_protected = metadata[metadata_size - 1];
 8003610:	8afb      	ldrh	r3, [r7, #22]
 8003612:	3b01      	subs	r3, #1
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	4413      	add	r3, r2
 8003618:	781a      	ldrb	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	741a      	strb	r2, [r3, #16]
	free(metadata);
 800361e:	6938      	ldr	r0, [r7, #16]
 8003620:	f00c fb78 	bl	800fd14 <free>

	return RFS_OK;
 8003624:	2300      	movs	r3, #0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3718      	adds	r7, #24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <read_nameuid>:
 * Read the name and uid of card entry. Note that metadata must be read before name and uid can be read
 * @param result - Result to store data to
 * @param entry - Entry to read from
 * @return RFS_OK if name and uid was successfully read
 * */
RFS_StatusTypeDef read_nameuid(Card* result, uint16_t entry) {
 800362e:	b580      	push	{r7, lr}
 8003630:	b086      	sub	sp, #24
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
 8003636:	460b      	mov	r3, r1
 8003638:	807b      	strh	r3, [r7, #2]
	uint16_t datasize = get_datasize(entry, NAMEPAGE_OFFSET);
 800363a:	887b      	ldrh	r3, [r7, #2]
 800363c:	2101      	movs	r1, #1
 800363e:	4618      	mov	r0, r3
 8003640:	f000 f888 	bl	8003754 <get_datasize>
 8003644:	4603      	mov	r3, r0
 8003646:	82fb      	strh	r3, [r7, #22]
	uint8_t* raw_data = malloc(datasize*sizeof(uint8_t));
 8003648:	8afb      	ldrh	r3, [r7, #22]
 800364a:	4618      	mov	r0, r3
 800364c:	f00c fb5a 	bl	800fd04 <malloc>
 8003650:	4603      	mov	r3, r0
 8003652:	613b      	str	r3, [r7, #16]
	char* name = malloc((datasize - result->uidsize + 1) * sizeof(char)); //+1 for null
 8003654:	8afb      	ldrh	r3, [r7, #22]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	7912      	ldrb	r2, [r2, #4]
 800365a:	1a9b      	subs	r3, r3, r2
 800365c:	3301      	adds	r3, #1
 800365e:	4618      	mov	r0, r3
 8003660:	f00c fb50 	bl	800fd04 <malloc>
 8003664:	4603      	mov	r3, r0
 8003666:	60fb      	str	r3, [r7, #12]
	uint8_t* uid = malloc((result->uidsize) * sizeof(uint8_t));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	791b      	ldrb	r3, [r3, #4]
 800366c:	4618      	mov	r0, r3
 800366e:	f00c fb49 	bl	800fd04 <malloc>
 8003672:	4603      	mov	r3, r0
 8003674:	60bb      	str	r3, [r7, #8]

	if (MEM_READPAGE((entry * BLOCK_PAGECOUNT) + NAMEPAGE_OFFSET, 0x0000, raw_data, datasize) != HAL_OK) {
 8003676:	887b      	ldrh	r3, [r7, #2]
 8003678:	019b      	lsls	r3, r3, #6
 800367a:	b29b      	uxth	r3, r3
 800367c:	3301      	adds	r3, #1
 800367e:	b298      	uxth	r0, r3
 8003680:	8afb      	ldrh	r3, [r7, #22]
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	2100      	movs	r1, #0
 8003686:	f7fe fe4d 	bl	8002324 <MEM_READPAGE>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d004      	beq.n	800369a <read_nameuid+0x6c>
		free(raw_data);
 8003690:	6938      	ldr	r0, [r7, #16]
 8003692:	f00c fb3f 	bl	800fd14 <free>
		return RFS_READ_ERROR;
 8003696:	2305      	movs	r3, #5
 8003698:	e030      	b.n	80036fc <read_nameuid+0xce>
	}

	if ((uint8_t)name[0] == 0xFF) { //Simple check to see if we read an empty entry
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	2bff      	cmp	r3, #255	; 0xff
 80036a0:	d104      	bne.n	80036ac <read_nameuid+0x7e>
		free(raw_data);
 80036a2:	6938      	ldr	r0, [r7, #16]
 80036a4:	f00c fb36 	bl	800fd14 <free>
		return RFS_NO_CARD;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e027      	b.n	80036fc <read_nameuid+0xce>
	}

	memcpy(name, raw_data, datasize - result->uidsize);
 80036ac:	8afb      	ldrh	r3, [r7, #22]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	7912      	ldrb	r2, [r2, #4]
 80036b2:	1a9b      	subs	r3, r3, r2
 80036b4:	461a      	mov	r2, r3
 80036b6:	6939      	ldr	r1, [r7, #16]
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f00c fb33 	bl	800fd24 <memcpy>
	name[datasize - result->uidsize] = '\0';
 80036be:	8afb      	ldrh	r3, [r7, #22]
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	7912      	ldrb	r2, [r2, #4]
 80036c4:	1a9b      	subs	r3, r3, r2
 80036c6:	461a      	mov	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	4413      	add	r3, r2
 80036cc:	2200      	movs	r2, #0
 80036ce:	701a      	strb	r2, [r3, #0]
	result->name = name;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	68fa      	ldr	r2, [r7, #12]
 80036d4:	609a      	str	r2, [r3, #8]

	memcpy(uid, raw_data + strlen(name), result->uidsize);
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f7fc fd82 	bl	80001e0 <strlen>
 80036dc:	4602      	mov	r2, r0
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	1899      	adds	r1, r3, r2
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	791b      	ldrb	r3, [r3, #4]
 80036e6:	461a      	mov	r2, r3
 80036e8:	68b8      	ldr	r0, [r7, #8]
 80036ea:	f00c fb1b 	bl	800fd24 <memcpy>
	result->uid = uid;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	601a      	str	r2, [r3, #0]
	free(raw_data);
 80036f4:	6938      	ldr	r0, [r7, #16]
 80036f6:	f00c fb0d 	bl	800fd14 <free>

	return RFS_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <read_cardcontents>:
/**
 * Read the contents of a card entry
 * @param entry - Entry to read contents of
 * @return RFS_OK if data was successfully read
 * */
RFS_StatusTypeDef read_cardcontents(Card* result, uint16_t entry) {
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	460b      	mov	r3, r1
 800370e:	807b      	strh	r3, [r7, #2]
	uint8_t* contents = malloc(result->contents_size * sizeof(uint8_t));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	8b1b      	ldrh	r3, [r3, #24]
 8003714:	4618      	mov	r0, r3
 8003716:	f00c faf5 	bl	800fd04 <malloc>
 800371a:	4603      	mov	r3, r0
 800371c:	60fb      	str	r3, [r7, #12]

	if (MEM_READPAGE((entry * BLOCK_PAGECOUNT) + DATAPAGE_OFFSET, 0x0000, contents, result->contents_size) != HAL_OK) {
 800371e:	887b      	ldrh	r3, [r7, #2]
 8003720:	019b      	lsls	r3, r3, #6
 8003722:	b29b      	uxth	r3, r3
 8003724:	3302      	adds	r3, #2
 8003726:	b298      	uxth	r0, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	8b1b      	ldrh	r3, [r3, #24]
 800372c:	68fa      	ldr	r2, [r7, #12]
 800372e:	2100      	movs	r1, #0
 8003730:	f7fe fdf8 	bl	8002324 <MEM_READPAGE>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d004      	beq.n	8003744 <read_cardcontents+0x40>
		free(contents);
 800373a:	68f8      	ldr	r0, [r7, #12]
 800373c:	f00c faea 	bl	800fd14 <free>
		return RFS_READ_ERROR;
 8003740:	2305      	movs	r3, #5
 8003742:	e003      	b.n	800374c <read_cardcontents+0x48>
	}

	result->contents = contents;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	615a      	str	r2, [r3, #20]
	return RFS_OK;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <get_datasize>:
 * Get the size of a chunk of data from specific block and page
 * @param entry - Entry to read from
 * @param page - Page to begin reading from
 * @return size of data in bytes
 * */
uint16_t get_datasize(uint16_t entry, uint8_t page) {
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	4603      	mov	r3, r0
 800375c:	460a      	mov	r2, r1
 800375e:	80fb      	strh	r3, [r7, #6]
 8003760:	4613      	mov	r3, r2
 8003762:	717b      	strb	r3, [r7, #5]
	uint16_t size = 0;
 8003764:	2300      	movs	r3, #0
 8003766:	81fb      	strh	r3, [r7, #14]
	uint8_t byte_read = 0x00;
 8003768:	2300      	movs	r3, #0
 800376a:	737b      	strb	r3, [r7, #13]

	while(byte_read != 0xFF) {
 800376c:	e014      	b.n	8003798 <get_datasize+0x44>
		if (MEM_READPAGE((entry * BLOCK_PAGECOUNT) + page, size, &byte_read, 1) != HAL_OK) {
 800376e:	88fb      	ldrh	r3, [r7, #6]
 8003770:	019b      	lsls	r3, r3, #6
 8003772:	b29a      	uxth	r2, r3
 8003774:	797b      	ldrb	r3, [r7, #5]
 8003776:	b29b      	uxth	r3, r3
 8003778:	4413      	add	r3, r2
 800377a:	b298      	uxth	r0, r3
 800377c:	f107 020d 	add.w	r2, r7, #13
 8003780:	89f9      	ldrh	r1, [r7, #14]
 8003782:	2301      	movs	r3, #1
 8003784:	f7fe fdce 	bl	8002324 <MEM_READPAGE>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <get_datasize+0x3e>
			return 0; //Error occured whilst reading
 800378e:	2300      	movs	r3, #0
 8003790:	e008      	b.n	80037a4 <get_datasize+0x50>
		}
		size++;
 8003792:	89fb      	ldrh	r3, [r7, #14]
 8003794:	3301      	adds	r3, #1
 8003796:	81fb      	strh	r3, [r7, #14]
	while(byte_read != 0xFF) {
 8003798:	7b7b      	ldrb	r3, [r7, #13]
 800379a:	2bff      	cmp	r3, #255	; 0xff
 800379c:	d1e7      	bne.n	800376e <get_datasize+0x1a>
	}

	return size - 1; //Last iteration will add 1 to true size so -1
 800379e:	89fb      	ldrh	r3, [r7, #14]
 80037a0:	3b01      	subs	r3, #1
 80037a2:	b29b      	uxth	r3, r3
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <get_number_files>:

/**
 * Get number of files currently stored
 * @return number of files stored
 * */
int get_number_files(void) {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
	int count = 0;
 80037b2:	2300      	movs	r3, #0
 80037b4:	607b      	str	r3, [r7, #4]

	for (int i = 0; i < BLOCK_COUNT; i++) {
 80037b6:	2300      	movs	r3, #0
 80037b8:	603b      	str	r3, [r7, #0]
 80037ba:	e00d      	b.n	80037d8 <get_number_files+0x2c>
		if (entry_present(i) == RFS_OK) {
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	b29b      	uxth	r3, r3
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 f86a 	bl	800389a <entry_present>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10a      	bne.n	80037e2 <get_number_files+0x36>
			count++;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3301      	adds	r3, #1
 80037d0:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < BLOCK_COUNT; i++) {
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	3301      	adds	r3, #1
 80037d6:	603b      	str	r3, [r7, #0]
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037de:	dbed      	blt.n	80037bc <get_number_files+0x10>
 80037e0:	e000      	b.n	80037e4 <get_number_files+0x38>
		} else {
			break;
 80037e2:	bf00      	nop
		}

	}

	return count;
 80037e4:	687b      	ldr	r3, [r7, #4]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <get_all_files>:
 * Get the names of all currently stored cards
 *
 * @param result - Array to store file names
 * @return RFS_OK if all file names were read correctly
 * */
RFS_StatusTypeDef get_all_files(char** result) {
 80037ee:	b5b0      	push	{r4, r5, r7, lr}
 80037f0:	b084      	sub	sp, #16
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
	Card* work;

	for (int i = 0; i < BLOCK_COUNT; i++) {
 80037f6:	2300      	movs	r3, #0
 80037f8:	60bb      	str	r3, [r7, #8]
 80037fa:	e040      	b.n	800387e <get_all_files+0x90>
		if (entry_present(i) == RFS_OK) {
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	b29b      	uxth	r3, r3
 8003800:	4618      	mov	r0, r3
 8003802:	f000 f84a 	bl	800389a <entry_present>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d13d      	bne.n	8003888 <get_all_files+0x9a>
			work = read_card_entry(i);
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	b29b      	uxth	r3, r3
 8003810:	4618      	mov	r0, r3
 8003812:	f7ff fe72 	bl	80034fa <read_card_entry>
 8003816:	60f8      	str	r0, [r7, #12]
			result[i] = malloc(strlen(work->name) + 1);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	4618      	mov	r0, r3
 800381e:	f7fc fcdf 	bl	80001e0 <strlen>
 8003822:	4603      	mov	r3, r0
 8003824:	1c59      	adds	r1, r3, #1
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	18d4      	adds	r4, r2, r3
 800382e:	4608      	mov	r0, r1
 8003830:	f00c fa68 	bl	800fd04 <malloc>
 8003834:	4603      	mov	r3, r0
 8003836:	6023      	str	r3, [r4, #0]
			memcpy(result[i], work->name, strlen(work->name));
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	4413      	add	r3, r2
 8003840:	681c      	ldr	r4, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	689d      	ldr	r5, [r3, #8]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	4618      	mov	r0, r3
 800384c:	f7fc fcc8 	bl	80001e0 <strlen>
 8003850:	4603      	mov	r3, r0
 8003852:	461a      	mov	r2, r3
 8003854:	4629      	mov	r1, r5
 8003856:	4620      	mov	r0, r4
 8003858:	f00c fa64 	bl	800fd24 <memcpy>
			result[i][strlen(work->name)] = '\0';
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	4413      	add	r3, r2
 8003864:	681c      	ldr	r4, [r3, #0]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	4618      	mov	r0, r3
 800386c:	f7fc fcb8 	bl	80001e0 <strlen>
 8003870:	4603      	mov	r3, r0
 8003872:	4423      	add	r3, r4
 8003874:	2200      	movs	r2, #0
 8003876:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < BLOCK_COUNT; i++) {
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	3301      	adds	r3, #1
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003884:	dbba      	blt.n	80037fc <get_all_files+0xe>
 8003886:	e000      	b.n	800388a <get_all_files+0x9c>
		} else {
			break;
 8003888:	bf00      	nop
		}
	}

	free(work);
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f00c fa42 	bl	800fd14 <free>
	return RFS_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bdb0      	pop	{r4, r5, r7, pc}

0800389a <entry_present>:
 * Check if entry is present
 *
 * @param entry - Entry to check
 * @return RFS_OK if entry is present
 * */
RFS_StatusTypeDef entry_present(uint16_t entry) {
 800389a:	b580      	push	{r7, lr}
 800389c:	b084      	sub	sp, #16
 800389e:	af00      	add	r7, sp, #0
 80038a0:	4603      	mov	r3, r0
 80038a2:	80fb      	strh	r3, [r7, #6]
	uint8_t byte_read;

	if (MEM_READPAGE(entry * BLOCK_PAGECOUNT, 0x0000, &byte_read, 1) != HAL_OK) {
 80038a4:	88fb      	ldrh	r3, [r7, #6]
 80038a6:	019b      	lsls	r3, r3, #6
 80038a8:	b298      	uxth	r0, r3
 80038aa:	f107 020f 	add.w	r2, r7, #15
 80038ae:	2301      	movs	r3, #1
 80038b0:	2100      	movs	r1, #0
 80038b2:	f7fe fd37 	bl	8002324 <MEM_READPAGE>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d001      	beq.n	80038c0 <entry_present+0x26>
		return RFS_READ_ERROR;
 80038bc:	2305      	movs	r3, #5
 80038be:	e005      	b.n	80038cc <entry_present+0x32>
	}

	if (byte_read == 0xFF) {
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
 80038c2:	2bff      	cmp	r3, #255	; 0xff
 80038c4:	d101      	bne.n	80038ca <entry_present+0x30>
		return RFS_NO_CARD;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <entry_present+0x32>
	}

	return RFS_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <get_file_name>:
/**
 * Get the file name of a given entry
 * @param entry - Entry to get name of
 * @return pointer to name
 * */
char* get_file_name(uint16_t entry) {
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	4603      	mov	r3, r0
 80038dc:	80fb      	strh	r3, [r7, #6]
	Card* work;

	if (entry_present(entry) != RFS_OK) {
 80038de:	88fb      	ldrh	r3, [r7, #6]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff ffda 	bl	800389a <entry_present>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <get_file_name+0x1c>
		return NULL;
 80038ec:	2300      	movs	r3, #0
 80038ee:	e01a      	b.n	8003926 <get_file_name+0x52>
	}

	work = read_card_entry(entry);
 80038f0:	88fb      	ldrh	r3, [r7, #6]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff fe01 	bl	80034fa <read_card_entry>
 80038f8:	60f8      	str	r0, [r7, #12]

	char* name = malloc((strlen(work->name) + 1) * sizeof(char));
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	4618      	mov	r0, r3
 8003900:	f7fc fc6e 	bl	80001e0 <strlen>
 8003904:	4603      	mov	r3, r0
 8003906:	3301      	adds	r3, #1
 8003908:	4618      	mov	r0, r3
 800390a:	f00c f9fb 	bl	800fd04 <malloc>
 800390e:	4603      	mov	r3, r0
 8003910:	60bb      	str	r3, [r7, #8]
	strcpy(name, work->name);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	4619      	mov	r1, r3
 8003918:	68b8      	ldr	r0, [r7, #8]
 800391a:	f00c fb31 	bl	800ff80 <strcpy>
	free(work);
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f00c f9f8 	bl	800fd14 <free>

	return name;
 8003924:	68bb      	ldr	r3, [r7, #8]
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <remove_card>:

/**
 * Remove card from file system
 * @param entry - Entry to remove
 * */
void remove_card(uint16_t entry) {
 800392e:	b580      	push	{r7, lr}
 8003930:	b082      	sub	sp, #8
 8003932:	af00      	add	r7, sp, #0
 8003934:	4603      	mov	r3, r0
 8003936:	80fb      	strh	r3, [r7, #6]
	block_erase(entry);
 8003938:	88fb      	ldrh	r3, [r7, #6]
 800393a:	4618      	mov	r0, r3
 800393c:	f7fe fc04 	bl	8002148 <block_erase>
}
 8003940:	bf00      	nop
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <get_used_size>:

/**
 * Calculate the used size of memory in MiB
 * @return size of memory used in MiB
 * */
uint32_t get_used_size(void) {
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
	int file_count = get_number_files();
 800394e:	f7ff ff2d 	bl	80037ac <get_number_files>
 8003952:	6078      	str	r0, [r7, #4]

	return (BLOCK_SIZE * file_count);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f7fc ff17 	bl	8000788 <__aeabi_i2d>
 800395a:	a309      	add	r3, pc, #36	; (adr r3, 8003980 <get_used_size+0x38>)
 800395c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003960:	f7fc fc96 	bl	8000290 <__aeabi_dmul>
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	4610      	mov	r0, r2
 800396a:	4619      	mov	r1, r3
 800396c:	f7fc ff76 	bl	800085c <__aeabi_d2uiz>
 8003970:	4603      	mov	r3, r0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3708      	adds	r7, #8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	f3af 8000 	nop.w
 8003980:	d2f1a9fc 	.word	0xd2f1a9fc
 8003984:	3fc0624d 	.word	0x3fc0624d

08003988 <get_free_size>:

/**
 * Get size of memory that is free
 * @return size of memory that is free in MiB
 * */
uint32_t get_free_size(void) {
 8003988:	b580      	push	{r7, lr}
 800398a:	af00      	add	r7, sp, #0
	return MEM_SIZE - get_used_size();
 800398c:	f7ff ffdc 	bl	8003948 <get_used_size>
 8003990:	4603      	mov	r3, r0
 8003992:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
}
 8003996:	4618      	mov	r0, r3
 8003998:	bd80      	pop	{r7, pc}
	...

0800399c <get_used_size_str>:

/**
 * Get used size as a string (Useful for printing to OLED)
 * @param result - Pointer to string to write to
 * */
void get_used_size_str(char* result) {
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
	uint32_t used = get_used_size();
 80039a4:	f7ff ffd0 	bl	8003948 <get_used_size>
 80039a8:	60f8      	str	r0, [r7, #12]
	sprintf(result,"%i", used);
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4903      	ldr	r1, [pc, #12]	; (80039bc <get_used_size_str+0x20>)
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f00c fac6 	bl	800ff40 <siprintf>
}
 80039b4:	bf00      	nop
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	080108c8 	.word	0x080108c8

080039c0 <get_free_size_str>:

/**
 * Get free size as a string
 * @param result - Pointer to string to write to
 * */
void get_free_size_str(char* result) {
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
	uint32_t free = get_free_size();
 80039c8:	f7ff ffde 	bl	8003988 <get_free_size>
 80039cc:	60f8      	str	r0, [r7, #12]
	sprintf(result, "%i", free);
 80039ce:	68fa      	ldr	r2, [r7, #12]
 80039d0:	4903      	ldr	r1, [pc, #12]	; (80039e0 <get_free_size_str+0x20>)
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f00c fab4 	bl	800ff40 <siprintf>
}
 80039d8:	bf00      	nop
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	080108c8 	.word	0x080108c8

080039e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	607b      	str	r3, [r7, #4]
 80039ee:	4b12      	ldr	r3, [pc, #72]	; (8003a38 <HAL_MspInit+0x54>)
 80039f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f2:	4a11      	ldr	r2, [pc, #68]	; (8003a38 <HAL_MspInit+0x54>)
 80039f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039f8:	6453      	str	r3, [r2, #68]	; 0x44
 80039fa:	4b0f      	ldr	r3, [pc, #60]	; (8003a38 <HAL_MspInit+0x54>)
 80039fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a02:	607b      	str	r3, [r7, #4]
 8003a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	603b      	str	r3, [r7, #0]
 8003a0a:	4b0b      	ldr	r3, [pc, #44]	; (8003a38 <HAL_MspInit+0x54>)
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0e:	4a0a      	ldr	r2, [pc, #40]	; (8003a38 <HAL_MspInit+0x54>)
 8003a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a14:	6413      	str	r3, [r2, #64]	; 0x40
 8003a16:	4b08      	ldr	r3, [pc, #32]	; (8003a38 <HAL_MspInit+0x54>)
 8003a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a1e:	603b      	str	r3, [r7, #0]
 8003a20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a22:	2200      	movs	r2, #0
 8003a24:	210f      	movs	r1, #15
 8003a26:	f06f 0001 	mvn.w	r0, #1
 8003a2a:	f000 fb79 	bl	8004120 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a2e:	bf00      	nop
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40023800 	.word	0x40023800

08003a3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08a      	sub	sp, #40	; 0x28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a44:	f107 0314 	add.w	r3, r7, #20
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	605a      	str	r2, [r3, #4]
 8003a4e:	609a      	str	r2, [r3, #8]
 8003a50:	60da      	str	r2, [r3, #12]
 8003a52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a19      	ldr	r2, [pc, #100]	; (8003ac0 <HAL_I2C_MspInit+0x84>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d12b      	bne.n	8003ab6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a5e:	2300      	movs	r3, #0
 8003a60:	613b      	str	r3, [r7, #16]
 8003a62:	4b18      	ldr	r3, [pc, #96]	; (8003ac4 <HAL_I2C_MspInit+0x88>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	4a17      	ldr	r2, [pc, #92]	; (8003ac4 <HAL_I2C_MspInit+0x88>)
 8003a68:	f043 0302 	orr.w	r3, r3, #2
 8003a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a6e:	4b15      	ldr	r3, [pc, #84]	; (8003ac4 <HAL_I2C_MspInit+0x88>)
 8003a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	613b      	str	r3, [r7, #16]
 8003a78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003a7a:	23c0      	movs	r3, #192	; 0xc0
 8003a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a7e:	2312      	movs	r3, #18
 8003a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a86:	2303      	movs	r3, #3
 8003a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a8a:	2304      	movs	r3, #4
 8003a8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a8e:	f107 0314 	add.w	r3, r7, #20
 8003a92:	4619      	mov	r1, r3
 8003a94:	480c      	ldr	r0, [pc, #48]	; (8003ac8 <HAL_I2C_MspInit+0x8c>)
 8003a96:	f000 fb6d 	bl	8004174 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	60fb      	str	r3, [r7, #12]
 8003a9e:	4b09      	ldr	r3, [pc, #36]	; (8003ac4 <HAL_I2C_MspInit+0x88>)
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa2:	4a08      	ldr	r2, [pc, #32]	; (8003ac4 <HAL_I2C_MspInit+0x88>)
 8003aa4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aaa:	4b06      	ldr	r3, [pc, #24]	; (8003ac4 <HAL_I2C_MspInit+0x88>)
 8003aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ab2:	60fb      	str	r3, [r7, #12]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003ab6:	bf00      	nop
 8003ab8:	3728      	adds	r7, #40	; 0x28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40005400 	.word	0x40005400
 8003ac4:	40023800 	.word	0x40023800
 8003ac8:	40020400 	.word	0x40020400

08003acc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b08c      	sub	sp, #48	; 0x30
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ad4:	f107 031c 	add.w	r3, r7, #28
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	605a      	str	r2, [r3, #4]
 8003ade:	609a      	str	r2, [r3, #8]
 8003ae0:	60da      	str	r2, [r3, #12]
 8003ae2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a32      	ldr	r2, [pc, #200]	; (8003bb4 <HAL_SPI_MspInit+0xe8>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d12c      	bne.n	8003b48 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003aee:	2300      	movs	r3, #0
 8003af0:	61bb      	str	r3, [r7, #24]
 8003af2:	4b31      	ldr	r3, [pc, #196]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af6:	4a30      	ldr	r2, [pc, #192]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003af8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003afc:	6453      	str	r3, [r2, #68]	; 0x44
 8003afe:	4b2e      	ldr	r3, [pc, #184]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b06:	61bb      	str	r3, [r7, #24]
 8003b08:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	4b2a      	ldr	r3, [pc, #168]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b12:	4a29      	ldr	r2, [pc, #164]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	6313      	str	r3, [r2, #48]	; 0x30
 8003b1a:	4b27      	ldr	r3, [pc, #156]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	617b      	str	r3, [r7, #20]
 8003b24:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003b26:	23a0      	movs	r3, #160	; 0xa0
 8003b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b32:	2303      	movs	r3, #3
 8003b34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b36:	2305      	movs	r3, #5
 8003b38:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b3a:	f107 031c 	add.w	r3, r7, #28
 8003b3e:	4619      	mov	r1, r3
 8003b40:	481e      	ldr	r0, [pc, #120]	; (8003bbc <HAL_SPI_MspInit+0xf0>)
 8003b42:	f000 fb17 	bl	8004174 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003b46:	e031      	b.n	8003bac <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a1c      	ldr	r2, [pc, #112]	; (8003bc0 <HAL_SPI_MspInit+0xf4>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d12c      	bne.n	8003bac <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	613b      	str	r3, [r7, #16]
 8003b56:	4b18      	ldr	r3, [pc, #96]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	4a17      	ldr	r2, [pc, #92]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b60:	6413      	str	r3, [r2, #64]	; 0x40
 8003b62:	4b15      	ldr	r3, [pc, #84]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b6a:	613b      	str	r3, [r7, #16]
 8003b6c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b6e:	2300      	movs	r3, #0
 8003b70:	60fb      	str	r3, [r7, #12]
 8003b72:	4b11      	ldr	r3, [pc, #68]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b76:	4a10      	ldr	r2, [pc, #64]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b78:	f043 0302 	orr.w	r3, r3, #2
 8003b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b7e:	4b0e      	ldr	r3, [pc, #56]	; (8003bb8 <HAL_SPI_MspInit+0xec>)
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	60fb      	str	r3, [r7, #12]
 8003b88:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8003b8a:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8003b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b90:	2302      	movs	r3, #2
 8003b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b94:	2300      	movs	r3, #0
 8003b96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b9c:	2305      	movs	r3, #5
 8003b9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba0:	f107 031c 	add.w	r3, r7, #28
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4807      	ldr	r0, [pc, #28]	; (8003bc4 <HAL_SPI_MspInit+0xf8>)
 8003ba8:	f000 fae4 	bl	8004174 <HAL_GPIO_Init>
}
 8003bac:	bf00      	nop
 8003bae:	3730      	adds	r7, #48	; 0x30
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40013000 	.word	0x40013000
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	40020000 	.word	0x40020000
 8003bc0:	40003800 	.word	0x40003800
 8003bc4:	40020400 	.word	0x40020400

08003bc8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bd8:	d10e      	bne.n	8003bf8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003bda:	2300      	movs	r3, #0
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	4b13      	ldr	r3, [pc, #76]	; (8003c2c <HAL_TIM_Base_MspInit+0x64>)
 8003be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be2:	4a12      	ldr	r2, [pc, #72]	; (8003c2c <HAL_TIM_Base_MspInit+0x64>)
 8003be4:	f043 0301 	orr.w	r3, r3, #1
 8003be8:	6413      	str	r3, [r2, #64]	; 0x40
 8003bea:	4b10      	ldr	r3, [pc, #64]	; (8003c2c <HAL_TIM_Base_MspInit+0x64>)
 8003bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	60fb      	str	r3, [r7, #12]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003bf6:	e012      	b.n	8003c1e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a0c      	ldr	r2, [pc, #48]	; (8003c30 <HAL_TIM_Base_MspInit+0x68>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d10d      	bne.n	8003c1e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c02:	2300      	movs	r3, #0
 8003c04:	60bb      	str	r3, [r7, #8]
 8003c06:	4b09      	ldr	r3, [pc, #36]	; (8003c2c <HAL_TIM_Base_MspInit+0x64>)
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	4a08      	ldr	r2, [pc, #32]	; (8003c2c <HAL_TIM_Base_MspInit+0x64>)
 8003c0c:	f043 0302 	orr.w	r3, r3, #2
 8003c10:	6413      	str	r3, [r2, #64]	; 0x40
 8003c12:	4b06      	ldr	r3, [pc, #24]	; (8003c2c <HAL_TIM_Base_MspInit+0x64>)
 8003c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	60bb      	str	r3, [r7, #8]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
}
 8003c1e:	bf00      	nop
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	40023800 	.word	0x40023800
 8003c30:	40000400 	.word	0x40000400

08003c34 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b088      	sub	sp, #32
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c3c:	f107 030c 	add.w	r3, r7, #12
 8003c40:	2200      	movs	r2, #0
 8003c42:	601a      	str	r2, [r3, #0]
 8003c44:	605a      	str	r2, [r3, #4]
 8003c46:	609a      	str	r2, [r3, #8]
 8003c48:	60da      	str	r2, [r3, #12]
 8003c4a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c54:	d11d      	bne.n	8003c92 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c56:	2300      	movs	r3, #0
 8003c58:	60bb      	str	r3, [r7, #8]
 8003c5a:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <HAL_TIM_MspPostInit+0x68>)
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5e:	4a0f      	ldr	r2, [pc, #60]	; (8003c9c <HAL_TIM_MspPostInit+0x68>)
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	6313      	str	r3, [r2, #48]	; 0x30
 8003c66:	4b0d      	ldr	r3, [pc, #52]	; (8003c9c <HAL_TIM_MspPostInit+0x68>)
 8003c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	60bb      	str	r3, [r7, #8]
 8003c70:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003c72:	2304      	movs	r3, #4
 8003c74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c76:	2302      	movs	r3, #2
 8003c78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003c82:	2301      	movs	r3, #1
 8003c84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c86:	f107 030c 	add.w	r3, r7, #12
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	4804      	ldr	r0, [pc, #16]	; (8003ca0 <HAL_TIM_MspPostInit+0x6c>)
 8003c8e:	f000 fa71 	bl	8004174 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003c92:	bf00      	nop
 8003c94:	3720      	adds	r7, #32
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	40023800 	.word	0x40023800
 8003ca0:	40020000 	.word	0x40020000

08003ca4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b08e      	sub	sp, #56	; 0x38
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	60fb      	str	r3, [r7, #12]
 8003cb8:	4b33      	ldr	r3, [pc, #204]	; (8003d88 <HAL_InitTick+0xe4>)
 8003cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbc:	4a32      	ldr	r2, [pc, #200]	; (8003d88 <HAL_InitTick+0xe4>)
 8003cbe:	f043 0308 	orr.w	r3, r3, #8
 8003cc2:	6413      	str	r3, [r2, #64]	; 0x40
 8003cc4:	4b30      	ldr	r3, [pc, #192]	; (8003d88 <HAL_InitTick+0xe4>)
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc8:	f003 0308 	and.w	r3, r3, #8
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003cd0:	f107 0210 	add.w	r2, r7, #16
 8003cd4:	f107 0314 	add.w	r3, r7, #20
 8003cd8:	4611      	mov	r1, r2
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f003 fad6 	bl	800728c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003ce0:	6a3b      	ldr	r3, [r7, #32]
 8003ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d103      	bne.n	8003cf2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003cea:	f003 fabb 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8003cee:	6378      	str	r0, [r7, #52]	; 0x34
 8003cf0:	e004      	b.n	8003cfc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003cf2:	f003 fab7 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003cfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cfe:	4a23      	ldr	r2, [pc, #140]	; (8003d8c <HAL_InitTick+0xe8>)
 8003d00:	fba2 2303 	umull	r2, r3, r2, r3
 8003d04:	0c9b      	lsrs	r3, r3, #18
 8003d06:	3b01      	subs	r3, #1
 8003d08:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8003d0a:	4b21      	ldr	r3, [pc, #132]	; (8003d90 <HAL_InitTick+0xec>)
 8003d0c:	4a21      	ldr	r2, [pc, #132]	; (8003d94 <HAL_InitTick+0xf0>)
 8003d0e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8003d10:	4b1f      	ldr	r3, [pc, #124]	; (8003d90 <HAL_InitTick+0xec>)
 8003d12:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003d16:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8003d18:	4a1d      	ldr	r2, [pc, #116]	; (8003d90 <HAL_InitTick+0xec>)
 8003d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d1c:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8003d1e:	4b1c      	ldr	r3, [pc, #112]	; (8003d90 <HAL_InitTick+0xec>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d24:	4b1a      	ldr	r3, [pc, #104]	; (8003d90 <HAL_InitTick+0xec>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d2a:	4b19      	ldr	r3, [pc, #100]	; (8003d90 <HAL_InitTick+0xec>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8003d30:	4817      	ldr	r0, [pc, #92]	; (8003d90 <HAL_InitTick+0xec>)
 8003d32:	f003 ff0f 	bl	8007b54 <HAL_TIM_Base_Init>
 8003d36:	4603      	mov	r3, r0
 8003d38:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003d3c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d11b      	bne.n	8003d7c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8003d44:	4812      	ldr	r0, [pc, #72]	; (8003d90 <HAL_InitTick+0xec>)
 8003d46:	f003 ffd7 	bl	8007cf8 <HAL_TIM_Base_Start_IT>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003d50:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d111      	bne.n	8003d7c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003d58:	2032      	movs	r0, #50	; 0x32
 8003d5a:	f000 f9fd 	bl	8004158 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b0f      	cmp	r3, #15
 8003d62:	d808      	bhi.n	8003d76 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8003d64:	2200      	movs	r2, #0
 8003d66:	6879      	ldr	r1, [r7, #4]
 8003d68:	2032      	movs	r0, #50	; 0x32
 8003d6a:	f000 f9d9 	bl	8004120 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d6e:	4a0a      	ldr	r2, [pc, #40]	; (8003d98 <HAL_InitTick+0xf4>)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6013      	str	r3, [r2, #0]
 8003d74:	e002      	b.n	8003d7c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003d7c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3738      	adds	r7, #56	; 0x38
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40023800 	.word	0x40023800
 8003d8c:	431bde83 	.word	0x431bde83
 8003d90:	200008e4 	.word	0x200008e4
 8003d94:	40000c00 	.word	0x40000c00
 8003d98:	200005a0 	.word	0x200005a0

08003d9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003da0:	e7fe      	b.n	8003da0 <NMI_Handler+0x4>

08003da2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003da2:	b480      	push	{r7}
 8003da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003da6:	e7fe      	b.n	8003da6 <HardFault_Handler+0x4>

08003da8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003dac:	e7fe      	b.n	8003dac <MemManage_Handler+0x4>

08003dae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dae:	b480      	push	{r7}
 8003db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003db2:	e7fe      	b.n	8003db2 <BusFault_Handler+0x4>

08003db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003db8:	e7fe      	b.n	8003db8 <UsageFault_Handler+0x4>

08003dba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003dbe:	bf00      	nop
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8003dcc:	2002      	movs	r0, #2
 8003dce:	f000 fb87 	bl	80044e0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003dd2:	bf00      	nop
 8003dd4:	bd80      	pop	{r7, pc}
	...

08003dd8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003ddc:	4802      	ldr	r0, [pc, #8]	; (8003de8 <TIM5_IRQHandler+0x10>)
 8003dde:	f004 f95b 	bl	8008098 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003de2:	bf00      	nop
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	200008e4 	.word	0x200008e4

08003dec <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003df0:	4802      	ldr	r0, [pc, #8]	; (8003dfc <OTG_FS_IRQHandler+0x10>)
 8003df2:	f001 fc9c 	bl	800572e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003df6:	bf00      	nop
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	20008b2c 	.word	0x20008b2c

08003e00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e08:	4a14      	ldr	r2, [pc, #80]	; (8003e5c <_sbrk+0x5c>)
 8003e0a:	4b15      	ldr	r3, [pc, #84]	; (8003e60 <_sbrk+0x60>)
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e14:	4b13      	ldr	r3, [pc, #76]	; (8003e64 <_sbrk+0x64>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d102      	bne.n	8003e22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e1c:	4b11      	ldr	r3, [pc, #68]	; (8003e64 <_sbrk+0x64>)
 8003e1e:	4a12      	ldr	r2, [pc, #72]	; (8003e68 <_sbrk+0x68>)
 8003e20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e22:	4b10      	ldr	r3, [pc, #64]	; (8003e64 <_sbrk+0x64>)
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4413      	add	r3, r2
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d207      	bcs.n	8003e40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e30:	f00b ff3e 	bl	800fcb0 <__errno>
 8003e34:	4603      	mov	r3, r0
 8003e36:	220c      	movs	r2, #12
 8003e38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e3e:	e009      	b.n	8003e54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e40:	4b08      	ldr	r3, [pc, #32]	; (8003e64 <_sbrk+0x64>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e46:	4b07      	ldr	r3, [pc, #28]	; (8003e64 <_sbrk+0x64>)
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	4a05      	ldr	r2, [pc, #20]	; (8003e64 <_sbrk+0x64>)
 8003e50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e52:	68fb      	ldr	r3, [r7, #12]
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3718      	adds	r7, #24
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	20010000 	.word	0x20010000
 8003e60:	00000400 	.word	0x00000400
 8003e64:	2000092c 	.word	0x2000092c
 8003e68:	20009268 	.word	0x20009268

08003e6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e70:	4b06      	ldr	r3, [pc, #24]	; (8003e8c <SystemInit+0x20>)
 8003e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e76:	4a05      	ldr	r2, [pc, #20]	; (8003e8c <SystemInit+0x20>)
 8003e78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e80:	bf00      	nop
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	e000ed00 	.word	0xe000ed00

08003e90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003e90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003ec8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e94:	480d      	ldr	r0, [pc, #52]	; (8003ecc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003e96:	490e      	ldr	r1, [pc, #56]	; (8003ed0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003e98:	4a0e      	ldr	r2, [pc, #56]	; (8003ed4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003e9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e9c:	e002      	b.n	8003ea4 <LoopCopyDataInit>

08003e9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ea0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ea2:	3304      	adds	r3, #4

08003ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ea4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ea6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ea8:	d3f9      	bcc.n	8003e9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003eaa:	4a0b      	ldr	r2, [pc, #44]	; (8003ed8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003eac:	4c0b      	ldr	r4, [pc, #44]	; (8003edc <LoopFillZerobss+0x26>)
  movs r3, #0
 8003eae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003eb0:	e001      	b.n	8003eb6 <LoopFillZerobss>

08003eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003eb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003eb4:	3204      	adds	r2, #4

08003eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003eb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003eb8:	d3fb      	bcc.n	8003eb2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003eba:	f7ff ffd7 	bl	8003e6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ebe:	f00b fefd 	bl	800fcbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ec2:	f7fe fbd1 	bl	8002668 <main>
  bx  lr    
 8003ec6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003ec8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003ecc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ed0:	20000700 	.word	0x20000700
  ldr r2, =_sidata
 8003ed4:	08011054 	.word	0x08011054
  ldr r2, =_sbss
 8003ed8:	20000700 	.word	0x20000700
  ldr r4, =_ebss
 8003edc:	20009268 	.word	0x20009268

08003ee0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ee0:	e7fe      	b.n	8003ee0 <ADC_IRQHandler>
	...

08003ee4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ee8:	4b0e      	ldr	r3, [pc, #56]	; (8003f24 <HAL_Init+0x40>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a0d      	ldr	r2, [pc, #52]	; (8003f24 <HAL_Init+0x40>)
 8003eee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ef2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	; (8003f24 <HAL_Init+0x40>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a0a      	ldr	r2, [pc, #40]	; (8003f24 <HAL_Init+0x40>)
 8003efa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003efe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f00:	4b08      	ldr	r3, [pc, #32]	; (8003f24 <HAL_Init+0x40>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a07      	ldr	r2, [pc, #28]	; (8003f24 <HAL_Init+0x40>)
 8003f06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f0c:	2003      	movs	r0, #3
 8003f0e:	f000 f8fc 	bl	800410a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f12:	200f      	movs	r0, #15
 8003f14:	f7ff fec6 	bl	8003ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f18:	f7ff fd64 	bl	80039e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	40023c00 	.word	0x40023c00

08003f28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f2c:	4b06      	ldr	r3, [pc, #24]	; (8003f48 <HAL_IncTick+0x20>)
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	461a      	mov	r2, r3
 8003f32:	4b06      	ldr	r3, [pc, #24]	; (8003f4c <HAL_IncTick+0x24>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4413      	add	r3, r2
 8003f38:	4a04      	ldr	r2, [pc, #16]	; (8003f4c <HAL_IncTick+0x24>)
 8003f3a:	6013      	str	r3, [r2, #0]
}
 8003f3c:	bf00      	nop
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	200005a4 	.word	0x200005a4
 8003f4c:	20000930 	.word	0x20000930

08003f50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0
  return uwTick;
 8003f54:	4b03      	ldr	r3, [pc, #12]	; (8003f64 <HAL_GetTick+0x14>)
 8003f56:	681b      	ldr	r3, [r3, #0]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	20000930 	.word	0x20000930

08003f68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f70:	f7ff ffee 	bl	8003f50 <HAL_GetTick>
 8003f74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f80:	d005      	beq.n	8003f8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f82:	4b0a      	ldr	r3, [pc, #40]	; (8003fac <HAL_Delay+0x44>)
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	461a      	mov	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	4413      	add	r3, r2
 8003f8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f8e:	bf00      	nop
 8003f90:	f7ff ffde 	bl	8003f50 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d8f7      	bhi.n	8003f90 <HAL_Delay+0x28>
  {
  }
}
 8003fa0:	bf00      	nop
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	200005a4 	.word	0x200005a4

08003fb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f003 0307 	and.w	r3, r3, #7
 8003fbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fc0:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fc6:	68ba      	ldr	r2, [r7, #8]
 8003fc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003fcc:	4013      	ands	r3, r2
 8003fce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003fd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003fdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fe0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fe2:	4a04      	ldr	r2, [pc, #16]	; (8003ff4 <__NVIC_SetPriorityGrouping+0x44>)
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	60d3      	str	r3, [r2, #12]
}
 8003fe8:	bf00      	nop
 8003fea:	3714      	adds	r7, #20
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr
 8003ff4:	e000ed00 	.word	0xe000ed00

08003ff8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ffc:	4b04      	ldr	r3, [pc, #16]	; (8004010 <__NVIC_GetPriorityGrouping+0x18>)
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	0a1b      	lsrs	r3, r3, #8
 8004002:	f003 0307 	and.w	r3, r3, #7
}
 8004006:	4618      	mov	r0, r3
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr
 8004010:	e000ed00 	.word	0xe000ed00

08004014 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800401e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004022:	2b00      	cmp	r3, #0
 8004024:	db0b      	blt.n	800403e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004026:	79fb      	ldrb	r3, [r7, #7]
 8004028:	f003 021f 	and.w	r2, r3, #31
 800402c:	4907      	ldr	r1, [pc, #28]	; (800404c <__NVIC_EnableIRQ+0x38>)
 800402e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004032:	095b      	lsrs	r3, r3, #5
 8004034:	2001      	movs	r0, #1
 8004036:	fa00 f202 	lsl.w	r2, r0, r2
 800403a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800403e:	bf00      	nop
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	e000e100 	.word	0xe000e100

08004050 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	4603      	mov	r3, r0
 8004058:	6039      	str	r1, [r7, #0]
 800405a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800405c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004060:	2b00      	cmp	r3, #0
 8004062:	db0a      	blt.n	800407a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	b2da      	uxtb	r2, r3
 8004068:	490c      	ldr	r1, [pc, #48]	; (800409c <__NVIC_SetPriority+0x4c>)
 800406a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406e:	0112      	lsls	r2, r2, #4
 8004070:	b2d2      	uxtb	r2, r2
 8004072:	440b      	add	r3, r1
 8004074:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004078:	e00a      	b.n	8004090 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	b2da      	uxtb	r2, r3
 800407e:	4908      	ldr	r1, [pc, #32]	; (80040a0 <__NVIC_SetPriority+0x50>)
 8004080:	79fb      	ldrb	r3, [r7, #7]
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	3b04      	subs	r3, #4
 8004088:	0112      	lsls	r2, r2, #4
 800408a:	b2d2      	uxtb	r2, r2
 800408c:	440b      	add	r3, r1
 800408e:	761a      	strb	r2, [r3, #24]
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	e000e100 	.word	0xe000e100
 80040a0:	e000ed00 	.word	0xe000ed00

080040a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b089      	sub	sp, #36	; 0x24
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 0307 	and.w	r3, r3, #7
 80040b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	f1c3 0307 	rsb	r3, r3, #7
 80040be:	2b04      	cmp	r3, #4
 80040c0:	bf28      	it	cs
 80040c2:	2304      	movcs	r3, #4
 80040c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	3304      	adds	r3, #4
 80040ca:	2b06      	cmp	r3, #6
 80040cc:	d902      	bls.n	80040d4 <NVIC_EncodePriority+0x30>
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	3b03      	subs	r3, #3
 80040d2:	e000      	b.n	80040d6 <NVIC_EncodePriority+0x32>
 80040d4:	2300      	movs	r3, #0
 80040d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040d8:	f04f 32ff 	mov.w	r2, #4294967295
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	fa02 f303 	lsl.w	r3, r2, r3
 80040e2:	43da      	mvns	r2, r3
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	401a      	ands	r2, r3
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040ec:	f04f 31ff 	mov.w	r1, #4294967295
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	fa01 f303 	lsl.w	r3, r1, r3
 80040f6:	43d9      	mvns	r1, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040fc:	4313      	orrs	r3, r2
         );
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3724      	adds	r7, #36	; 0x24
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr

0800410a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800410a:	b580      	push	{r7, lr}
 800410c:	b082      	sub	sp, #8
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7ff ff4c 	bl	8003fb0 <__NVIC_SetPriorityGrouping>
}
 8004118:	bf00      	nop
 800411a:	3708      	adds	r7, #8
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	4603      	mov	r3, r0
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800412e:	2300      	movs	r3, #0
 8004130:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004132:	f7ff ff61 	bl	8003ff8 <__NVIC_GetPriorityGrouping>
 8004136:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	68b9      	ldr	r1, [r7, #8]
 800413c:	6978      	ldr	r0, [r7, #20]
 800413e:	f7ff ffb1 	bl	80040a4 <NVIC_EncodePriority>
 8004142:	4602      	mov	r2, r0
 8004144:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004148:	4611      	mov	r1, r2
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff ff80 	bl	8004050 <__NVIC_SetPriority>
}
 8004150:	bf00      	nop
 8004152:	3718      	adds	r7, #24
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	4603      	mov	r3, r0
 8004160:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004166:	4618      	mov	r0, r3
 8004168:	f7ff ff54 	bl	8004014 <__NVIC_EnableIRQ>
}
 800416c:	bf00      	nop
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004174:	b480      	push	{r7}
 8004176:	b089      	sub	sp, #36	; 0x24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800417e:	2300      	movs	r3, #0
 8004180:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004182:	2300      	movs	r3, #0
 8004184:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004186:	2300      	movs	r3, #0
 8004188:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800418a:	2300      	movs	r3, #0
 800418c:	61fb      	str	r3, [r7, #28]
 800418e:	e159      	b.n	8004444 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004190:	2201      	movs	r2, #1
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	4013      	ands	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	f040 8148 	bne.w	800443e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f003 0303 	and.w	r3, r3, #3
 80041b6:	2b01      	cmp	r3, #1
 80041b8:	d005      	beq.n	80041c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d130      	bne.n	8004228 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	005b      	lsls	r3, r3, #1
 80041d0:	2203      	movs	r2, #3
 80041d2:	fa02 f303 	lsl.w	r3, r2, r3
 80041d6:	43db      	mvns	r3, r3
 80041d8:	69ba      	ldr	r2, [r7, #24]
 80041da:	4013      	ands	r3, r2
 80041dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	68da      	ldr	r2, [r3, #12]
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	69ba      	ldr	r2, [r7, #24]
 80041f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041fc:	2201      	movs	r2, #1
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	fa02 f303 	lsl.w	r3, r2, r3
 8004204:	43db      	mvns	r3, r3
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	4013      	ands	r3, r2
 800420a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	091b      	lsrs	r3, r3, #4
 8004212:	f003 0201 	and.w	r2, r3, #1
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	4313      	orrs	r3, r2
 8004220:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f003 0303 	and.w	r3, r3, #3
 8004230:	2b03      	cmp	r3, #3
 8004232:	d017      	beq.n	8004264 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	2203      	movs	r2, #3
 8004240:	fa02 f303 	lsl.w	r3, r2, r3
 8004244:	43db      	mvns	r3, r3
 8004246:	69ba      	ldr	r2, [r7, #24]
 8004248:	4013      	ands	r3, r2
 800424a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	689a      	ldr	r2, [r3, #8]
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	005b      	lsls	r3, r3, #1
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	4313      	orrs	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	69ba      	ldr	r2, [r7, #24]
 8004262:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f003 0303 	and.w	r3, r3, #3
 800426c:	2b02      	cmp	r3, #2
 800426e:	d123      	bne.n	80042b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	08da      	lsrs	r2, r3, #3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3208      	adds	r2, #8
 8004278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800427c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	220f      	movs	r2, #15
 8004288:	fa02 f303 	lsl.w	r3, r2, r3
 800428c:	43db      	mvns	r3, r3
 800428e:	69ba      	ldr	r2, [r7, #24]
 8004290:	4013      	ands	r3, r2
 8004292:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	691a      	ldr	r2, [r3, #16]
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	f003 0307 	and.w	r3, r3, #7
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	fa02 f303 	lsl.w	r3, r2, r3
 80042a4:	69ba      	ldr	r2, [r7, #24]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	08da      	lsrs	r2, r3, #3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	3208      	adds	r2, #8
 80042b2:	69b9      	ldr	r1, [r7, #24]
 80042b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	2203      	movs	r2, #3
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	43db      	mvns	r3, r3
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	4013      	ands	r3, r2
 80042ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f003 0203 	and.w	r2, r3, #3
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	005b      	lsls	r3, r3, #1
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f000 80a2 	beq.w	800443e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042fa:	2300      	movs	r3, #0
 80042fc:	60fb      	str	r3, [r7, #12]
 80042fe:	4b57      	ldr	r3, [pc, #348]	; (800445c <HAL_GPIO_Init+0x2e8>)
 8004300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004302:	4a56      	ldr	r2, [pc, #344]	; (800445c <HAL_GPIO_Init+0x2e8>)
 8004304:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004308:	6453      	str	r3, [r2, #68]	; 0x44
 800430a:	4b54      	ldr	r3, [pc, #336]	; (800445c <HAL_GPIO_Init+0x2e8>)
 800430c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004312:	60fb      	str	r3, [r7, #12]
 8004314:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004316:	4a52      	ldr	r2, [pc, #328]	; (8004460 <HAL_GPIO_Init+0x2ec>)
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	089b      	lsrs	r3, r3, #2
 800431c:	3302      	adds	r3, #2
 800431e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004322:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	f003 0303 	and.w	r3, r3, #3
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	220f      	movs	r2, #15
 800432e:	fa02 f303 	lsl.w	r3, r2, r3
 8004332:	43db      	mvns	r3, r3
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	4013      	ands	r3, r2
 8004338:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a49      	ldr	r2, [pc, #292]	; (8004464 <HAL_GPIO_Init+0x2f0>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d019      	beq.n	8004376 <HAL_GPIO_Init+0x202>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a48      	ldr	r2, [pc, #288]	; (8004468 <HAL_GPIO_Init+0x2f4>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d013      	beq.n	8004372 <HAL_GPIO_Init+0x1fe>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a47      	ldr	r2, [pc, #284]	; (800446c <HAL_GPIO_Init+0x2f8>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d00d      	beq.n	800436e <HAL_GPIO_Init+0x1fa>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a46      	ldr	r2, [pc, #280]	; (8004470 <HAL_GPIO_Init+0x2fc>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d007      	beq.n	800436a <HAL_GPIO_Init+0x1f6>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a45      	ldr	r2, [pc, #276]	; (8004474 <HAL_GPIO_Init+0x300>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d101      	bne.n	8004366 <HAL_GPIO_Init+0x1f2>
 8004362:	2304      	movs	r3, #4
 8004364:	e008      	b.n	8004378 <HAL_GPIO_Init+0x204>
 8004366:	2307      	movs	r3, #7
 8004368:	e006      	b.n	8004378 <HAL_GPIO_Init+0x204>
 800436a:	2303      	movs	r3, #3
 800436c:	e004      	b.n	8004378 <HAL_GPIO_Init+0x204>
 800436e:	2302      	movs	r3, #2
 8004370:	e002      	b.n	8004378 <HAL_GPIO_Init+0x204>
 8004372:	2301      	movs	r3, #1
 8004374:	e000      	b.n	8004378 <HAL_GPIO_Init+0x204>
 8004376:	2300      	movs	r3, #0
 8004378:	69fa      	ldr	r2, [r7, #28]
 800437a:	f002 0203 	and.w	r2, r2, #3
 800437e:	0092      	lsls	r2, r2, #2
 8004380:	4093      	lsls	r3, r2
 8004382:	69ba      	ldr	r2, [r7, #24]
 8004384:	4313      	orrs	r3, r2
 8004386:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004388:	4935      	ldr	r1, [pc, #212]	; (8004460 <HAL_GPIO_Init+0x2ec>)
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	089b      	lsrs	r3, r3, #2
 800438e:	3302      	adds	r3, #2
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004396:	4b38      	ldr	r3, [pc, #224]	; (8004478 <HAL_GPIO_Init+0x304>)
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	43db      	mvns	r3, r3
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	4013      	ands	r3, r2
 80043a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043ba:	4a2f      	ldr	r2, [pc, #188]	; (8004478 <HAL_GPIO_Init+0x304>)
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043c0:	4b2d      	ldr	r3, [pc, #180]	; (8004478 <HAL_GPIO_Init+0x304>)
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	43db      	mvns	r3, r3
 80043ca:	69ba      	ldr	r2, [r7, #24]
 80043cc:	4013      	ands	r3, r2
 80043ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d003      	beq.n	80043e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80043dc:	69ba      	ldr	r2, [r7, #24]
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043e4:	4a24      	ldr	r2, [pc, #144]	; (8004478 <HAL_GPIO_Init+0x304>)
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043ea:	4b23      	ldr	r3, [pc, #140]	; (8004478 <HAL_GPIO_Init+0x304>)
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	43db      	mvns	r3, r3
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	4013      	ands	r3, r2
 80043f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d003      	beq.n	800440e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004406:	69ba      	ldr	r2, [r7, #24]
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	4313      	orrs	r3, r2
 800440c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800440e:	4a1a      	ldr	r2, [pc, #104]	; (8004478 <HAL_GPIO_Init+0x304>)
 8004410:	69bb      	ldr	r3, [r7, #24]
 8004412:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004414:	4b18      	ldr	r3, [pc, #96]	; (8004478 <HAL_GPIO_Init+0x304>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	43db      	mvns	r3, r3
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	4013      	ands	r3, r2
 8004422:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d003      	beq.n	8004438 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004430:	69ba      	ldr	r2, [r7, #24]
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	4313      	orrs	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004438:	4a0f      	ldr	r2, [pc, #60]	; (8004478 <HAL_GPIO_Init+0x304>)
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	3301      	adds	r3, #1
 8004442:	61fb      	str	r3, [r7, #28]
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	2b0f      	cmp	r3, #15
 8004448:	f67f aea2 	bls.w	8004190 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800444c:	bf00      	nop
 800444e:	bf00      	nop
 8004450:	3724      	adds	r7, #36	; 0x24
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40023800 	.word	0x40023800
 8004460:	40013800 	.word	0x40013800
 8004464:	40020000 	.word	0x40020000
 8004468:	40020400 	.word	0x40020400
 800446c:	40020800 	.word	0x40020800
 8004470:	40020c00 	.word	0x40020c00
 8004474:	40021000 	.word	0x40021000
 8004478:	40013c00 	.word	0x40013c00

0800447c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	460b      	mov	r3, r1
 8004486:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	691a      	ldr	r2, [r3, #16]
 800448c:	887b      	ldrh	r3, [r7, #2]
 800448e:	4013      	ands	r3, r2
 8004490:	2b00      	cmp	r3, #0
 8004492:	d002      	beq.n	800449a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004494:	2301      	movs	r3, #1
 8004496:	73fb      	strb	r3, [r7, #15]
 8004498:	e001      	b.n	800449e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800449a:	2300      	movs	r3, #0
 800449c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800449e:	7bfb      	ldrb	r3, [r7, #15]
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3714      	adds	r7, #20
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr

080044ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	460b      	mov	r3, r1
 80044b6:	807b      	strh	r3, [r7, #2]
 80044b8:	4613      	mov	r3, r2
 80044ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044bc:	787b      	ldrb	r3, [r7, #1]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d003      	beq.n	80044ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044c2:	887a      	ldrh	r2, [r7, #2]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044c8:	e003      	b.n	80044d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044ca:	887b      	ldrh	r3, [r7, #2]
 80044cc:	041a      	lsls	r2, r3, #16
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	619a      	str	r2, [r3, #24]
}
 80044d2:	bf00      	nop
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
	...

080044e0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	4603      	mov	r3, r0
 80044e8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80044ea:	4b08      	ldr	r3, [pc, #32]	; (800450c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044ec:	695a      	ldr	r2, [r3, #20]
 80044ee:	88fb      	ldrh	r3, [r7, #6]
 80044f0:	4013      	ands	r3, r2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d006      	beq.n	8004504 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044f6:	4a05      	ldr	r2, [pc, #20]	; (800450c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044f8:	88fb      	ldrh	r3, [r7, #6]
 80044fa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044fc:	88fb      	ldrh	r3, [r7, #6]
 80044fe:	4618      	mov	r0, r3
 8004500:	f7fd fffa 	bl	80024f8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004504:	bf00      	nop
 8004506:	3708      	adds	r7, #8
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40013c00 	.word	0x40013c00

08004510 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e12b      	b.n	800477a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d106      	bne.n	800453c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7ff fa80 	bl	8003a3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2224      	movs	r2, #36	; 0x24
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f022 0201 	bic.w	r2, r2, #1
 8004552:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004562:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004572:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004574:	f002 fe76 	bl	8007264 <HAL_RCC_GetPCLK1Freq>
 8004578:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	4a81      	ldr	r2, [pc, #516]	; (8004784 <HAL_I2C_Init+0x274>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d807      	bhi.n	8004594 <HAL_I2C_Init+0x84>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	4a80      	ldr	r2, [pc, #512]	; (8004788 <HAL_I2C_Init+0x278>)
 8004588:	4293      	cmp	r3, r2
 800458a:	bf94      	ite	ls
 800458c:	2301      	movls	r3, #1
 800458e:	2300      	movhi	r3, #0
 8004590:	b2db      	uxtb	r3, r3
 8004592:	e006      	b.n	80045a2 <HAL_I2C_Init+0x92>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	4a7d      	ldr	r2, [pc, #500]	; (800478c <HAL_I2C_Init+0x27c>)
 8004598:	4293      	cmp	r3, r2
 800459a:	bf94      	ite	ls
 800459c:	2301      	movls	r3, #1
 800459e:	2300      	movhi	r3, #0
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e0e7      	b.n	800477a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4a78      	ldr	r2, [pc, #480]	; (8004790 <HAL_I2C_Init+0x280>)
 80045ae:	fba2 2303 	umull	r2, r3, r2, r3
 80045b2:	0c9b      	lsrs	r3, r3, #18
 80045b4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68ba      	ldr	r2, [r7, #8]
 80045c6:	430a      	orrs	r2, r1
 80045c8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	4a6a      	ldr	r2, [pc, #424]	; (8004784 <HAL_I2C_Init+0x274>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d802      	bhi.n	80045e4 <HAL_I2C_Init+0xd4>
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	3301      	adds	r3, #1
 80045e2:	e009      	b.n	80045f8 <HAL_I2C_Init+0xe8>
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80045ea:	fb02 f303 	mul.w	r3, r2, r3
 80045ee:	4a69      	ldr	r2, [pc, #420]	; (8004794 <HAL_I2C_Init+0x284>)
 80045f0:	fba2 2303 	umull	r2, r3, r2, r3
 80045f4:	099b      	lsrs	r3, r3, #6
 80045f6:	3301      	adds	r3, #1
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	6812      	ldr	r2, [r2, #0]
 80045fc:	430b      	orrs	r3, r1
 80045fe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	69db      	ldr	r3, [r3, #28]
 8004606:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800460a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	495c      	ldr	r1, [pc, #368]	; (8004784 <HAL_I2C_Init+0x274>)
 8004614:	428b      	cmp	r3, r1
 8004616:	d819      	bhi.n	800464c <HAL_I2C_Init+0x13c>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	1e59      	subs	r1, r3, #1
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	fbb1 f3f3 	udiv	r3, r1, r3
 8004626:	1c59      	adds	r1, r3, #1
 8004628:	f640 73fc 	movw	r3, #4092	; 0xffc
 800462c:	400b      	ands	r3, r1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00a      	beq.n	8004648 <HAL_I2C_Init+0x138>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	1e59      	subs	r1, r3, #1
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004640:	3301      	adds	r3, #1
 8004642:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004646:	e051      	b.n	80046ec <HAL_I2C_Init+0x1dc>
 8004648:	2304      	movs	r3, #4
 800464a:	e04f      	b.n	80046ec <HAL_I2C_Init+0x1dc>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d111      	bne.n	8004678 <HAL_I2C_Init+0x168>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	1e58      	subs	r0, r3, #1
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6859      	ldr	r1, [r3, #4]
 800465c:	460b      	mov	r3, r1
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	440b      	add	r3, r1
 8004662:	fbb0 f3f3 	udiv	r3, r0, r3
 8004666:	3301      	adds	r3, #1
 8004668:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800466c:	2b00      	cmp	r3, #0
 800466e:	bf0c      	ite	eq
 8004670:	2301      	moveq	r3, #1
 8004672:	2300      	movne	r3, #0
 8004674:	b2db      	uxtb	r3, r3
 8004676:	e012      	b.n	800469e <HAL_I2C_Init+0x18e>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	1e58      	subs	r0, r3, #1
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6859      	ldr	r1, [r3, #4]
 8004680:	460b      	mov	r3, r1
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	440b      	add	r3, r1
 8004686:	0099      	lsls	r1, r3, #2
 8004688:	440b      	add	r3, r1
 800468a:	fbb0 f3f3 	udiv	r3, r0, r3
 800468e:	3301      	adds	r3, #1
 8004690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004694:	2b00      	cmp	r3, #0
 8004696:	bf0c      	ite	eq
 8004698:	2301      	moveq	r3, #1
 800469a:	2300      	movne	r3, #0
 800469c:	b2db      	uxtb	r3, r3
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <HAL_I2C_Init+0x196>
 80046a2:	2301      	movs	r3, #1
 80046a4:	e022      	b.n	80046ec <HAL_I2C_Init+0x1dc>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10e      	bne.n	80046cc <HAL_I2C_Init+0x1bc>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	1e58      	subs	r0, r3, #1
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6859      	ldr	r1, [r3, #4]
 80046b6:	460b      	mov	r3, r1
 80046b8:	005b      	lsls	r3, r3, #1
 80046ba:	440b      	add	r3, r1
 80046bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80046c0:	3301      	adds	r3, #1
 80046c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046ca:	e00f      	b.n	80046ec <HAL_I2C_Init+0x1dc>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	1e58      	subs	r0, r3, #1
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6859      	ldr	r1, [r3, #4]
 80046d4:	460b      	mov	r3, r1
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	440b      	add	r3, r1
 80046da:	0099      	lsls	r1, r3, #2
 80046dc:	440b      	add	r3, r1
 80046de:	fbb0 f3f3 	udiv	r3, r0, r3
 80046e2:	3301      	adds	r3, #1
 80046e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046ec:	6879      	ldr	r1, [r7, #4]
 80046ee:	6809      	ldr	r1, [r1, #0]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	69da      	ldr	r2, [r3, #28]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6a1b      	ldr	r3, [r3, #32]
 8004706:	431a      	orrs	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	430a      	orrs	r2, r1
 800470e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800471a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	6911      	ldr	r1, [r2, #16]
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	68d2      	ldr	r2, [r2, #12]
 8004726:	4311      	orrs	r1, r2
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6812      	ldr	r2, [r2, #0]
 800472c:	430b      	orrs	r3, r1
 800472e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	695a      	ldr	r2, [r3, #20]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	699b      	ldr	r3, [r3, #24]
 8004742:	431a      	orrs	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	430a      	orrs	r2, r1
 800474a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 0201 	orr.w	r2, r2, #1
 800475a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2200      	movs	r2, #0
 8004760:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2220      	movs	r2, #32
 8004766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	000186a0 	.word	0x000186a0
 8004788:	001e847f 	.word	0x001e847f
 800478c:	003d08ff 	.word	0x003d08ff
 8004790:	431bde83 	.word	0x431bde83
 8004794:	10624dd3 	.word	0x10624dd3

08004798 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b088      	sub	sp, #32
 800479c:	af02      	add	r7, sp, #8
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	4608      	mov	r0, r1
 80047a2:	4611      	mov	r1, r2
 80047a4:	461a      	mov	r2, r3
 80047a6:	4603      	mov	r3, r0
 80047a8:	817b      	strh	r3, [r7, #10]
 80047aa:	460b      	mov	r3, r1
 80047ac:	813b      	strh	r3, [r7, #8]
 80047ae:	4613      	mov	r3, r2
 80047b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047b2:	f7ff fbcd 	bl	8003f50 <HAL_GetTick>
 80047b6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b20      	cmp	r3, #32
 80047c2:	f040 80d9 	bne.w	8004978 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	9300      	str	r3, [sp, #0]
 80047ca:	2319      	movs	r3, #25
 80047cc:	2201      	movs	r2, #1
 80047ce:	496d      	ldr	r1, [pc, #436]	; (8004984 <HAL_I2C_Mem_Write+0x1ec>)
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 fc7f 	bl	80050d4 <I2C_WaitOnFlagUntilTimeout>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80047dc:	2302      	movs	r3, #2
 80047de:	e0cc      	b.n	800497a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d101      	bne.n	80047ee <HAL_I2C_Mem_Write+0x56>
 80047ea:	2302      	movs	r3, #2
 80047ec:	e0c5      	b.n	800497a <HAL_I2C_Mem_Write+0x1e2>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2201      	movs	r2, #1
 80047f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0301 	and.w	r3, r3, #1
 8004800:	2b01      	cmp	r3, #1
 8004802:	d007      	beq.n	8004814 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0201 	orr.w	r2, r2, #1
 8004812:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004822:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2221      	movs	r2, #33	; 0x21
 8004828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2240      	movs	r2, #64	; 0x40
 8004830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6a3a      	ldr	r2, [r7, #32]
 800483e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004844:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800484a:	b29a      	uxth	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4a4d      	ldr	r2, [pc, #308]	; (8004988 <HAL_I2C_Mem_Write+0x1f0>)
 8004854:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004856:	88f8      	ldrh	r0, [r7, #6]
 8004858:	893a      	ldrh	r2, [r7, #8]
 800485a:	8979      	ldrh	r1, [r7, #10]
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	9301      	str	r3, [sp, #4]
 8004860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004862:	9300      	str	r3, [sp, #0]
 8004864:	4603      	mov	r3, r0
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f000 fab6 	bl	8004dd8 <I2C_RequestMemoryWrite>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d052      	beq.n	8004918 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e081      	b.n	800497a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800487a:	68f8      	ldr	r0, [r7, #12]
 800487c:	f000 fd00 	bl	8005280 <I2C_WaitOnTXEFlagUntilTimeout>
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00d      	beq.n	80048a2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488a:	2b04      	cmp	r3, #4
 800488c:	d107      	bne.n	800489e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800489c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e06b      	b.n	800497a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a6:	781a      	ldrb	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b2:	1c5a      	adds	r2, r3, #1
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048bc:	3b01      	subs	r3, #1
 80048be:	b29a      	uxth	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	3b01      	subs	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	f003 0304 	and.w	r3, r3, #4
 80048dc:	2b04      	cmp	r3, #4
 80048de:	d11b      	bne.n	8004918 <HAL_I2C_Mem_Write+0x180>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d017      	beq.n	8004918 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	781a      	ldrb	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	1c5a      	adds	r2, r3, #1
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004902:	3b01      	subs	r3, #1
 8004904:	b29a      	uxth	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800490e:	b29b      	uxth	r3, r3
 8004910:	3b01      	subs	r3, #1
 8004912:	b29a      	uxth	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1aa      	bne.n	8004876 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f000 fcec 	bl	8005302 <I2C_WaitOnBTFFlagUntilTimeout>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d00d      	beq.n	800494c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004934:	2b04      	cmp	r3, #4
 8004936:	d107      	bne.n	8004948 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004946:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e016      	b.n	800497a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800495a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2220      	movs	r2, #32
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004974:	2300      	movs	r3, #0
 8004976:	e000      	b.n	800497a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004978:	2302      	movs	r3, #2
  }
}
 800497a:	4618      	mov	r0, r3
 800497c:	3718      	adds	r7, #24
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	00100002 	.word	0x00100002
 8004988:	ffff0000 	.word	0xffff0000

0800498c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b08c      	sub	sp, #48	; 0x30
 8004990:	af02      	add	r7, sp, #8
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	4608      	mov	r0, r1
 8004996:	4611      	mov	r1, r2
 8004998:	461a      	mov	r2, r3
 800499a:	4603      	mov	r3, r0
 800499c:	817b      	strh	r3, [r7, #10]
 800499e:	460b      	mov	r3, r1
 80049a0:	813b      	strh	r3, [r7, #8]
 80049a2:	4613      	mov	r3, r2
 80049a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049a6:	f7ff fad3 	bl	8003f50 <HAL_GetTick>
 80049aa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b20      	cmp	r3, #32
 80049b6:	f040 8208 	bne.w	8004dca <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	2319      	movs	r3, #25
 80049c0:	2201      	movs	r2, #1
 80049c2:	497b      	ldr	r1, [pc, #492]	; (8004bb0 <HAL_I2C_Mem_Read+0x224>)
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f000 fb85 	bl	80050d4 <I2C_WaitOnFlagUntilTimeout>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80049d0:	2302      	movs	r3, #2
 80049d2:	e1fb      	b.n	8004dcc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d101      	bne.n	80049e2 <HAL_I2C_Mem_Read+0x56>
 80049de:	2302      	movs	r3, #2
 80049e0:	e1f4      	b.n	8004dcc <HAL_I2C_Mem_Read+0x440>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0301 	and.w	r3, r3, #1
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d007      	beq.n	8004a08 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f042 0201 	orr.w	r2, r2, #1
 8004a06:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a16:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2222      	movs	r2, #34	; 0x22
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2240      	movs	r2, #64	; 0x40
 8004a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a32:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004a38:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	4a5b      	ldr	r2, [pc, #364]	; (8004bb4 <HAL_I2C_Mem_Read+0x228>)
 8004a48:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a4a:	88f8      	ldrh	r0, [r7, #6]
 8004a4c:	893a      	ldrh	r2, [r7, #8]
 8004a4e:	8979      	ldrh	r1, [r7, #10]
 8004a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a52:	9301      	str	r3, [sp, #4]
 8004a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	4603      	mov	r3, r0
 8004a5a:	68f8      	ldr	r0, [r7, #12]
 8004a5c:	f000 fa52 	bl	8004f04 <I2C_RequestMemoryRead>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d001      	beq.n	8004a6a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e1b0      	b.n	8004dcc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d113      	bne.n	8004a9a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a72:	2300      	movs	r3, #0
 8004a74:	623b      	str	r3, [r7, #32]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	623b      	str	r3, [r7, #32]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	623b      	str	r3, [r7, #32]
 8004a86:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a96:	601a      	str	r2, [r3, #0]
 8004a98:	e184      	b.n	8004da4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d11b      	bne.n	8004ada <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ab0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	61fb      	str	r3, [r7, #28]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	61fb      	str	r3, [r7, #28]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	61fb      	str	r3, [r7, #28]
 8004ac6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	e164      	b.n	8004da4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d11b      	bne.n	8004b1a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004af0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b02:	2300      	movs	r3, #0
 8004b04:	61bb      	str	r3, [r7, #24]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	61bb      	str	r3, [r7, #24]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	61bb      	str	r3, [r7, #24]
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	e144      	b.n	8004da4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	617b      	str	r3, [r7, #20]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	617b      	str	r3, [r7, #20]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	617b      	str	r3, [r7, #20]
 8004b2e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004b30:	e138      	b.n	8004da4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b36:	2b03      	cmp	r3, #3
 8004b38:	f200 80f1 	bhi.w	8004d1e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d123      	bne.n	8004b8c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b46:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	f000 fc1b 	bl	8005384 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d001      	beq.n	8004b58 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e139      	b.n	8004dcc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	691a      	ldr	r2, [r3, #16]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	b2d2      	uxtb	r2, r2
 8004b64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6a:	1c5a      	adds	r2, r3, #1
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b74:	3b01      	subs	r3, #1
 8004b76:	b29a      	uxth	r2, r3
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	3b01      	subs	r3, #1
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b8a:	e10b      	b.n	8004da4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d14e      	bne.n	8004c32 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b96:	9300      	str	r3, [sp, #0]
 8004b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	4906      	ldr	r1, [pc, #24]	; (8004bb8 <HAL_I2C_Mem_Read+0x22c>)
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 fa98 	bl	80050d4 <I2C_WaitOnFlagUntilTimeout>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d008      	beq.n	8004bbc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e10e      	b.n	8004dcc <HAL_I2C_Mem_Read+0x440>
 8004bae:	bf00      	nop
 8004bb0:	00100002 	.word	0x00100002
 8004bb4:	ffff0000 	.word	0xffff0000
 8004bb8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691a      	ldr	r2, [r3, #16]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	b2d2      	uxtb	r2, r2
 8004bd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bde:	1c5a      	adds	r2, r3, #1
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be8:	3b01      	subs	r3, #1
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	3b01      	subs	r3, #1
 8004bf8:	b29a      	uxth	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	691a      	ldr	r2, [r3, #16]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c08:	b2d2      	uxtb	r2, r2
 8004c0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c30:	e0b8      	b.n	8004da4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c34:	9300      	str	r3, [sp, #0]
 8004c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c38:	2200      	movs	r2, #0
 8004c3a:	4966      	ldr	r1, [pc, #408]	; (8004dd4 <HAL_I2C_Mem_Read+0x448>)
 8004c3c:	68f8      	ldr	r0, [r7, #12]
 8004c3e:	f000 fa49 	bl	80050d4 <I2C_WaitOnFlagUntilTimeout>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d001      	beq.n	8004c4c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e0bf      	b.n	8004dcc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c5a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	691a      	ldr	r2, [r3, #16]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c66:	b2d2      	uxtb	r2, r2
 8004c68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c6e:	1c5a      	adds	r2, r3, #1
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c78:	3b01      	subs	r3, #1
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	3b01      	subs	r3, #1
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c94:	2200      	movs	r2, #0
 8004c96:	494f      	ldr	r1, [pc, #316]	; (8004dd4 <HAL_I2C_Mem_Read+0x448>)
 8004c98:	68f8      	ldr	r0, [r7, #12]
 8004c9a:	f000 fa1b 	bl	80050d4 <I2C_WaitOnFlagUntilTimeout>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d001      	beq.n	8004ca8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e091      	b.n	8004dcc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	691a      	ldr	r2, [r3, #16]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	b29a      	uxth	r2, r3
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	691a      	ldr	r2, [r3, #16]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	b2d2      	uxtb	r2, r2
 8004cf6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d1c:	e042      	b.n	8004da4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d20:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fb2e 	bl	8005384 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e04c      	b.n	8004dcc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	691a      	ldr	r2, [r3, #16]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3c:	b2d2      	uxtb	r2, r2
 8004d3e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d44:	1c5a      	adds	r2, r3, #1
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	b29a      	uxth	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	b29a      	uxth	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	f003 0304 	and.w	r3, r3, #4
 8004d6e:	2b04      	cmp	r3, #4
 8004d70:	d118      	bne.n	8004da4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	691a      	ldr	r2, [r3, #16]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7c:	b2d2      	uxtb	r2, r2
 8004d7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d84:	1c5a      	adds	r2, r3, #1
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d8e:	3b01      	subs	r3, #1
 8004d90:	b29a      	uxth	r2, r3
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	f47f aec2 	bne.w	8004b32 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2220      	movs	r2, #32
 8004db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	e000      	b.n	8004dcc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004dca:	2302      	movs	r3, #2
  }
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3728      	adds	r7, #40	; 0x28
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	00010004 	.word	0x00010004

08004dd8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b088      	sub	sp, #32
 8004ddc:	af02      	add	r7, sp, #8
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	4608      	mov	r0, r1
 8004de2:	4611      	mov	r1, r2
 8004de4:	461a      	mov	r2, r3
 8004de6:	4603      	mov	r3, r0
 8004de8:	817b      	strh	r3, [r7, #10]
 8004dea:	460b      	mov	r3, r1
 8004dec:	813b      	strh	r3, [r7, #8]
 8004dee:	4613      	mov	r3, r2
 8004df0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e00:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	6a3b      	ldr	r3, [r7, #32]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e0e:	68f8      	ldr	r0, [r7, #12]
 8004e10:	f000 f960 	bl	80050d4 <I2C_WaitOnFlagUntilTimeout>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d00d      	beq.n	8004e36 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e28:	d103      	bne.n	8004e32 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e30:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e05f      	b.n	8004ef6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e36:	897b      	ldrh	r3, [r7, #10]
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e44:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e48:	6a3a      	ldr	r2, [r7, #32]
 8004e4a:	492d      	ldr	r1, [pc, #180]	; (8004f00 <I2C_RequestMemoryWrite+0x128>)
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 f998 	bl	8005182 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e04c      	b.n	8004ef6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	617b      	str	r3, [r7, #20]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	617b      	str	r3, [r7, #20]
 8004e70:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e74:	6a39      	ldr	r1, [r7, #32]
 8004e76:	68f8      	ldr	r0, [r7, #12]
 8004e78:	f000 fa02 	bl	8005280 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00d      	beq.n	8004e9e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e86:	2b04      	cmp	r3, #4
 8004e88:	d107      	bne.n	8004e9a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e98:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e02b      	b.n	8004ef6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e9e:	88fb      	ldrh	r3, [r7, #6]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d105      	bne.n	8004eb0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ea4:	893b      	ldrh	r3, [r7, #8]
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	611a      	str	r2, [r3, #16]
 8004eae:	e021      	b.n	8004ef4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004eb0:	893b      	ldrh	r3, [r7, #8]
 8004eb2:	0a1b      	lsrs	r3, r3, #8
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	b2da      	uxtb	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ebe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ec0:	6a39      	ldr	r1, [r7, #32]
 8004ec2:	68f8      	ldr	r0, [r7, #12]
 8004ec4:	f000 f9dc 	bl	8005280 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00d      	beq.n	8004eea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed2:	2b04      	cmp	r3, #4
 8004ed4:	d107      	bne.n	8004ee6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ee4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e005      	b.n	8004ef6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004eea:	893b      	ldrh	r3, [r7, #8]
 8004eec:	b2da      	uxtb	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3718      	adds	r7, #24
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	00010002 	.word	0x00010002

08004f04 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b088      	sub	sp, #32
 8004f08:	af02      	add	r7, sp, #8
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	4608      	mov	r0, r1
 8004f0e:	4611      	mov	r1, r2
 8004f10:	461a      	mov	r2, r3
 8004f12:	4603      	mov	r3, r0
 8004f14:	817b      	strh	r3, [r7, #10]
 8004f16:	460b      	mov	r3, r1
 8004f18:	813b      	strh	r3, [r7, #8]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f2c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f3c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	6a3b      	ldr	r3, [r7, #32]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f4a:	68f8      	ldr	r0, [r7, #12]
 8004f4c:	f000 f8c2 	bl	80050d4 <I2C_WaitOnFlagUntilTimeout>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00d      	beq.n	8004f72 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f64:	d103      	bne.n	8004f6e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f6c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e0aa      	b.n	80050c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f72:	897b      	ldrh	r3, [r7, #10]
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	461a      	mov	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f80:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f84:	6a3a      	ldr	r2, [r7, #32]
 8004f86:	4952      	ldr	r1, [pc, #328]	; (80050d0 <I2C_RequestMemoryRead+0x1cc>)
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f000 f8fa 	bl	8005182 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e097      	b.n	80050c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f98:	2300      	movs	r3, #0
 8004f9a:	617b      	str	r3, [r7, #20]
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	695b      	ldr	r3, [r3, #20]
 8004fa2:	617b      	str	r3, [r7, #20]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	699b      	ldr	r3, [r3, #24]
 8004faa:	617b      	str	r3, [r7, #20]
 8004fac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fb0:	6a39      	ldr	r1, [r7, #32]
 8004fb2:	68f8      	ldr	r0, [r7, #12]
 8004fb4:	f000 f964 	bl	8005280 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00d      	beq.n	8004fda <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	d107      	bne.n	8004fd6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fd4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e076      	b.n	80050c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fda:	88fb      	ldrh	r3, [r7, #6]
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d105      	bne.n	8004fec <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fe0:	893b      	ldrh	r3, [r7, #8]
 8004fe2:	b2da      	uxtb	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	611a      	str	r2, [r3, #16]
 8004fea:	e021      	b.n	8005030 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004fec:	893b      	ldrh	r3, [r7, #8]
 8004fee:	0a1b      	lsrs	r3, r3, #8
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	b2da      	uxtb	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ffa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ffc:	6a39      	ldr	r1, [r7, #32]
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f000 f93e 	bl	8005280 <I2C_WaitOnTXEFlagUntilTimeout>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00d      	beq.n	8005026 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500e:	2b04      	cmp	r3, #4
 8005010:	d107      	bne.n	8005022 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005020:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e050      	b.n	80050c8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005026:	893b      	ldrh	r3, [r7, #8]
 8005028:	b2da      	uxtb	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005030:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005032:	6a39      	ldr	r1, [r7, #32]
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f000 f923 	bl	8005280 <I2C_WaitOnTXEFlagUntilTimeout>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00d      	beq.n	800505c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005044:	2b04      	cmp	r3, #4
 8005046:	d107      	bne.n	8005058 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005056:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e035      	b.n	80050c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800506a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800506c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800506e:	9300      	str	r3, [sp, #0]
 8005070:	6a3b      	ldr	r3, [r7, #32]
 8005072:	2200      	movs	r2, #0
 8005074:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 f82b 	bl	80050d4 <I2C_WaitOnFlagUntilTimeout>
 800507e:	4603      	mov	r3, r0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d00d      	beq.n	80050a0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005092:	d103      	bne.n	800509c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f44f 7200 	mov.w	r2, #512	; 0x200
 800509a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e013      	b.n	80050c8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80050a0:	897b      	ldrh	r3, [r7, #10]
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	f043 0301 	orr.w	r3, r3, #1
 80050a8:	b2da      	uxtb	r2, r3
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b2:	6a3a      	ldr	r2, [r7, #32]
 80050b4:	4906      	ldr	r1, [pc, #24]	; (80050d0 <I2C_RequestMemoryRead+0x1cc>)
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f000 f863 	bl	8005182 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d001      	beq.n	80050c6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e000      	b.n	80050c8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	00010002 	.word	0x00010002

080050d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	603b      	str	r3, [r7, #0]
 80050e0:	4613      	mov	r3, r2
 80050e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050e4:	e025      	b.n	8005132 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ec:	d021      	beq.n	8005132 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ee:	f7fe ff2f 	bl	8003f50 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	683a      	ldr	r2, [r7, #0]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d302      	bcc.n	8005104 <I2C_WaitOnFlagUntilTimeout+0x30>
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d116      	bne.n	8005132 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2220      	movs	r2, #32
 800510e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	f043 0220 	orr.w	r2, r3, #32
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e023      	b.n	800517a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	0c1b      	lsrs	r3, r3, #16
 8005136:	b2db      	uxtb	r3, r3
 8005138:	2b01      	cmp	r3, #1
 800513a:	d10d      	bne.n	8005158 <I2C_WaitOnFlagUntilTimeout+0x84>
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	43da      	mvns	r2, r3
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	4013      	ands	r3, r2
 8005148:	b29b      	uxth	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	bf0c      	ite	eq
 800514e:	2301      	moveq	r3, #1
 8005150:	2300      	movne	r3, #0
 8005152:	b2db      	uxtb	r3, r3
 8005154:	461a      	mov	r2, r3
 8005156:	e00c      	b.n	8005172 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	699b      	ldr	r3, [r3, #24]
 800515e:	43da      	mvns	r2, r3
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	4013      	ands	r3, r2
 8005164:	b29b      	uxth	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	bf0c      	ite	eq
 800516a:	2301      	moveq	r3, #1
 800516c:	2300      	movne	r3, #0
 800516e:	b2db      	uxtb	r3, r3
 8005170:	461a      	mov	r2, r3
 8005172:	79fb      	ldrb	r3, [r7, #7]
 8005174:	429a      	cmp	r2, r3
 8005176:	d0b6      	beq.n	80050e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b084      	sub	sp, #16
 8005186:	af00      	add	r7, sp, #0
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	60b9      	str	r1, [r7, #8]
 800518c:	607a      	str	r2, [r7, #4]
 800518e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005190:	e051      	b.n	8005236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	695b      	ldr	r3, [r3, #20]
 8005198:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800519c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051a0:	d123      	bne.n	80051ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051b0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051ba:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2220      	movs	r2, #32
 80051c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d6:	f043 0204 	orr.w	r2, r3, #4
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e046      	b.n	8005278 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f0:	d021      	beq.n	8005236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051f2:	f7fe fead 	bl	8003f50 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d302      	bcc.n	8005208 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d116      	bne.n	8005236 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2220      	movs	r2, #32
 8005212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005222:	f043 0220 	orr.w	r2, r3, #32
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e020      	b.n	8005278 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	0c1b      	lsrs	r3, r3, #16
 800523a:	b2db      	uxtb	r3, r3
 800523c:	2b01      	cmp	r3, #1
 800523e:	d10c      	bne.n	800525a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	43da      	mvns	r2, r3
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	4013      	ands	r3, r2
 800524c:	b29b      	uxth	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	bf14      	ite	ne
 8005252:	2301      	movne	r3, #1
 8005254:	2300      	moveq	r3, #0
 8005256:	b2db      	uxtb	r3, r3
 8005258:	e00b      	b.n	8005272 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	699b      	ldr	r3, [r3, #24]
 8005260:	43da      	mvns	r2, r3
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	4013      	ands	r3, r2
 8005266:	b29b      	uxth	r3, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	bf14      	ite	ne
 800526c:	2301      	movne	r3, #1
 800526e:	2300      	moveq	r3, #0
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b00      	cmp	r3, #0
 8005274:	d18d      	bne.n	8005192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800528c:	e02d      	b.n	80052ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f000 f8ce 	bl	8005430 <I2C_IsAcknowledgeFailed>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d001      	beq.n	800529e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e02d      	b.n	80052fa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a4:	d021      	beq.n	80052ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052a6:	f7fe fe53 	bl	8003f50 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d302      	bcc.n	80052bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d116      	bne.n	80052ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2220      	movs	r2, #32
 80052c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d6:	f043 0220 	orr.w	r2, r3, #32
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e007      	b.n	80052fa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f4:	2b80      	cmp	r3, #128	; 0x80
 80052f6:	d1ca      	bne.n	800528e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b084      	sub	sp, #16
 8005306:	af00      	add	r7, sp, #0
 8005308:	60f8      	str	r0, [r7, #12]
 800530a:	60b9      	str	r1, [r7, #8]
 800530c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800530e:	e02d      	b.n	800536c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f000 f88d 	bl	8005430 <I2C_IsAcknowledgeFailed>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d001      	beq.n	8005320 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e02d      	b.n	800537c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005326:	d021      	beq.n	800536c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005328:	f7fe fe12 	bl	8003f50 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	429a      	cmp	r2, r3
 8005336:	d302      	bcc.n	800533e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d116      	bne.n	800536c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2220      	movs	r2, #32
 8005348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005358:	f043 0220 	orr.w	r2, r3, #32
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e007      	b.n	800537c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	f003 0304 	and.w	r3, r3, #4
 8005376:	2b04      	cmp	r3, #4
 8005378:	d1ca      	bne.n	8005310 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	60b9      	str	r1, [r7, #8]
 800538e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005390:	e042      	b.n	8005418 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	695b      	ldr	r3, [r3, #20]
 8005398:	f003 0310 	and.w	r3, r3, #16
 800539c:	2b10      	cmp	r3, #16
 800539e:	d119      	bne.n	80053d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f06f 0210 	mvn.w	r2, #16
 80053a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e029      	b.n	8005428 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053d4:	f7fe fdbc 	bl	8003f50 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	68ba      	ldr	r2, [r7, #8]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d302      	bcc.n	80053ea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d116      	bne.n	8005418 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2200      	movs	r2, #0
 80053ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2220      	movs	r2, #32
 80053f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005404:	f043 0220 	orr.w	r2, r3, #32
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e007      	b.n	8005428 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005422:	2b40      	cmp	r3, #64	; 0x40
 8005424:	d1b5      	bne.n	8005392 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	3710      	adds	r7, #16
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005442:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005446:	d11b      	bne.n	8005480 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005450:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2220      	movs	r2, #32
 800545c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546c:	f043 0204 	orr.w	r2, r3, #4
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e000      	b.n	8005482 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	370c      	adds	r7, #12
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr

0800548e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800548e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005490:	b08f      	sub	sp, #60	; 0x3c
 8005492:	af0a      	add	r7, sp, #40	; 0x28
 8005494:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d101      	bne.n	80054a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e10f      	b.n	80056c0 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d106      	bne.n	80054c0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f00a f8ee 	bl	800f69c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2203      	movs	r2, #3
 80054c4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d102      	bne.n	80054da <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4618      	mov	r0, r3
 80054e0:	f003 fcf7 	bl	8008ed2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	603b      	str	r3, [r7, #0]
 80054ea:	687e      	ldr	r6, [r7, #4]
 80054ec:	466d      	mov	r5, sp
 80054ee:	f106 0410 	add.w	r4, r6, #16
 80054f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80054fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8005502:	1d33      	adds	r3, r6, #4
 8005504:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005506:	6838      	ldr	r0, [r7, #0]
 8005508:	f003 fbce 	bl	8008ca8 <USB_CoreInit>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d005      	beq.n	800551e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2202      	movs	r2, #2
 8005516:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e0d0      	b.n	80056c0 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2100      	movs	r1, #0
 8005524:	4618      	mov	r0, r3
 8005526:	f003 fce5 	bl	8008ef4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800552a:	2300      	movs	r3, #0
 800552c:	73fb      	strb	r3, [r7, #15]
 800552e:	e04a      	b.n	80055c6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005530:	7bfa      	ldrb	r2, [r7, #15]
 8005532:	6879      	ldr	r1, [r7, #4]
 8005534:	4613      	mov	r3, r2
 8005536:	00db      	lsls	r3, r3, #3
 8005538:	4413      	add	r3, r2
 800553a:	009b      	lsls	r3, r3, #2
 800553c:	440b      	add	r3, r1
 800553e:	333d      	adds	r3, #61	; 0x3d
 8005540:	2201      	movs	r2, #1
 8005542:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005544:	7bfa      	ldrb	r2, [r7, #15]
 8005546:	6879      	ldr	r1, [r7, #4]
 8005548:	4613      	mov	r3, r2
 800554a:	00db      	lsls	r3, r3, #3
 800554c:	4413      	add	r3, r2
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	440b      	add	r3, r1
 8005552:	333c      	adds	r3, #60	; 0x3c
 8005554:	7bfa      	ldrb	r2, [r7, #15]
 8005556:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005558:	7bfa      	ldrb	r2, [r7, #15]
 800555a:	7bfb      	ldrb	r3, [r7, #15]
 800555c:	b298      	uxth	r0, r3
 800555e:	6879      	ldr	r1, [r7, #4]
 8005560:	4613      	mov	r3, r2
 8005562:	00db      	lsls	r3, r3, #3
 8005564:	4413      	add	r3, r2
 8005566:	009b      	lsls	r3, r3, #2
 8005568:	440b      	add	r3, r1
 800556a:	3344      	adds	r3, #68	; 0x44
 800556c:	4602      	mov	r2, r0
 800556e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005570:	7bfa      	ldrb	r2, [r7, #15]
 8005572:	6879      	ldr	r1, [r7, #4]
 8005574:	4613      	mov	r3, r2
 8005576:	00db      	lsls	r3, r3, #3
 8005578:	4413      	add	r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	440b      	add	r3, r1
 800557e:	3340      	adds	r3, #64	; 0x40
 8005580:	2200      	movs	r2, #0
 8005582:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005584:	7bfa      	ldrb	r2, [r7, #15]
 8005586:	6879      	ldr	r1, [r7, #4]
 8005588:	4613      	mov	r3, r2
 800558a:	00db      	lsls	r3, r3, #3
 800558c:	4413      	add	r3, r2
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	440b      	add	r3, r1
 8005592:	3348      	adds	r3, #72	; 0x48
 8005594:	2200      	movs	r2, #0
 8005596:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005598:	7bfa      	ldrb	r2, [r7, #15]
 800559a:	6879      	ldr	r1, [r7, #4]
 800559c:	4613      	mov	r3, r2
 800559e:	00db      	lsls	r3, r3, #3
 80055a0:	4413      	add	r3, r2
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	440b      	add	r3, r1
 80055a6:	334c      	adds	r3, #76	; 0x4c
 80055a8:	2200      	movs	r2, #0
 80055aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80055ac:	7bfa      	ldrb	r2, [r7, #15]
 80055ae:	6879      	ldr	r1, [r7, #4]
 80055b0:	4613      	mov	r3, r2
 80055b2:	00db      	lsls	r3, r3, #3
 80055b4:	4413      	add	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	440b      	add	r3, r1
 80055ba:	3354      	adds	r3, #84	; 0x54
 80055bc:	2200      	movs	r2, #0
 80055be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055c0:	7bfb      	ldrb	r3, [r7, #15]
 80055c2:	3301      	adds	r3, #1
 80055c4:	73fb      	strb	r3, [r7, #15]
 80055c6:	7bfa      	ldrb	r2, [r7, #15]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d3af      	bcc.n	8005530 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055d0:	2300      	movs	r3, #0
 80055d2:	73fb      	strb	r3, [r7, #15]
 80055d4:	e044      	b.n	8005660 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80055d6:	7bfa      	ldrb	r2, [r7, #15]
 80055d8:	6879      	ldr	r1, [r7, #4]
 80055da:	4613      	mov	r3, r2
 80055dc:	00db      	lsls	r3, r3, #3
 80055de:	4413      	add	r3, r2
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	440b      	add	r3, r1
 80055e4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80055e8:	2200      	movs	r2, #0
 80055ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80055ec:	7bfa      	ldrb	r2, [r7, #15]
 80055ee:	6879      	ldr	r1, [r7, #4]
 80055f0:	4613      	mov	r3, r2
 80055f2:	00db      	lsls	r3, r3, #3
 80055f4:	4413      	add	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	440b      	add	r3, r1
 80055fa:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80055fe:	7bfa      	ldrb	r2, [r7, #15]
 8005600:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005602:	7bfa      	ldrb	r2, [r7, #15]
 8005604:	6879      	ldr	r1, [r7, #4]
 8005606:	4613      	mov	r3, r2
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	4413      	add	r3, r2
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	440b      	add	r3, r1
 8005610:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005614:	2200      	movs	r2, #0
 8005616:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005618:	7bfa      	ldrb	r2, [r7, #15]
 800561a:	6879      	ldr	r1, [r7, #4]
 800561c:	4613      	mov	r3, r2
 800561e:	00db      	lsls	r3, r3, #3
 8005620:	4413      	add	r3, r2
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	440b      	add	r3, r1
 8005626:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800562a:	2200      	movs	r2, #0
 800562c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800562e:	7bfa      	ldrb	r2, [r7, #15]
 8005630:	6879      	ldr	r1, [r7, #4]
 8005632:	4613      	mov	r3, r2
 8005634:	00db      	lsls	r3, r3, #3
 8005636:	4413      	add	r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	440b      	add	r3, r1
 800563c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005640:	2200      	movs	r2, #0
 8005642:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005644:	7bfa      	ldrb	r2, [r7, #15]
 8005646:	6879      	ldr	r1, [r7, #4]
 8005648:	4613      	mov	r3, r2
 800564a:	00db      	lsls	r3, r3, #3
 800564c:	4413      	add	r3, r2
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	440b      	add	r3, r1
 8005652:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005656:	2200      	movs	r2, #0
 8005658:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800565a:	7bfb      	ldrb	r3, [r7, #15]
 800565c:	3301      	adds	r3, #1
 800565e:	73fb      	strb	r3, [r7, #15]
 8005660:	7bfa      	ldrb	r2, [r7, #15]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	429a      	cmp	r2, r3
 8005668:	d3b5      	bcc.n	80055d6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	603b      	str	r3, [r7, #0]
 8005670:	687e      	ldr	r6, [r7, #4]
 8005672:	466d      	mov	r5, sp
 8005674:	f106 0410 	add.w	r4, r6, #16
 8005678:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800567a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800567c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800567e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005680:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005684:	e885 0003 	stmia.w	r5, {r0, r1}
 8005688:	1d33      	adds	r3, r6, #4
 800568a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800568c:	6838      	ldr	r0, [r7, #0]
 800568e:	f003 fc7d 	bl	8008f8c <USB_DevInit>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d005      	beq.n	80056a4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2202      	movs	r2, #2
 800569c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e00d      	b.n	80056c0 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4618      	mov	r0, r3
 80056ba:	f004 fdcc 	bl	800a256 <USB_DevDisconnect>

  return HAL_OK;
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3714      	adds	r7, #20
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080056c8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b084      	sub	sp, #16
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d101      	bne.n	80056e4 <HAL_PCD_Start+0x1c>
 80056e0:	2302      	movs	r3, #2
 80056e2:	e020      	b.n	8005726 <HAL_PCD_Start+0x5e>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d109      	bne.n	8005708 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d005      	beq.n	8005708 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005700:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4618      	mov	r0, r3
 800570e:	f003 fbcf 	bl	8008eb0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4618      	mov	r0, r3
 8005718:	f004 fd7c 	bl	800a214 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}

0800572e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800572e:	b590      	push	{r4, r7, lr}
 8005730:	b08d      	sub	sp, #52	; 0x34
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800573c:	6a3b      	ldr	r3, [r7, #32]
 800573e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4618      	mov	r0, r3
 8005746:	f004 fe3a 	bl	800a3be <USB_GetMode>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	f040 848a 	bne.w	8006066 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4618      	mov	r0, r3
 8005758:	f004 fd9e 	bl	800a298 <USB_ReadInterrupts>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	f000 8480 	beq.w	8006064 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	0a1b      	lsrs	r3, r3, #8
 800576e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4618      	mov	r0, r3
 800577e:	f004 fd8b 	bl	800a298 <USB_ReadInterrupts>
 8005782:	4603      	mov	r3, r0
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b02      	cmp	r3, #2
 800578a:	d107      	bne.n	800579c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	695a      	ldr	r2, [r3, #20]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f002 0202 	and.w	r2, r2, #2
 800579a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f004 fd79 	bl	800a298 <USB_ReadInterrupts>
 80057a6:	4603      	mov	r3, r0
 80057a8:	f003 0310 	and.w	r3, r3, #16
 80057ac:	2b10      	cmp	r3, #16
 80057ae:	d161      	bne.n	8005874 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	699a      	ldr	r2, [r3, #24]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f022 0210 	bic.w	r2, r2, #16
 80057be:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80057c0:	6a3b      	ldr	r3, [r7, #32]
 80057c2:	6a1b      	ldr	r3, [r3, #32]
 80057c4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	f003 020f 	and.w	r2, r3, #15
 80057cc:	4613      	mov	r3, r2
 80057ce:	00db      	lsls	r3, r3, #3
 80057d0:	4413      	add	r3, r2
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	4413      	add	r3, r2
 80057dc:	3304      	adds	r3, #4
 80057de:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	0c5b      	lsrs	r3, r3, #17
 80057e4:	f003 030f 	and.w	r3, r3, #15
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d124      	bne.n	8005836 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80057ec:	69ba      	ldr	r2, [r7, #24]
 80057ee:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80057f2:	4013      	ands	r3, r2
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d035      	beq.n	8005864 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	091b      	lsrs	r3, r3, #4
 8005800:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005802:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005806:	b29b      	uxth	r3, r3
 8005808:	461a      	mov	r2, r3
 800580a:	6a38      	ldr	r0, [r7, #32]
 800580c:	f004 fbb0 	bl	8009f70 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	691a      	ldr	r2, [r3, #16]
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	091b      	lsrs	r3, r3, #4
 8005818:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800581c:	441a      	add	r2, r3
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	6a1a      	ldr	r2, [r3, #32]
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	091b      	lsrs	r3, r3, #4
 800582a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800582e:	441a      	add	r2, r3
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	621a      	str	r2, [r3, #32]
 8005834:	e016      	b.n	8005864 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005836:	69bb      	ldr	r3, [r7, #24]
 8005838:	0c5b      	lsrs	r3, r3, #17
 800583a:	f003 030f 	and.w	r3, r3, #15
 800583e:	2b06      	cmp	r3, #6
 8005840:	d110      	bne.n	8005864 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005848:	2208      	movs	r2, #8
 800584a:	4619      	mov	r1, r3
 800584c:	6a38      	ldr	r0, [r7, #32]
 800584e:	f004 fb8f 	bl	8009f70 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	6a1a      	ldr	r2, [r3, #32]
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	091b      	lsrs	r3, r3, #4
 800585a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800585e:	441a      	add	r2, r3
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	699a      	ldr	r2, [r3, #24]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f042 0210 	orr.w	r2, r2, #16
 8005872:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4618      	mov	r0, r3
 800587a:	f004 fd0d 	bl	800a298 <USB_ReadInterrupts>
 800587e:	4603      	mov	r3, r0
 8005880:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005884:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005888:	f040 80a7 	bne.w	80059da <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800588c:	2300      	movs	r3, #0
 800588e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4618      	mov	r0, r3
 8005896:	f004 fd12 	bl	800a2be <USB_ReadDevAllOutEpInterrupt>
 800589a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800589c:	e099      	b.n	80059d2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800589e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058a0:	f003 0301 	and.w	r3, r3, #1
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	f000 808e 	beq.w	80059c6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058b0:	b2d2      	uxtb	r2, r2
 80058b2:	4611      	mov	r1, r2
 80058b4:	4618      	mov	r0, r3
 80058b6:	f004 fd36 	bl	800a326 <USB_ReadDevOutEPInterrupt>
 80058ba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d00c      	beq.n	80058e0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80058c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c8:	015a      	lsls	r2, r3, #5
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	4413      	add	r3, r2
 80058ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058d2:	461a      	mov	r2, r3
 80058d4:	2301      	movs	r3, #1
 80058d6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80058d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 fec2 	bl	8006664 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f003 0308 	and.w	r3, r3, #8
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00c      	beq.n	8005904 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80058ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ec:	015a      	lsls	r2, r3, #5
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	4413      	add	r3, r2
 80058f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058f6:	461a      	mov	r2, r3
 80058f8:	2308      	movs	r3, #8
 80058fa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80058fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f000 ff98 	bl	8006834 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	f003 0310 	and.w	r3, r3, #16
 800590a:	2b00      	cmp	r3, #0
 800590c:	d008      	beq.n	8005920 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800590e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005910:	015a      	lsls	r2, r3, #5
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	4413      	add	r3, r2
 8005916:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800591a:	461a      	mov	r2, r3
 800591c:	2310      	movs	r3, #16
 800591e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d030      	beq.n	800598c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800592a:	6a3b      	ldr	r3, [r7, #32]
 800592c:	695b      	ldr	r3, [r3, #20]
 800592e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005932:	2b80      	cmp	r3, #128	; 0x80
 8005934:	d109      	bne.n	800594a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	69fa      	ldr	r2, [r7, #28]
 8005940:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005944:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005948:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800594a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800594c:	4613      	mov	r3, r2
 800594e:	00db      	lsls	r3, r3, #3
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	4413      	add	r3, r2
 800595c:	3304      	adds	r3, #4
 800595e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	78db      	ldrb	r3, [r3, #3]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d108      	bne.n	800597a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	2200      	movs	r2, #0
 800596c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800596e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005970:	b2db      	uxtb	r3, r3
 8005972:	4619      	mov	r1, r3
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f009 ff8d 	bl	800f894 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005986:	461a      	mov	r2, r3
 8005988:	2302      	movs	r3, #2
 800598a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	f003 0320 	and.w	r3, r3, #32
 8005992:	2b00      	cmp	r3, #0
 8005994:	d008      	beq.n	80059a8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005998:	015a      	lsls	r2, r3, #5
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	4413      	add	r3, r2
 800599e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059a2:	461a      	mov	r2, r3
 80059a4:	2320      	movs	r3, #32
 80059a6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d009      	beq.n	80059c6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80059b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b4:	015a      	lsls	r2, r3, #5
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	4413      	add	r3, r2
 80059ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059be:	461a      	mov	r2, r3
 80059c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80059c4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80059c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c8:	3301      	adds	r3, #1
 80059ca:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80059cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ce:	085b      	lsrs	r3, r3, #1
 80059d0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80059d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f47f af62 	bne.w	800589e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4618      	mov	r0, r3
 80059e0:	f004 fc5a 	bl	800a298 <USB_ReadInterrupts>
 80059e4:	4603      	mov	r3, r0
 80059e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80059ee:	f040 80db 	bne.w	8005ba8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4618      	mov	r0, r3
 80059f8:	f004 fc7b 	bl	800a2f2 <USB_ReadDevAllInEpInterrupt>
 80059fc:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80059fe:	2300      	movs	r3, #0
 8005a00:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005a02:	e0cd      	b.n	8005ba0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f000 80c2 	beq.w	8005b94 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	4611      	mov	r1, r2
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f004 fca1 	bl	800a362 <USB_ReadDevInEPInterrupt>
 8005a20:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f003 0301 	and.w	r3, r3, #1
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d057      	beq.n	8005adc <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2e:	f003 030f 	and.w	r3, r3, #15
 8005a32:	2201      	movs	r2, #1
 8005a34:	fa02 f303 	lsl.w	r3, r2, r3
 8005a38:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	43db      	mvns	r3, r3
 8005a46:	69f9      	ldr	r1, [r7, #28]
 8005a48:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a52:	015a      	lsls	r2, r3, #5
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	4413      	add	r3, r2
 8005a58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	2301      	movs	r3, #1
 8005a60:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	691b      	ldr	r3, [r3, #16]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d132      	bne.n	8005ad0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005a6a:	6879      	ldr	r1, [r7, #4]
 8005a6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a6e:	4613      	mov	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	4413      	add	r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	440b      	add	r3, r1
 8005a78:	334c      	adds	r3, #76	; 0x4c
 8005a7a:	6819      	ldr	r1, [r3, #0]
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a80:	4613      	mov	r3, r2
 8005a82:	00db      	lsls	r3, r3, #3
 8005a84:	4413      	add	r3, r2
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	4403      	add	r3, r0
 8005a8a:	3348      	adds	r3, #72	; 0x48
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4419      	add	r1, r3
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a94:	4613      	mov	r3, r2
 8005a96:	00db      	lsls	r3, r3, #3
 8005a98:	4413      	add	r3, r2
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	4403      	add	r3, r0
 8005a9e:	334c      	adds	r3, #76	; 0x4c
 8005aa0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d113      	bne.n	8005ad0 <HAL_PCD_IRQHandler+0x3a2>
 8005aa8:	6879      	ldr	r1, [r7, #4]
 8005aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aac:	4613      	mov	r3, r2
 8005aae:	00db      	lsls	r3, r3, #3
 8005ab0:	4413      	add	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	440b      	add	r3, r1
 8005ab6:	3354      	adds	r3, #84	; 0x54
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d108      	bne.n	8005ad0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6818      	ldr	r0, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005ac8:	461a      	mov	r2, r3
 8005aca:	2101      	movs	r1, #1
 8005acc:	f004 fca8 	bl	800a420 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f009 fe61 	bl	800f79e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	f003 0308 	and.w	r3, r3, #8
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d008      	beq.n	8005af8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae8:	015a      	lsls	r2, r3, #5
 8005aea:	69fb      	ldr	r3, [r7, #28]
 8005aec:	4413      	add	r3, r2
 8005aee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005af2:	461a      	mov	r2, r3
 8005af4:	2308      	movs	r3, #8
 8005af6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	f003 0310 	and.w	r3, r3, #16
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d008      	beq.n	8005b14 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b04:	015a      	lsls	r2, r3, #5
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	4413      	add	r3, r2
 8005b0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b0e:	461a      	mov	r2, r3
 8005b10:	2310      	movs	r3, #16
 8005b12:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d008      	beq.n	8005b30 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b20:	015a      	lsls	r2, r3, #5
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	4413      	add	r3, r2
 8005b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	2340      	movs	r3, #64	; 0x40
 8005b2e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d023      	beq.n	8005b82 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005b3a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b3c:	6a38      	ldr	r0, [r7, #32]
 8005b3e:	f003 fb89 	bl	8009254 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b44:	4613      	mov	r3, r2
 8005b46:	00db      	lsls	r3, r3, #3
 8005b48:	4413      	add	r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	3338      	adds	r3, #56	; 0x38
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	4413      	add	r3, r2
 8005b52:	3304      	adds	r3, #4
 8005b54:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	78db      	ldrb	r3, [r3, #3]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d108      	bne.n	8005b70 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	2200      	movs	r2, #0
 8005b62:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	4619      	mov	r1, r3
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f009 fea4 	bl	800f8b8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b72:	015a      	lsls	r2, r3, #5
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	4413      	add	r3, r2
 8005b78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	2302      	movs	r3, #2
 8005b80:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d003      	beq.n	8005b94 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005b8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 fcdb 	bl	800654a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b96:	3301      	adds	r3, #1
 8005b98:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b9c:	085b      	lsrs	r3, r3, #1
 8005b9e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	f47f af2e 	bne.w	8005a04 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f004 fb73 	bl	800a298 <USB_ReadInterrupts>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005bb8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005bbc:	d122      	bne.n	8005c04 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	69fa      	ldr	r2, [r7, #28]
 8005bc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bcc:	f023 0301 	bic.w	r3, r3, #1
 8005bd0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d108      	bne.n	8005bee <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005be4:	2100      	movs	r1, #0
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 fec2 	bl	8006970 <HAL_PCDEx_LPM_Callback>
 8005bec:	e002      	b.n	8005bf4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f009 fe42 	bl	800f878 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	695a      	ldr	r2, [r3, #20]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005c02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f004 fb45 	bl	800a298 <USB_ReadInterrupts>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c18:	d112      	bne.n	8005c40 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d102      	bne.n	8005c30 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f009 fdfe 	bl	800f82c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	695a      	ldr	r2, [r3, #20]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005c3e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4618      	mov	r0, r3
 8005c46:	f004 fb27 	bl	800a298 <USB_ReadInterrupts>
 8005c4a:	4603      	mov	r3, r0
 8005c4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c54:	f040 80b7 	bne.w	8005dc6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005c58:	69fb      	ldr	r3, [r7, #28]
 8005c5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c66:	f023 0301 	bic.w	r3, r3, #1
 8005c6a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2110      	movs	r1, #16
 8005c72:	4618      	mov	r0, r3
 8005c74:	f003 faee 	bl	8009254 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c78:	2300      	movs	r3, #0
 8005c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c7c:	e046      	b.n	8005d0c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c80:	015a      	lsls	r2, r3, #5
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	4413      	add	r3, r2
 8005c86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c90:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ca2:	0151      	lsls	r1, r2, #5
 8005ca4:	69fa      	ldr	r2, [r7, #28]
 8005ca6:	440a      	add	r2, r1
 8005ca8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005cb0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cb4:	015a      	lsls	r2, r3, #5
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	4413      	add	r3, r2
 8005cba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005cc4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc8:	015a      	lsls	r2, r3, #5
 8005cca:	69fb      	ldr	r3, [r7, #28]
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cd6:	0151      	lsls	r1, r2, #5
 8005cd8:	69fa      	ldr	r2, [r7, #28]
 8005cda:	440a      	add	r2, r1
 8005cdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ce0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005ce4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ce8:	015a      	lsls	r2, r3, #5
 8005cea:	69fb      	ldr	r3, [r7, #28]
 8005cec:	4413      	add	r3, r2
 8005cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cf6:	0151      	lsls	r1, r2, #5
 8005cf8:	69fa      	ldr	r2, [r7, #28]
 8005cfa:	440a      	add	r2, r1
 8005cfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d00:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005d04:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d08:	3301      	adds	r3, #1
 8005d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d3b3      	bcc.n	8005c7e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d1c:	69db      	ldr	r3, [r3, #28]
 8005d1e:	69fa      	ldr	r2, [r7, #28]
 8005d20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d24:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005d28:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d016      	beq.n	8005d60 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005d3c:	69fa      	ldr	r2, [r7, #28]
 8005d3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d42:	f043 030b 	orr.w	r3, r3, #11
 8005d46:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d52:	69fa      	ldr	r2, [r7, #28]
 8005d54:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d58:	f043 030b 	orr.w	r3, r3, #11
 8005d5c:	6453      	str	r3, [r2, #68]	; 0x44
 8005d5e:	e015      	b.n	8005d8c <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	69fa      	ldr	r2, [r7, #28]
 8005d6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d6e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005d72:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005d76:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d7e:	691b      	ldr	r3, [r3, #16]
 8005d80:	69fa      	ldr	r2, [r7, #28]
 8005d82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d86:	f043 030b 	orr.w	r3, r3, #11
 8005d8a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	69fa      	ldr	r2, [r7, #28]
 8005d96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d9a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005d9e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6818      	ldr	r0, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005db0:	461a      	mov	r2, r3
 8005db2:	f004 fb35 	bl	800a420 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	695a      	ldr	r2, [r3, #20]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005dc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f004 fa64 	bl	800a298 <USB_ReadInterrupts>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005dd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dda:	d124      	bne.n	8005e26 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4618      	mov	r0, r3
 8005de2:	f004 fafa 	bl	800a3da <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f003 faaf 	bl	800934e <USB_GetDevSpeed>
 8005df0:	4603      	mov	r3, r0
 8005df2:	461a      	mov	r2, r3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681c      	ldr	r4, [r3, #0]
 8005dfc:	f001 fa26 	bl	800724c <HAL_RCC_GetHCLKFreq>
 8005e00:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	461a      	mov	r2, r3
 8005e0a:	4620      	mov	r0, r4
 8005e0c:	f002 ffae 	bl	8008d6c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f009 fcec 	bl	800f7ee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	695a      	ldr	r2, [r3, #20]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005e24:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f004 fa34 	bl	800a298 <USB_ReadInterrupts>
 8005e30:	4603      	mov	r3, r0
 8005e32:	f003 0308 	and.w	r3, r3, #8
 8005e36:	2b08      	cmp	r3, #8
 8005e38:	d10a      	bne.n	8005e50 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f009 fcc9 	bl	800f7d2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	695a      	ldr	r2, [r3, #20]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f002 0208 	and.w	r2, r2, #8
 8005e4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4618      	mov	r0, r3
 8005e56:	f004 fa1f 	bl	800a298 <USB_ReadInterrupts>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e60:	2b80      	cmp	r3, #128	; 0x80
 8005e62:	d122      	bne.n	8005eaa <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005e64:	6a3b      	ldr	r3, [r7, #32]
 8005e66:	699b      	ldr	r3, [r3, #24]
 8005e68:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e6c:	6a3b      	ldr	r3, [r7, #32]
 8005e6e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e70:	2301      	movs	r3, #1
 8005e72:	627b      	str	r3, [r7, #36]	; 0x24
 8005e74:	e014      	b.n	8005ea0 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005e76:	6879      	ldr	r1, [r7, #4]
 8005e78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	00db      	lsls	r3, r3, #3
 8005e7e:	4413      	add	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	440b      	add	r3, r1
 8005e84:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d105      	bne.n	8005e9a <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	4619      	mov	r1, r3
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 fb27 	bl	80064e8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	627b      	str	r3, [r7, #36]	; 0x24
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d3e5      	bcc.n	8005e76 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f004 f9f2 	bl	800a298 <USB_ReadInterrupts>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005eba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ebe:	d13b      	bne.n	8005f38 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ec4:	e02b      	b.n	8005f1e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec8:	015a      	lsls	r2, r3, #5
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	4413      	add	r3, r2
 8005ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ed6:	6879      	ldr	r1, [r7, #4]
 8005ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eda:	4613      	mov	r3, r2
 8005edc:	00db      	lsls	r3, r3, #3
 8005ede:	4413      	add	r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	440b      	add	r3, r1
 8005ee4:	3340      	adds	r3, #64	; 0x40
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d115      	bne.n	8005f18 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005eec:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	da12      	bge.n	8005f18 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005ef2:	6879      	ldr	r1, [r7, #4]
 8005ef4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ef6:	4613      	mov	r3, r2
 8005ef8:	00db      	lsls	r3, r3, #3
 8005efa:	4413      	add	r3, r2
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	440b      	add	r3, r1
 8005f00:	333f      	adds	r3, #63	; 0x3f
 8005f02:	2201      	movs	r2, #1
 8005f04:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	4619      	mov	r1, r3
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 fae8 	bl	80064e8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d3ce      	bcc.n	8005ec6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	695a      	ldr	r2, [r3, #20]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005f36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f004 f9ab 	bl	800a298 <USB_ReadInterrupts>
 8005f42:	4603      	mov	r3, r0
 8005f44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f48:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005f4c:	d155      	bne.n	8005ffa <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005f4e:	2301      	movs	r3, #1
 8005f50:	627b      	str	r3, [r7, #36]	; 0x24
 8005f52:	e045      	b.n	8005fe0 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005f64:	6879      	ldr	r1, [r7, #4]
 8005f66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f68:	4613      	mov	r3, r2
 8005f6a:	00db      	lsls	r3, r3, #3
 8005f6c:	4413      	add	r3, r2
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	440b      	add	r3, r1
 8005f72:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	d12e      	bne.n	8005fda <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005f7c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	da2b      	bge.n	8005fda <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005f8e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d121      	bne.n	8005fda <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005f96:	6879      	ldr	r1, [r7, #4]
 8005f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	00db      	lsls	r3, r3, #3
 8005f9e:	4413      	add	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	440b      	add	r3, r1
 8005fa4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005fa8:	2201      	movs	r2, #1
 8005faa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	699b      	ldr	r3, [r3, #24]
 8005fb0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005fb4:	6a3b      	ldr	r3, [r7, #32]
 8005fb6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005fb8:	6a3b      	ldr	r3, [r7, #32]
 8005fba:	695b      	ldr	r3, [r3, #20]
 8005fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d10a      	bne.n	8005fda <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005fc4:	69fb      	ldr	r3, [r7, #28]
 8005fc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	69fa      	ldr	r2, [r7, #28]
 8005fce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005fd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fd6:	6053      	str	r3, [r2, #4]
            break;
 8005fd8:	e007      	b.n	8005fea <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fdc:	3301      	adds	r3, #1
 8005fde:	627b      	str	r3, [r7, #36]	; 0x24
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d3b4      	bcc.n	8005f54 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	695a      	ldr	r2, [r3, #20]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005ff8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f004 f94a 	bl	800a298 <USB_ReadInterrupts>
 8006004:	4603      	mov	r3, r0
 8006006:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800600a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800600e:	d10a      	bne.n	8006026 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f009 fc63 	bl	800f8dc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	695a      	ldr	r2, [r3, #20]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006024:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4618      	mov	r0, r3
 800602c:	f004 f934 	bl	800a298 <USB_ReadInterrupts>
 8006030:	4603      	mov	r3, r0
 8006032:	f003 0304 	and.w	r3, r3, #4
 8006036:	2b04      	cmp	r3, #4
 8006038:	d115      	bne.n	8006066 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	f003 0304 	and.w	r3, r3, #4
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f009 fc53 	bl	800f8f8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	6859      	ldr	r1, [r3, #4]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	430a      	orrs	r2, r1
 8006060:	605a      	str	r2, [r3, #4]
 8006062:	e000      	b.n	8006066 <HAL_PCD_IRQHandler+0x938>
      return;
 8006064:	bf00      	nop
    }
  }
}
 8006066:	3734      	adds	r7, #52	; 0x34
 8006068:	46bd      	mov	sp, r7
 800606a:	bd90      	pop	{r4, r7, pc}

0800606c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b082      	sub	sp, #8
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	460b      	mov	r3, r1
 8006076:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800607e:	2b01      	cmp	r3, #1
 8006080:	d101      	bne.n	8006086 <HAL_PCD_SetAddress+0x1a>
 8006082:	2302      	movs	r3, #2
 8006084:	e013      	b.n	80060ae <HAL_PCD_SetAddress+0x42>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	78fa      	ldrb	r2, [r7, #3]
 8006092:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	78fa      	ldrb	r2, [r7, #3]
 800609c:	4611      	mov	r1, r2
 800609e:	4618      	mov	r0, r3
 80060a0:	f004 f892 	bl	800a1c8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3708      	adds	r7, #8
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}

080060b6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80060b6:	b580      	push	{r7, lr}
 80060b8:	b084      	sub	sp, #16
 80060ba:	af00      	add	r7, sp, #0
 80060bc:	6078      	str	r0, [r7, #4]
 80060be:	4608      	mov	r0, r1
 80060c0:	4611      	mov	r1, r2
 80060c2:	461a      	mov	r2, r3
 80060c4:	4603      	mov	r3, r0
 80060c6:	70fb      	strb	r3, [r7, #3]
 80060c8:	460b      	mov	r3, r1
 80060ca:	803b      	strh	r3, [r7, #0]
 80060cc:	4613      	mov	r3, r2
 80060ce:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80060d0:	2300      	movs	r3, #0
 80060d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80060d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	da0f      	bge.n	80060fc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060dc:	78fb      	ldrb	r3, [r7, #3]
 80060de:	f003 020f 	and.w	r2, r3, #15
 80060e2:	4613      	mov	r3, r2
 80060e4:	00db      	lsls	r3, r3, #3
 80060e6:	4413      	add	r3, r2
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	3338      	adds	r3, #56	; 0x38
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	4413      	add	r3, r2
 80060f0:	3304      	adds	r3, #4
 80060f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2201      	movs	r2, #1
 80060f8:	705a      	strb	r2, [r3, #1]
 80060fa:	e00f      	b.n	800611c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80060fc:	78fb      	ldrb	r3, [r7, #3]
 80060fe:	f003 020f 	and.w	r2, r3, #15
 8006102:	4613      	mov	r3, r2
 8006104:	00db      	lsls	r3, r3, #3
 8006106:	4413      	add	r3, r2
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	4413      	add	r3, r2
 8006112:	3304      	adds	r3, #4
 8006114:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2200      	movs	r2, #0
 800611a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	f003 030f 	and.w	r3, r3, #15
 8006122:	b2da      	uxtb	r2, r3
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006128:	883a      	ldrh	r2, [r7, #0]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	78ba      	ldrb	r2, [r7, #2]
 8006132:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	785b      	ldrb	r3, [r3, #1]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d004      	beq.n	8006146 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	b29a      	uxth	r2, r3
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006146:	78bb      	ldrb	r3, [r7, #2]
 8006148:	2b02      	cmp	r3, #2
 800614a:	d102      	bne.n	8006152 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006158:	2b01      	cmp	r3, #1
 800615a:	d101      	bne.n	8006160 <HAL_PCD_EP_Open+0xaa>
 800615c:	2302      	movs	r3, #2
 800615e:	e00e      	b.n	800617e <HAL_PCD_EP_Open+0xc8>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68f9      	ldr	r1, [r7, #12]
 800616e:	4618      	mov	r0, r3
 8006170:	f003 f912 	bl	8009398 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800617c:	7afb      	ldrb	r3, [r7, #11]
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b084      	sub	sp, #16
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
 800618e:	460b      	mov	r3, r1
 8006190:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006192:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006196:	2b00      	cmp	r3, #0
 8006198:	da0f      	bge.n	80061ba <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800619a:	78fb      	ldrb	r3, [r7, #3]
 800619c:	f003 020f 	and.w	r2, r3, #15
 80061a0:	4613      	mov	r3, r2
 80061a2:	00db      	lsls	r3, r3, #3
 80061a4:	4413      	add	r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	3338      	adds	r3, #56	; 0x38
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	4413      	add	r3, r2
 80061ae:	3304      	adds	r3, #4
 80061b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2201      	movs	r2, #1
 80061b6:	705a      	strb	r2, [r3, #1]
 80061b8:	e00f      	b.n	80061da <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80061ba:	78fb      	ldrb	r3, [r7, #3]
 80061bc:	f003 020f 	and.w	r2, r3, #15
 80061c0:	4613      	mov	r3, r2
 80061c2:	00db      	lsls	r3, r3, #3
 80061c4:	4413      	add	r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	4413      	add	r3, r2
 80061d0:	3304      	adds	r3, #4
 80061d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2200      	movs	r2, #0
 80061d8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80061da:	78fb      	ldrb	r3, [r7, #3]
 80061dc:	f003 030f 	and.w	r3, r3, #15
 80061e0:	b2da      	uxtb	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d101      	bne.n	80061f4 <HAL_PCD_EP_Close+0x6e>
 80061f0:	2302      	movs	r3, #2
 80061f2:	e00e      	b.n	8006212 <HAL_PCD_EP_Close+0x8c>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2201      	movs	r2, #1
 80061f8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68f9      	ldr	r1, [r7, #12]
 8006202:	4618      	mov	r0, r3
 8006204:	f003 f950 	bl	80094a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}

0800621a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800621a:	b580      	push	{r7, lr}
 800621c:	b086      	sub	sp, #24
 800621e:	af00      	add	r7, sp, #0
 8006220:	60f8      	str	r0, [r7, #12]
 8006222:	607a      	str	r2, [r7, #4]
 8006224:	603b      	str	r3, [r7, #0]
 8006226:	460b      	mov	r3, r1
 8006228:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800622a:	7afb      	ldrb	r3, [r7, #11]
 800622c:	f003 020f 	and.w	r2, r3, #15
 8006230:	4613      	mov	r3, r2
 8006232:	00db      	lsls	r3, r3, #3
 8006234:	4413      	add	r3, r2
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	4413      	add	r3, r2
 8006240:	3304      	adds	r3, #4
 8006242:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800624a:	697b      	ldr	r3, [r7, #20]
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	2200      	movs	r2, #0
 8006254:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	2200      	movs	r2, #0
 800625a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800625c:	7afb      	ldrb	r3, [r7, #11]
 800625e:	f003 030f 	and.w	r3, r3, #15
 8006262:	b2da      	uxtb	r2, r3
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	2b01      	cmp	r3, #1
 800626e:	d102      	bne.n	8006276 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006276:	7afb      	ldrb	r3, [r7, #11]
 8006278:	f003 030f 	and.w	r3, r3, #15
 800627c:	2b00      	cmp	r3, #0
 800627e:	d109      	bne.n	8006294 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6818      	ldr	r0, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	b2db      	uxtb	r3, r3
 800628a:	461a      	mov	r2, r3
 800628c:	6979      	ldr	r1, [r7, #20]
 800628e:	f003 fc2f 	bl	8009af0 <USB_EP0StartXfer>
 8006292:	e008      	b.n	80062a6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6818      	ldr	r0, [r3, #0]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	b2db      	uxtb	r3, r3
 800629e:	461a      	mov	r2, r3
 80062a0:	6979      	ldr	r1, [r7, #20]
 80062a2:	f003 f9dd 	bl	8009660 <USB_EPStartXfer>
  }

  return HAL_OK;
 80062a6:	2300      	movs	r3, #0
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3718      	adds	r7, #24
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062b0:	b480      	push	{r7}
 80062b2:	b083      	sub	sp, #12
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	460b      	mov	r3, r1
 80062ba:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80062bc:	78fb      	ldrb	r3, [r7, #3]
 80062be:	f003 020f 	and.w	r2, r3, #15
 80062c2:	6879      	ldr	r1, [r7, #4]
 80062c4:	4613      	mov	r3, r2
 80062c6:	00db      	lsls	r3, r3, #3
 80062c8:	4413      	add	r3, r2
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	440b      	add	r3, r1
 80062ce:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80062d2:	681b      	ldr	r3, [r3, #0]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	370c      	adds	r7, #12
 80062d8:	46bd      	mov	sp, r7
 80062da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062de:	4770      	bx	lr

080062e0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	607a      	str	r2, [r7, #4]
 80062ea:	603b      	str	r3, [r7, #0]
 80062ec:	460b      	mov	r3, r1
 80062ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062f0:	7afb      	ldrb	r3, [r7, #11]
 80062f2:	f003 020f 	and.w	r2, r3, #15
 80062f6:	4613      	mov	r3, r2
 80062f8:	00db      	lsls	r3, r3, #3
 80062fa:	4413      	add	r3, r2
 80062fc:	009b      	lsls	r3, r3, #2
 80062fe:	3338      	adds	r3, #56	; 0x38
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	4413      	add	r3, r2
 8006304:	3304      	adds	r3, #4
 8006306:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	683a      	ldr	r2, [r7, #0]
 8006312:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	2200      	movs	r2, #0
 8006318:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2201      	movs	r2, #1
 800631e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006320:	7afb      	ldrb	r3, [r7, #11]
 8006322:	f003 030f 	and.w	r3, r3, #15
 8006326:	b2da      	uxtb	r2, r3
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	691b      	ldr	r3, [r3, #16]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d102      	bne.n	800633a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800633a:	7afb      	ldrb	r3, [r7, #11]
 800633c:	f003 030f 	and.w	r3, r3, #15
 8006340:	2b00      	cmp	r3, #0
 8006342:	d109      	bne.n	8006358 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6818      	ldr	r0, [r3, #0]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	691b      	ldr	r3, [r3, #16]
 800634c:	b2db      	uxtb	r3, r3
 800634e:	461a      	mov	r2, r3
 8006350:	6979      	ldr	r1, [r7, #20]
 8006352:	f003 fbcd 	bl	8009af0 <USB_EP0StartXfer>
 8006356:	e008      	b.n	800636a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6818      	ldr	r0, [r3, #0]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	691b      	ldr	r3, [r3, #16]
 8006360:	b2db      	uxtb	r3, r3
 8006362:	461a      	mov	r2, r3
 8006364:	6979      	ldr	r1, [r7, #20]
 8006366:	f003 f97b 	bl	8009660 <USB_EPStartXfer>
  }

  return HAL_OK;
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	3718      	adds	r7, #24
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006380:	78fb      	ldrb	r3, [r7, #3]
 8006382:	f003 020f 	and.w	r2, r3, #15
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	429a      	cmp	r2, r3
 800638c:	d901      	bls.n	8006392 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e050      	b.n	8006434 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006392:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006396:	2b00      	cmp	r3, #0
 8006398:	da0f      	bge.n	80063ba <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800639a:	78fb      	ldrb	r3, [r7, #3]
 800639c:	f003 020f 	and.w	r2, r3, #15
 80063a0:	4613      	mov	r3, r2
 80063a2:	00db      	lsls	r3, r3, #3
 80063a4:	4413      	add	r3, r2
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	3338      	adds	r3, #56	; 0x38
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	4413      	add	r3, r2
 80063ae:	3304      	adds	r3, #4
 80063b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2201      	movs	r2, #1
 80063b6:	705a      	strb	r2, [r3, #1]
 80063b8:	e00d      	b.n	80063d6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80063ba:	78fa      	ldrb	r2, [r7, #3]
 80063bc:	4613      	mov	r3, r2
 80063be:	00db      	lsls	r3, r3, #3
 80063c0:	4413      	add	r3, r2
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80063c8:	687a      	ldr	r2, [r7, #4]
 80063ca:	4413      	add	r3, r2
 80063cc:	3304      	adds	r3, #4
 80063ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2201      	movs	r2, #1
 80063da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80063dc:	78fb      	ldrb	r3, [r7, #3]
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	b2da      	uxtb	r2, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d101      	bne.n	80063f6 <HAL_PCD_EP_SetStall+0x82>
 80063f2:	2302      	movs	r3, #2
 80063f4:	e01e      	b.n	8006434 <HAL_PCD_EP_SetStall+0xc0>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68f9      	ldr	r1, [r7, #12]
 8006404:	4618      	mov	r0, r3
 8006406:	f003 fe0b 	bl	800a020 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800640a:	78fb      	ldrb	r3, [r7, #3]
 800640c:	f003 030f 	and.w	r3, r3, #15
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10a      	bne.n	800642a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6818      	ldr	r0, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	b2d9      	uxtb	r1, r3
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006424:	461a      	mov	r2, r3
 8006426:	f003 fffb 	bl	800a420 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3710      	adds	r7, #16
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}

0800643c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	460b      	mov	r3, r1
 8006446:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006448:	78fb      	ldrb	r3, [r7, #3]
 800644a:	f003 020f 	and.w	r2, r3, #15
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	429a      	cmp	r2, r3
 8006454:	d901      	bls.n	800645a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e042      	b.n	80064e0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800645a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800645e:	2b00      	cmp	r3, #0
 8006460:	da0f      	bge.n	8006482 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006462:	78fb      	ldrb	r3, [r7, #3]
 8006464:	f003 020f 	and.w	r2, r3, #15
 8006468:	4613      	mov	r3, r2
 800646a:	00db      	lsls	r3, r3, #3
 800646c:	4413      	add	r3, r2
 800646e:	009b      	lsls	r3, r3, #2
 8006470:	3338      	adds	r3, #56	; 0x38
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	4413      	add	r3, r2
 8006476:	3304      	adds	r3, #4
 8006478:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2201      	movs	r2, #1
 800647e:	705a      	strb	r2, [r3, #1]
 8006480:	e00f      	b.n	80064a2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006482:	78fb      	ldrb	r3, [r7, #3]
 8006484:	f003 020f 	and.w	r2, r3, #15
 8006488:	4613      	mov	r3, r2
 800648a:	00db      	lsls	r3, r3, #3
 800648c:	4413      	add	r3, r2
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	4413      	add	r3, r2
 8006498:	3304      	adds	r3, #4
 800649a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2200      	movs	r2, #0
 80064a0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80064a8:	78fb      	ldrb	r3, [r7, #3]
 80064aa:	f003 030f 	and.w	r3, r3, #15
 80064ae:	b2da      	uxtb	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d101      	bne.n	80064c2 <HAL_PCD_EP_ClrStall+0x86>
 80064be:	2302      	movs	r3, #2
 80064c0:	e00e      	b.n	80064e0 <HAL_PCD_EP_ClrStall+0xa4>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68f9      	ldr	r1, [r7, #12]
 80064d0:	4618      	mov	r0, r3
 80064d2:	f003 fe13 	bl	800a0fc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
 80064f0:	460b      	mov	r3, r1
 80064f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80064f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	da0c      	bge.n	8006516 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80064fc:	78fb      	ldrb	r3, [r7, #3]
 80064fe:	f003 020f 	and.w	r2, r3, #15
 8006502:	4613      	mov	r3, r2
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	4413      	add	r3, r2
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	3338      	adds	r3, #56	; 0x38
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	4413      	add	r3, r2
 8006510:	3304      	adds	r3, #4
 8006512:	60fb      	str	r3, [r7, #12]
 8006514:	e00c      	b.n	8006530 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006516:	78fb      	ldrb	r3, [r7, #3]
 8006518:	f003 020f 	and.w	r2, r3, #15
 800651c:	4613      	mov	r3, r2
 800651e:	00db      	lsls	r3, r3, #3
 8006520:	4413      	add	r3, r2
 8006522:	009b      	lsls	r3, r3, #2
 8006524:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	4413      	add	r3, r2
 800652c:	3304      	adds	r3, #4
 800652e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68f9      	ldr	r1, [r7, #12]
 8006536:	4618      	mov	r0, r3
 8006538:	f003 fc32 	bl	8009da0 <USB_EPStopXfer>
 800653c:	4603      	mov	r3, r0
 800653e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006540:	7afb      	ldrb	r3, [r7, #11]
}
 8006542:	4618      	mov	r0, r3
 8006544:	3710      	adds	r7, #16
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}

0800654a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800654a:	b580      	push	{r7, lr}
 800654c:	b08a      	sub	sp, #40	; 0x28
 800654e:	af02      	add	r7, sp, #8
 8006550:	6078      	str	r0, [r7, #4]
 8006552:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800655e:	683a      	ldr	r2, [r7, #0]
 8006560:	4613      	mov	r3, r2
 8006562:	00db      	lsls	r3, r3, #3
 8006564:	4413      	add	r3, r2
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	3338      	adds	r3, #56	; 0x38
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	4413      	add	r3, r2
 800656e:	3304      	adds	r3, #4
 8006570:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6a1a      	ldr	r2, [r3, #32]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	429a      	cmp	r2, r3
 800657c:	d901      	bls.n	8006582 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e06c      	b.n	800665c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	699a      	ldr	r2, [r3, #24]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	69fa      	ldr	r2, [r7, #28]
 8006594:	429a      	cmp	r2, r3
 8006596:	d902      	bls.n	800659e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	68db      	ldr	r3, [r3, #12]
 800659c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800659e:	69fb      	ldr	r3, [r7, #28]
 80065a0:	3303      	adds	r3, #3
 80065a2:	089b      	lsrs	r3, r3, #2
 80065a4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80065a6:	e02b      	b.n	8006600 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	699a      	ldr	r2, [r3, #24]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6a1b      	ldr	r3, [r3, #32]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	69fa      	ldr	r2, [r7, #28]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d902      	bls.n	80065c4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80065c4:	69fb      	ldr	r3, [r7, #28]
 80065c6:	3303      	adds	r3, #3
 80065c8:	089b      	lsrs	r3, r3, #2
 80065ca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6919      	ldr	r1, [r3, #16]
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	b2da      	uxtb	r2, r3
 80065d4:	69fb      	ldr	r3, [r7, #28]
 80065d6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	9300      	str	r3, [sp, #0]
 80065e0:	4603      	mov	r3, r0
 80065e2:	6978      	ldr	r0, [r7, #20]
 80065e4:	f003 fc86 	bl	8009ef4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	691a      	ldr	r2, [r3, #16]
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	441a      	add	r2, r3
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6a1a      	ldr	r2, [r3, #32]
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	441a      	add	r2, r3
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	015a      	lsls	r2, r3, #5
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	4413      	add	r3, r2
 8006608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	b29b      	uxth	r3, r3
 8006610:	69ba      	ldr	r2, [r7, #24]
 8006612:	429a      	cmp	r2, r3
 8006614:	d809      	bhi.n	800662a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6a1a      	ldr	r2, [r3, #32]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800661e:	429a      	cmp	r2, r3
 8006620:	d203      	bcs.n	800662a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1be      	bne.n	80065a8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	699a      	ldr	r2, [r3, #24]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6a1b      	ldr	r3, [r3, #32]
 8006632:	429a      	cmp	r2, r3
 8006634:	d811      	bhi.n	800665a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	f003 030f 	and.w	r3, r3, #15
 800663c:	2201      	movs	r2, #1
 800663e:	fa02 f303 	lsl.w	r3, r2, r3
 8006642:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800664a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	43db      	mvns	r3, r3
 8006650:	6939      	ldr	r1, [r7, #16]
 8006652:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006656:	4013      	ands	r3, r2
 8006658:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3720      	adds	r7, #32
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b088      	sub	sp, #32
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006674:	69fb      	ldr	r3, [r7, #28]
 8006676:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	333c      	adds	r3, #60	; 0x3c
 800667c:	3304      	adds	r3, #4
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	015a      	lsls	r2, r3, #5
 8006686:	69bb      	ldr	r3, [r7, #24]
 8006688:	4413      	add	r3, r2
 800668a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d17b      	bne.n	8006792 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	f003 0308 	and.w	r3, r3, #8
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d015      	beq.n	80066d0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	4a61      	ldr	r2, [pc, #388]	; (800682c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	f240 80b9 	bls.w	8006820 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	f000 80b3 	beq.w	8006820 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	015a      	lsls	r2, r3, #5
 80066be:	69bb      	ldr	r3, [r7, #24]
 80066c0:	4413      	add	r3, r2
 80066c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066c6:	461a      	mov	r2, r3
 80066c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80066cc:	6093      	str	r3, [r2, #8]
 80066ce:	e0a7      	b.n	8006820 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	f003 0320 	and.w	r3, r3, #32
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d009      	beq.n	80066ee <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	015a      	lsls	r2, r3, #5
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	4413      	add	r3, r2
 80066e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066e6:	461a      	mov	r2, r3
 80066e8:	2320      	movs	r3, #32
 80066ea:	6093      	str	r3, [r2, #8]
 80066ec:	e098      	b.n	8006820 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f040 8093 	bne.w	8006820 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	4a4b      	ldr	r2, [pc, #300]	; (800682c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d90f      	bls.n	8006722 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00a      	beq.n	8006722 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	015a      	lsls	r2, r3, #5
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	4413      	add	r3, r2
 8006714:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006718:	461a      	mov	r2, r3
 800671a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800671e:	6093      	str	r3, [r2, #8]
 8006720:	e07e      	b.n	8006820 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006722:	683a      	ldr	r2, [r7, #0]
 8006724:	4613      	mov	r3, r2
 8006726:	00db      	lsls	r3, r3, #3
 8006728:	4413      	add	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	4413      	add	r3, r2
 8006734:	3304      	adds	r3, #4
 8006736:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	69da      	ldr	r2, [r3, #28]
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	0159      	lsls	r1, r3, #5
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	440b      	add	r3, r1
 8006744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800674e:	1ad2      	subs	r2, r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d114      	bne.n	8006784 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	699b      	ldr	r3, [r3, #24]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d109      	bne.n	8006776 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6818      	ldr	r0, [r3, #0]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800676c:	461a      	mov	r2, r3
 800676e:	2101      	movs	r1, #1
 8006770:	f003 fe56 	bl	800a420 <USB_EP0_OutStart>
 8006774:	e006      	b.n	8006784 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	691a      	ldr	r2, [r3, #16]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6a1b      	ldr	r3, [r3, #32]
 800677e:	441a      	add	r2, r3
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	b2db      	uxtb	r3, r3
 8006788:	4619      	mov	r1, r3
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f008 ffec 	bl	800f768 <HAL_PCD_DataOutStageCallback>
 8006790:	e046      	b.n	8006820 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	4a26      	ldr	r2, [pc, #152]	; (8006830 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d124      	bne.n	80067e4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00a      	beq.n	80067ba <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	015a      	lsls	r2, r3, #5
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	4413      	add	r3, r2
 80067ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067b0:	461a      	mov	r2, r3
 80067b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067b6:	6093      	str	r3, [r2, #8]
 80067b8:	e032      	b.n	8006820 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	f003 0320 	and.w	r3, r3, #32
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d008      	beq.n	80067d6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	015a      	lsls	r2, r3, #5
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	4413      	add	r3, r2
 80067cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067d0:	461a      	mov	r2, r3
 80067d2:	2320      	movs	r3, #32
 80067d4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	4619      	mov	r1, r3
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f008 ffc3 	bl	800f768 <HAL_PCD_DataOutStageCallback>
 80067e2:	e01d      	b.n	8006820 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d114      	bne.n	8006814 <PCD_EP_OutXfrComplete_int+0x1b0>
 80067ea:	6879      	ldr	r1, [r7, #4]
 80067ec:	683a      	ldr	r2, [r7, #0]
 80067ee:	4613      	mov	r3, r2
 80067f0:	00db      	lsls	r3, r3, #3
 80067f2:	4413      	add	r3, r2
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	440b      	add	r3, r1
 80067f8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d108      	bne.n	8006814 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6818      	ldr	r0, [r3, #0]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800680c:	461a      	mov	r2, r3
 800680e:	2100      	movs	r1, #0
 8006810:	f003 fe06 	bl	800a420 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	b2db      	uxtb	r3, r3
 8006818:	4619      	mov	r1, r3
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f008 ffa4 	bl	800f768 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3720      	adds	r7, #32
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	4f54300a 	.word	0x4f54300a
 8006830:	4f54310a 	.word	0x4f54310a

08006834 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b086      	sub	sp, #24
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	333c      	adds	r3, #60	; 0x3c
 800684c:	3304      	adds	r3, #4
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	015a      	lsls	r2, r3, #5
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	4413      	add	r3, r2
 800685a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	4a15      	ldr	r2, [pc, #84]	; (80068bc <PCD_EP_OutSetupPacket_int+0x88>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d90e      	bls.n	8006888 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006870:	2b00      	cmp	r3, #0
 8006872:	d009      	beq.n	8006888 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	015a      	lsls	r2, r3, #5
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	4413      	add	r3, r2
 800687c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006880:	461a      	mov	r2, r3
 8006882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006886:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f008 ff5b 	bl	800f744 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	4a0a      	ldr	r2, [pc, #40]	; (80068bc <PCD_EP_OutSetupPacket_int+0x88>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d90c      	bls.n	80068b0 <PCD_EP_OutSetupPacket_int+0x7c>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	691b      	ldr	r3, [r3, #16]
 800689a:	2b01      	cmp	r3, #1
 800689c:	d108      	bne.n	80068b0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6818      	ldr	r0, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80068a8:	461a      	mov	r2, r3
 80068aa:	2101      	movs	r1, #1
 80068ac:	f003 fdb8 	bl	800a420 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3718      	adds	r7, #24
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	4f54300a 	.word	0x4f54300a

080068c0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b085      	sub	sp, #20
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	460b      	mov	r3, r1
 80068ca:	70fb      	strb	r3, [r7, #3]
 80068cc:	4613      	mov	r3, r2
 80068ce:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80068d8:	78fb      	ldrb	r3, [r7, #3]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d107      	bne.n	80068ee <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80068de:	883b      	ldrh	r3, [r7, #0]
 80068e0:	0419      	lsls	r1, r3, #16
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68ba      	ldr	r2, [r7, #8]
 80068e8:	430a      	orrs	r2, r1
 80068ea:	629a      	str	r2, [r3, #40]	; 0x28
 80068ec:	e028      	b.n	8006940 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f4:	0c1b      	lsrs	r3, r3, #16
 80068f6:	68ba      	ldr	r2, [r7, #8]
 80068f8:	4413      	add	r3, r2
 80068fa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80068fc:	2300      	movs	r3, #0
 80068fe:	73fb      	strb	r3, [r7, #15]
 8006900:	e00d      	b.n	800691e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	7bfb      	ldrb	r3, [r7, #15]
 8006908:	3340      	adds	r3, #64	; 0x40
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	4413      	add	r3, r2
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	0c1b      	lsrs	r3, r3, #16
 8006912:	68ba      	ldr	r2, [r7, #8]
 8006914:	4413      	add	r3, r2
 8006916:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006918:	7bfb      	ldrb	r3, [r7, #15]
 800691a:	3301      	adds	r3, #1
 800691c:	73fb      	strb	r3, [r7, #15]
 800691e:	7bfa      	ldrb	r2, [r7, #15]
 8006920:	78fb      	ldrb	r3, [r7, #3]
 8006922:	3b01      	subs	r3, #1
 8006924:	429a      	cmp	r2, r3
 8006926:	d3ec      	bcc.n	8006902 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006928:	883b      	ldrh	r3, [r7, #0]
 800692a:	0418      	lsls	r0, r3, #16
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6819      	ldr	r1, [r3, #0]
 8006930:	78fb      	ldrb	r3, [r7, #3]
 8006932:	3b01      	subs	r3, #1
 8006934:	68ba      	ldr	r2, [r7, #8]
 8006936:	4302      	orrs	r2, r0
 8006938:	3340      	adds	r3, #64	; 0x40
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	440b      	add	r3, r1
 800693e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006940:	2300      	movs	r3, #0
}
 8006942:	4618      	mov	r0, r3
 8006944:	3714      	adds	r7, #20
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr

0800694e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800694e:	b480      	push	{r7}
 8006950:	b083      	sub	sp, #12
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
 8006956:	460b      	mov	r3, r1
 8006958:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	887a      	ldrh	r2, [r7, #2]
 8006960:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006962:	2300      	movs	r3, #0
}
 8006964:	4618      	mov	r0, r3
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
 8006978:	460b      	mov	r3, r1
 800697a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800697c:	bf00      	nop
 800697e:	370c      	adds	r7, #12
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b086      	sub	sp, #24
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d101      	bne.n	800699a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e267      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0301 	and.w	r3, r3, #1
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d075      	beq.n	8006a92 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80069a6:	4b88      	ldr	r3, [pc, #544]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f003 030c 	and.w	r3, r3, #12
 80069ae:	2b04      	cmp	r3, #4
 80069b0:	d00c      	beq.n	80069cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80069b2:	4b85      	ldr	r3, [pc, #532]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80069ba:	2b08      	cmp	r3, #8
 80069bc:	d112      	bne.n	80069e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80069be:	4b82      	ldr	r3, [pc, #520]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80069ca:	d10b      	bne.n	80069e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069cc:	4b7e      	ldr	r3, [pc, #504]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d05b      	beq.n	8006a90 <HAL_RCC_OscConfig+0x108>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d157      	bne.n	8006a90 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e242      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069ec:	d106      	bne.n	80069fc <HAL_RCC_OscConfig+0x74>
 80069ee:	4b76      	ldr	r3, [pc, #472]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a75      	ldr	r2, [pc, #468]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 80069f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069f8:	6013      	str	r3, [r2, #0]
 80069fa:	e01d      	b.n	8006a38 <HAL_RCC_OscConfig+0xb0>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a04:	d10c      	bne.n	8006a20 <HAL_RCC_OscConfig+0x98>
 8006a06:	4b70      	ldr	r3, [pc, #448]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a6f      	ldr	r2, [pc, #444]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a10:	6013      	str	r3, [r2, #0]
 8006a12:	4b6d      	ldr	r3, [pc, #436]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a6c      	ldr	r2, [pc, #432]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a1c:	6013      	str	r3, [r2, #0]
 8006a1e:	e00b      	b.n	8006a38 <HAL_RCC_OscConfig+0xb0>
 8006a20:	4b69      	ldr	r3, [pc, #420]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a68      	ldr	r2, [pc, #416]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a2a:	6013      	str	r3, [r2, #0]
 8006a2c:	4b66      	ldr	r3, [pc, #408]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a65      	ldr	r2, [pc, #404]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d013      	beq.n	8006a68 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a40:	f7fd fa86 	bl	8003f50 <HAL_GetTick>
 8006a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a46:	e008      	b.n	8006a5a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a48:	f7fd fa82 	bl	8003f50 <HAL_GetTick>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	1ad3      	subs	r3, r2, r3
 8006a52:	2b64      	cmp	r3, #100	; 0x64
 8006a54:	d901      	bls.n	8006a5a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006a56:	2303      	movs	r3, #3
 8006a58:	e207      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a5a:	4b5b      	ldr	r3, [pc, #364]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d0f0      	beq.n	8006a48 <HAL_RCC_OscConfig+0xc0>
 8006a66:	e014      	b.n	8006a92 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a68:	f7fd fa72 	bl	8003f50 <HAL_GetTick>
 8006a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a6e:	e008      	b.n	8006a82 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a70:	f7fd fa6e 	bl	8003f50 <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	2b64      	cmp	r3, #100	; 0x64
 8006a7c:	d901      	bls.n	8006a82 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e1f3      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a82:	4b51      	ldr	r3, [pc, #324]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1f0      	bne.n	8006a70 <HAL_RCC_OscConfig+0xe8>
 8006a8e:	e000      	b.n	8006a92 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0302 	and.w	r3, r3, #2
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d063      	beq.n	8006b66 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006a9e:	4b4a      	ldr	r3, [pc, #296]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	f003 030c 	and.w	r3, r3, #12
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00b      	beq.n	8006ac2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006aaa:	4b47      	ldr	r3, [pc, #284]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006ab2:	2b08      	cmp	r3, #8
 8006ab4:	d11c      	bne.n	8006af0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006ab6:	4b44      	ldr	r3, [pc, #272]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d116      	bne.n	8006af0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ac2:	4b41      	ldr	r3, [pc, #260]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f003 0302 	and.w	r3, r3, #2
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d005      	beq.n	8006ada <HAL_RCC_OscConfig+0x152>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d001      	beq.n	8006ada <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e1c7      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ada:	4b3b      	ldr	r3, [pc, #236]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	691b      	ldr	r3, [r3, #16]
 8006ae6:	00db      	lsls	r3, r3, #3
 8006ae8:	4937      	ldr	r1, [pc, #220]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006aea:	4313      	orrs	r3, r2
 8006aec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006aee:	e03a      	b.n	8006b66 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d020      	beq.n	8006b3a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006af8:	4b34      	ldr	r3, [pc, #208]	; (8006bcc <HAL_RCC_OscConfig+0x244>)
 8006afa:	2201      	movs	r2, #1
 8006afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006afe:	f7fd fa27 	bl	8003f50 <HAL_GetTick>
 8006b02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b04:	e008      	b.n	8006b18 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b06:	f7fd fa23 	bl	8003f50 <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d901      	bls.n	8006b18 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006b14:	2303      	movs	r3, #3
 8006b16:	e1a8      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b18:	4b2b      	ldr	r3, [pc, #172]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 0302 	and.w	r3, r3, #2
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d0f0      	beq.n	8006b06 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b24:	4b28      	ldr	r3, [pc, #160]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	00db      	lsls	r3, r3, #3
 8006b32:	4925      	ldr	r1, [pc, #148]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006b34:	4313      	orrs	r3, r2
 8006b36:	600b      	str	r3, [r1, #0]
 8006b38:	e015      	b.n	8006b66 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b3a:	4b24      	ldr	r3, [pc, #144]	; (8006bcc <HAL_RCC_OscConfig+0x244>)
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b40:	f7fd fa06 	bl	8003f50 <HAL_GetTick>
 8006b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b46:	e008      	b.n	8006b5a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b48:	f7fd fa02 	bl	8003f50 <HAL_GetTick>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	1ad3      	subs	r3, r2, r3
 8006b52:	2b02      	cmp	r3, #2
 8006b54:	d901      	bls.n	8006b5a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006b56:	2303      	movs	r3, #3
 8006b58:	e187      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b5a:	4b1b      	ldr	r3, [pc, #108]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 0302 	and.w	r3, r3, #2
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1f0      	bne.n	8006b48 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 0308 	and.w	r3, r3, #8
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d036      	beq.n	8006be0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	695b      	ldr	r3, [r3, #20]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d016      	beq.n	8006ba8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b7a:	4b15      	ldr	r3, [pc, #84]	; (8006bd0 <HAL_RCC_OscConfig+0x248>)
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b80:	f7fd f9e6 	bl	8003f50 <HAL_GetTick>
 8006b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b86:	e008      	b.n	8006b9a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b88:	f7fd f9e2 	bl	8003f50 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d901      	bls.n	8006b9a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	e167      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b9a:	4b0b      	ldr	r3, [pc, #44]	; (8006bc8 <HAL_RCC_OscConfig+0x240>)
 8006b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b9e:	f003 0302 	and.w	r3, r3, #2
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d0f0      	beq.n	8006b88 <HAL_RCC_OscConfig+0x200>
 8006ba6:	e01b      	b.n	8006be0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ba8:	4b09      	ldr	r3, [pc, #36]	; (8006bd0 <HAL_RCC_OscConfig+0x248>)
 8006baa:	2200      	movs	r2, #0
 8006bac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bae:	f7fd f9cf 	bl	8003f50 <HAL_GetTick>
 8006bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bb4:	e00e      	b.n	8006bd4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006bb6:	f7fd f9cb 	bl	8003f50 <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	2b02      	cmp	r3, #2
 8006bc2:	d907      	bls.n	8006bd4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	e150      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
 8006bc8:	40023800 	.word	0x40023800
 8006bcc:	42470000 	.word	0x42470000
 8006bd0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006bd4:	4b88      	ldr	r3, [pc, #544]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006bd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bd8:	f003 0302 	and.w	r3, r3, #2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d1ea      	bne.n	8006bb6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0304 	and.w	r3, r3, #4
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f000 8097 	beq.w	8006d1c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006bf2:	4b81      	ldr	r3, [pc, #516]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d10f      	bne.n	8006c1e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bfe:	2300      	movs	r3, #0
 8006c00:	60bb      	str	r3, [r7, #8]
 8006c02:	4b7d      	ldr	r3, [pc, #500]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c06:	4a7c      	ldr	r2, [pc, #496]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8006c0e:	4b7a      	ldr	r3, [pc, #488]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c16:	60bb      	str	r3, [r7, #8]
 8006c18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c1e:	4b77      	ldr	r3, [pc, #476]	; (8006dfc <HAL_RCC_OscConfig+0x474>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d118      	bne.n	8006c5c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c2a:	4b74      	ldr	r3, [pc, #464]	; (8006dfc <HAL_RCC_OscConfig+0x474>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a73      	ldr	r2, [pc, #460]	; (8006dfc <HAL_RCC_OscConfig+0x474>)
 8006c30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c34:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c36:	f7fd f98b 	bl	8003f50 <HAL_GetTick>
 8006c3a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c3c:	e008      	b.n	8006c50 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c3e:	f7fd f987 	bl	8003f50 <HAL_GetTick>
 8006c42:	4602      	mov	r2, r0
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d901      	bls.n	8006c50 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e10c      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c50:	4b6a      	ldr	r3, [pc, #424]	; (8006dfc <HAL_RCC_OscConfig+0x474>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d0f0      	beq.n	8006c3e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d106      	bne.n	8006c72 <HAL_RCC_OscConfig+0x2ea>
 8006c64:	4b64      	ldr	r3, [pc, #400]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c68:	4a63      	ldr	r2, [pc, #396]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c6a:	f043 0301 	orr.w	r3, r3, #1
 8006c6e:	6713      	str	r3, [r2, #112]	; 0x70
 8006c70:	e01c      	b.n	8006cac <HAL_RCC_OscConfig+0x324>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	2b05      	cmp	r3, #5
 8006c78:	d10c      	bne.n	8006c94 <HAL_RCC_OscConfig+0x30c>
 8006c7a:	4b5f      	ldr	r3, [pc, #380]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c7e:	4a5e      	ldr	r2, [pc, #376]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c80:	f043 0304 	orr.w	r3, r3, #4
 8006c84:	6713      	str	r3, [r2, #112]	; 0x70
 8006c86:	4b5c      	ldr	r3, [pc, #368]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c8a:	4a5b      	ldr	r2, [pc, #364]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c8c:	f043 0301 	orr.w	r3, r3, #1
 8006c90:	6713      	str	r3, [r2, #112]	; 0x70
 8006c92:	e00b      	b.n	8006cac <HAL_RCC_OscConfig+0x324>
 8006c94:	4b58      	ldr	r3, [pc, #352]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c98:	4a57      	ldr	r2, [pc, #348]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006c9a:	f023 0301 	bic.w	r3, r3, #1
 8006c9e:	6713      	str	r3, [r2, #112]	; 0x70
 8006ca0:	4b55      	ldr	r3, [pc, #340]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006ca2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ca4:	4a54      	ldr	r2, [pc, #336]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006ca6:	f023 0304 	bic.w	r3, r3, #4
 8006caa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d015      	beq.n	8006ce0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cb4:	f7fd f94c 	bl	8003f50 <HAL_GetTick>
 8006cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cba:	e00a      	b.n	8006cd2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006cbc:	f7fd f948 	bl	8003f50 <HAL_GetTick>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	1ad3      	subs	r3, r2, r3
 8006cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d901      	bls.n	8006cd2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006cce:	2303      	movs	r3, #3
 8006cd0:	e0cb      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cd2:	4b49      	ldr	r3, [pc, #292]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006cd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cd6:	f003 0302 	and.w	r3, r3, #2
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d0ee      	beq.n	8006cbc <HAL_RCC_OscConfig+0x334>
 8006cde:	e014      	b.n	8006d0a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ce0:	f7fd f936 	bl	8003f50 <HAL_GetTick>
 8006ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ce6:	e00a      	b.n	8006cfe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ce8:	f7fd f932 	bl	8003f50 <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d901      	bls.n	8006cfe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006cfa:	2303      	movs	r3, #3
 8006cfc:	e0b5      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cfe:	4b3e      	ldr	r3, [pc, #248]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d1ee      	bne.n	8006ce8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d0a:	7dfb      	ldrb	r3, [r7, #23]
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d105      	bne.n	8006d1c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d10:	4b39      	ldr	r3, [pc, #228]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d14:	4a38      	ldr	r2, [pc, #224]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006d16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d1a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	699b      	ldr	r3, [r3, #24]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 80a1 	beq.w	8006e68 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d26:	4b34      	ldr	r3, [pc, #208]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	f003 030c 	and.w	r3, r3, #12
 8006d2e:	2b08      	cmp	r3, #8
 8006d30:	d05c      	beq.n	8006dec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	699b      	ldr	r3, [r3, #24]
 8006d36:	2b02      	cmp	r3, #2
 8006d38:	d141      	bne.n	8006dbe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d3a:	4b31      	ldr	r3, [pc, #196]	; (8006e00 <HAL_RCC_OscConfig+0x478>)
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d40:	f7fd f906 	bl	8003f50 <HAL_GetTick>
 8006d44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d46:	e008      	b.n	8006d5a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d48:	f7fd f902 	bl	8003f50 <HAL_GetTick>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	1ad3      	subs	r3, r2, r3
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d901      	bls.n	8006d5a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e087      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d5a:	4b27      	ldr	r3, [pc, #156]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1f0      	bne.n	8006d48 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	69da      	ldr	r2, [r3, #28]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	431a      	orrs	r2, r3
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d74:	019b      	lsls	r3, r3, #6
 8006d76:	431a      	orrs	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d7c:	085b      	lsrs	r3, r3, #1
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	041b      	lsls	r3, r3, #16
 8006d82:	431a      	orrs	r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d88:	061b      	lsls	r3, r3, #24
 8006d8a:	491b      	ldr	r1, [pc, #108]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d90:	4b1b      	ldr	r3, [pc, #108]	; (8006e00 <HAL_RCC_OscConfig+0x478>)
 8006d92:	2201      	movs	r2, #1
 8006d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d96:	f7fd f8db 	bl	8003f50 <HAL_GetTick>
 8006d9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d9c:	e008      	b.n	8006db0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d9e:	f7fd f8d7 	bl	8003f50 <HAL_GetTick>
 8006da2:	4602      	mov	r2, r0
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	1ad3      	subs	r3, r2, r3
 8006da8:	2b02      	cmp	r3, #2
 8006daa:	d901      	bls.n	8006db0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006dac:	2303      	movs	r3, #3
 8006dae:	e05c      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006db0:	4b11      	ldr	r3, [pc, #68]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d0f0      	beq.n	8006d9e <HAL_RCC_OscConfig+0x416>
 8006dbc:	e054      	b.n	8006e68 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dbe:	4b10      	ldr	r3, [pc, #64]	; (8006e00 <HAL_RCC_OscConfig+0x478>)
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dc4:	f7fd f8c4 	bl	8003f50 <HAL_GetTick>
 8006dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dca:	e008      	b.n	8006dde <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006dcc:	f7fd f8c0 	bl	8003f50 <HAL_GetTick>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	2b02      	cmp	r3, #2
 8006dd8:	d901      	bls.n	8006dde <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e045      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dde:	4b06      	ldr	r3, [pc, #24]	; (8006df8 <HAL_RCC_OscConfig+0x470>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d1f0      	bne.n	8006dcc <HAL_RCC_OscConfig+0x444>
 8006dea:	e03d      	b.n	8006e68 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d107      	bne.n	8006e04 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e038      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
 8006df8:	40023800 	.word	0x40023800
 8006dfc:	40007000 	.word	0x40007000
 8006e00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006e04:	4b1b      	ldr	r3, [pc, #108]	; (8006e74 <HAL_RCC_OscConfig+0x4ec>)
 8006e06:	685b      	ldr	r3, [r3, #4]
 8006e08:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d028      	beq.n	8006e64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d121      	bne.n	8006e64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d11a      	bne.n	8006e64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006e34:	4013      	ands	r3, r2
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006e3a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d111      	bne.n	8006e64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4a:	085b      	lsrs	r3, r3, #1
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e50:	429a      	cmp	r2, r3
 8006e52:	d107      	bne.n	8006e64 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e5e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d001      	beq.n	8006e68 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e000      	b.n	8006e6a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3718      	adds	r7, #24
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	40023800 	.word	0x40023800

08006e78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b084      	sub	sp, #16
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d101      	bne.n	8006e8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e0cc      	b.n	8007026 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006e8c:	4b68      	ldr	r3, [pc, #416]	; (8007030 <HAL_RCC_ClockConfig+0x1b8>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0307 	and.w	r3, r3, #7
 8006e94:	683a      	ldr	r2, [r7, #0]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d90c      	bls.n	8006eb4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e9a:	4b65      	ldr	r3, [pc, #404]	; (8007030 <HAL_RCC_ClockConfig+0x1b8>)
 8006e9c:	683a      	ldr	r2, [r7, #0]
 8006e9e:	b2d2      	uxtb	r2, r2
 8006ea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ea2:	4b63      	ldr	r3, [pc, #396]	; (8007030 <HAL_RCC_ClockConfig+0x1b8>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f003 0307 	and.w	r3, r3, #7
 8006eaa:	683a      	ldr	r2, [r7, #0]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d001      	beq.n	8006eb4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e0b8      	b.n	8007026 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f003 0302 	and.w	r3, r3, #2
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d020      	beq.n	8006f02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f003 0304 	and.w	r3, r3, #4
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d005      	beq.n	8006ed8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ecc:	4b59      	ldr	r3, [pc, #356]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	4a58      	ldr	r2, [pc, #352]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006ed2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006ed6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 0308 	and.w	r3, r3, #8
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d005      	beq.n	8006ef0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ee4:	4b53      	ldr	r3, [pc, #332]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	4a52      	ldr	r2, [pc, #328]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006eea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006eee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ef0:	4b50      	ldr	r3, [pc, #320]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	689b      	ldr	r3, [r3, #8]
 8006efc:	494d      	ldr	r1, [pc, #308]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006efe:	4313      	orrs	r3, r2
 8006f00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 0301 	and.w	r3, r3, #1
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d044      	beq.n	8006f98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d107      	bne.n	8006f26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f16:	4b47      	ldr	r3, [pc, #284]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d119      	bne.n	8006f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e07f      	b.n	8007026 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d003      	beq.n	8006f36 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f32:	2b03      	cmp	r3, #3
 8006f34:	d107      	bne.n	8006f46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f36:	4b3f      	ldr	r3, [pc, #252]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d109      	bne.n	8006f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e06f      	b.n	8007026 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f46:	4b3b      	ldr	r3, [pc, #236]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0302 	and.w	r3, r3, #2
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d101      	bne.n	8006f56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	e067      	b.n	8007026 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f56:	4b37      	ldr	r3, [pc, #220]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	f023 0203 	bic.w	r2, r3, #3
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	4934      	ldr	r1, [pc, #208]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006f64:	4313      	orrs	r3, r2
 8006f66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f68:	f7fc fff2 	bl	8003f50 <HAL_GetTick>
 8006f6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f6e:	e00a      	b.n	8006f86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f70:	f7fc ffee 	bl	8003f50 <HAL_GetTick>
 8006f74:	4602      	mov	r2, r0
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d901      	bls.n	8006f86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e04f      	b.n	8007026 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f86:	4b2b      	ldr	r3, [pc, #172]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	f003 020c 	and.w	r2, r3, #12
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d1eb      	bne.n	8006f70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006f98:	4b25      	ldr	r3, [pc, #148]	; (8007030 <HAL_RCC_ClockConfig+0x1b8>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0307 	and.w	r3, r3, #7
 8006fa0:	683a      	ldr	r2, [r7, #0]
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d20c      	bcs.n	8006fc0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fa6:	4b22      	ldr	r3, [pc, #136]	; (8007030 <HAL_RCC_ClockConfig+0x1b8>)
 8006fa8:	683a      	ldr	r2, [r7, #0]
 8006faa:	b2d2      	uxtb	r2, r2
 8006fac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fae:	4b20      	ldr	r3, [pc, #128]	; (8007030 <HAL_RCC_ClockConfig+0x1b8>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 0307 	and.w	r3, r3, #7
 8006fb6:	683a      	ldr	r2, [r7, #0]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d001      	beq.n	8006fc0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	e032      	b.n	8007026 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0304 	and.w	r3, r3, #4
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d008      	beq.n	8006fde <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006fcc:	4b19      	ldr	r3, [pc, #100]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	4916      	ldr	r1, [pc, #88]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 0308 	and.w	r3, r3, #8
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d009      	beq.n	8006ffe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006fea:	4b12      	ldr	r3, [pc, #72]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	691b      	ldr	r3, [r3, #16]
 8006ff6:	00db      	lsls	r3, r3, #3
 8006ff8:	490e      	ldr	r1, [pc, #56]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ffe:	f000 f821 	bl	8007044 <HAL_RCC_GetSysClockFreq>
 8007002:	4602      	mov	r2, r0
 8007004:	4b0b      	ldr	r3, [pc, #44]	; (8007034 <HAL_RCC_ClockConfig+0x1bc>)
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	091b      	lsrs	r3, r3, #4
 800700a:	f003 030f 	and.w	r3, r3, #15
 800700e:	490a      	ldr	r1, [pc, #40]	; (8007038 <HAL_RCC_ClockConfig+0x1c0>)
 8007010:	5ccb      	ldrb	r3, [r1, r3]
 8007012:	fa22 f303 	lsr.w	r3, r2, r3
 8007016:	4a09      	ldr	r2, [pc, #36]	; (800703c <HAL_RCC_ClockConfig+0x1c4>)
 8007018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800701a:	4b09      	ldr	r3, [pc, #36]	; (8007040 <HAL_RCC_ClockConfig+0x1c8>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4618      	mov	r0, r3
 8007020:	f7fc fe40 	bl	8003ca4 <HAL_InitTick>

  return HAL_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	3710      	adds	r7, #16
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	40023c00 	.word	0x40023c00
 8007034:	40023800 	.word	0x40023800
 8007038:	08010ff8 	.word	0x08010ff8
 800703c:	2000059c 	.word	0x2000059c
 8007040:	200005a0 	.word	0x200005a0

08007044 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007044:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007048:	b094      	sub	sp, #80	; 0x50
 800704a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800704c:	2300      	movs	r3, #0
 800704e:	647b      	str	r3, [r7, #68]	; 0x44
 8007050:	2300      	movs	r3, #0
 8007052:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007054:	2300      	movs	r3, #0
 8007056:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007058:	2300      	movs	r3, #0
 800705a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800705c:	4b79      	ldr	r3, [pc, #484]	; (8007244 <HAL_RCC_GetSysClockFreq+0x200>)
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f003 030c 	and.w	r3, r3, #12
 8007064:	2b08      	cmp	r3, #8
 8007066:	d00d      	beq.n	8007084 <HAL_RCC_GetSysClockFreq+0x40>
 8007068:	2b08      	cmp	r3, #8
 800706a:	f200 80e1 	bhi.w	8007230 <HAL_RCC_GetSysClockFreq+0x1ec>
 800706e:	2b00      	cmp	r3, #0
 8007070:	d002      	beq.n	8007078 <HAL_RCC_GetSysClockFreq+0x34>
 8007072:	2b04      	cmp	r3, #4
 8007074:	d003      	beq.n	800707e <HAL_RCC_GetSysClockFreq+0x3a>
 8007076:	e0db      	b.n	8007230 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007078:	4b73      	ldr	r3, [pc, #460]	; (8007248 <HAL_RCC_GetSysClockFreq+0x204>)
 800707a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800707c:	e0db      	b.n	8007236 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800707e:	4b72      	ldr	r3, [pc, #456]	; (8007248 <HAL_RCC_GetSysClockFreq+0x204>)
 8007080:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007082:	e0d8      	b.n	8007236 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007084:	4b6f      	ldr	r3, [pc, #444]	; (8007244 <HAL_RCC_GetSysClockFreq+0x200>)
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800708c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800708e:	4b6d      	ldr	r3, [pc, #436]	; (8007244 <HAL_RCC_GetSysClockFreq+0x200>)
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007096:	2b00      	cmp	r3, #0
 8007098:	d063      	beq.n	8007162 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800709a:	4b6a      	ldr	r3, [pc, #424]	; (8007244 <HAL_RCC_GetSysClockFreq+0x200>)
 800709c:	685b      	ldr	r3, [r3, #4]
 800709e:	099b      	lsrs	r3, r3, #6
 80070a0:	2200      	movs	r2, #0
 80070a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80070a4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80070a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ac:	633b      	str	r3, [r7, #48]	; 0x30
 80070ae:	2300      	movs	r3, #0
 80070b0:	637b      	str	r3, [r7, #52]	; 0x34
 80070b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80070b6:	4622      	mov	r2, r4
 80070b8:	462b      	mov	r3, r5
 80070ba:	f04f 0000 	mov.w	r0, #0
 80070be:	f04f 0100 	mov.w	r1, #0
 80070c2:	0159      	lsls	r1, r3, #5
 80070c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80070c8:	0150      	lsls	r0, r2, #5
 80070ca:	4602      	mov	r2, r0
 80070cc:	460b      	mov	r3, r1
 80070ce:	4621      	mov	r1, r4
 80070d0:	1a51      	subs	r1, r2, r1
 80070d2:	6139      	str	r1, [r7, #16]
 80070d4:	4629      	mov	r1, r5
 80070d6:	eb63 0301 	sbc.w	r3, r3, r1
 80070da:	617b      	str	r3, [r7, #20]
 80070dc:	f04f 0200 	mov.w	r2, #0
 80070e0:	f04f 0300 	mov.w	r3, #0
 80070e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80070e8:	4659      	mov	r1, fp
 80070ea:	018b      	lsls	r3, r1, #6
 80070ec:	4651      	mov	r1, sl
 80070ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80070f2:	4651      	mov	r1, sl
 80070f4:	018a      	lsls	r2, r1, #6
 80070f6:	4651      	mov	r1, sl
 80070f8:	ebb2 0801 	subs.w	r8, r2, r1
 80070fc:	4659      	mov	r1, fp
 80070fe:	eb63 0901 	sbc.w	r9, r3, r1
 8007102:	f04f 0200 	mov.w	r2, #0
 8007106:	f04f 0300 	mov.w	r3, #0
 800710a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800710e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007112:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007116:	4690      	mov	r8, r2
 8007118:	4699      	mov	r9, r3
 800711a:	4623      	mov	r3, r4
 800711c:	eb18 0303 	adds.w	r3, r8, r3
 8007120:	60bb      	str	r3, [r7, #8]
 8007122:	462b      	mov	r3, r5
 8007124:	eb49 0303 	adc.w	r3, r9, r3
 8007128:	60fb      	str	r3, [r7, #12]
 800712a:	f04f 0200 	mov.w	r2, #0
 800712e:	f04f 0300 	mov.w	r3, #0
 8007132:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007136:	4629      	mov	r1, r5
 8007138:	028b      	lsls	r3, r1, #10
 800713a:	4621      	mov	r1, r4
 800713c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007140:	4621      	mov	r1, r4
 8007142:	028a      	lsls	r2, r1, #10
 8007144:	4610      	mov	r0, r2
 8007146:	4619      	mov	r1, r3
 8007148:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800714a:	2200      	movs	r2, #0
 800714c:	62bb      	str	r3, [r7, #40]	; 0x28
 800714e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007150:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007154:	f7f9 fba2 	bl	800089c <__aeabi_uldivmod>
 8007158:	4602      	mov	r2, r0
 800715a:	460b      	mov	r3, r1
 800715c:	4613      	mov	r3, r2
 800715e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007160:	e058      	b.n	8007214 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007162:	4b38      	ldr	r3, [pc, #224]	; (8007244 <HAL_RCC_GetSysClockFreq+0x200>)
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	099b      	lsrs	r3, r3, #6
 8007168:	2200      	movs	r2, #0
 800716a:	4618      	mov	r0, r3
 800716c:	4611      	mov	r1, r2
 800716e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007172:	623b      	str	r3, [r7, #32]
 8007174:	2300      	movs	r3, #0
 8007176:	627b      	str	r3, [r7, #36]	; 0x24
 8007178:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800717c:	4642      	mov	r2, r8
 800717e:	464b      	mov	r3, r9
 8007180:	f04f 0000 	mov.w	r0, #0
 8007184:	f04f 0100 	mov.w	r1, #0
 8007188:	0159      	lsls	r1, r3, #5
 800718a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800718e:	0150      	lsls	r0, r2, #5
 8007190:	4602      	mov	r2, r0
 8007192:	460b      	mov	r3, r1
 8007194:	4641      	mov	r1, r8
 8007196:	ebb2 0a01 	subs.w	sl, r2, r1
 800719a:	4649      	mov	r1, r9
 800719c:	eb63 0b01 	sbc.w	fp, r3, r1
 80071a0:	f04f 0200 	mov.w	r2, #0
 80071a4:	f04f 0300 	mov.w	r3, #0
 80071a8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80071ac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80071b0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80071b4:	ebb2 040a 	subs.w	r4, r2, sl
 80071b8:	eb63 050b 	sbc.w	r5, r3, fp
 80071bc:	f04f 0200 	mov.w	r2, #0
 80071c0:	f04f 0300 	mov.w	r3, #0
 80071c4:	00eb      	lsls	r3, r5, #3
 80071c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80071ca:	00e2      	lsls	r2, r4, #3
 80071cc:	4614      	mov	r4, r2
 80071ce:	461d      	mov	r5, r3
 80071d0:	4643      	mov	r3, r8
 80071d2:	18e3      	adds	r3, r4, r3
 80071d4:	603b      	str	r3, [r7, #0]
 80071d6:	464b      	mov	r3, r9
 80071d8:	eb45 0303 	adc.w	r3, r5, r3
 80071dc:	607b      	str	r3, [r7, #4]
 80071de:	f04f 0200 	mov.w	r2, #0
 80071e2:	f04f 0300 	mov.w	r3, #0
 80071e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80071ea:	4629      	mov	r1, r5
 80071ec:	028b      	lsls	r3, r1, #10
 80071ee:	4621      	mov	r1, r4
 80071f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80071f4:	4621      	mov	r1, r4
 80071f6:	028a      	lsls	r2, r1, #10
 80071f8:	4610      	mov	r0, r2
 80071fa:	4619      	mov	r1, r3
 80071fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071fe:	2200      	movs	r2, #0
 8007200:	61bb      	str	r3, [r7, #24]
 8007202:	61fa      	str	r2, [r7, #28]
 8007204:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007208:	f7f9 fb48 	bl	800089c <__aeabi_uldivmod>
 800720c:	4602      	mov	r2, r0
 800720e:	460b      	mov	r3, r1
 8007210:	4613      	mov	r3, r2
 8007212:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007214:	4b0b      	ldr	r3, [pc, #44]	; (8007244 <HAL_RCC_GetSysClockFreq+0x200>)
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	0c1b      	lsrs	r3, r3, #16
 800721a:	f003 0303 	and.w	r3, r3, #3
 800721e:	3301      	adds	r3, #1
 8007220:	005b      	lsls	r3, r3, #1
 8007222:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007224:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007228:	fbb2 f3f3 	udiv	r3, r2, r3
 800722c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800722e:	e002      	b.n	8007236 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007230:	4b05      	ldr	r3, [pc, #20]	; (8007248 <HAL_RCC_GetSysClockFreq+0x204>)
 8007232:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007234:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007236:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007238:	4618      	mov	r0, r3
 800723a:	3750      	adds	r7, #80	; 0x50
 800723c:	46bd      	mov	sp, r7
 800723e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007242:	bf00      	nop
 8007244:	40023800 	.word	0x40023800
 8007248:	00f42400 	.word	0x00f42400

0800724c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800724c:	b480      	push	{r7}
 800724e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007250:	4b03      	ldr	r3, [pc, #12]	; (8007260 <HAL_RCC_GetHCLKFreq+0x14>)
 8007252:	681b      	ldr	r3, [r3, #0]
}
 8007254:	4618      	mov	r0, r3
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
 800725e:	bf00      	nop
 8007260:	2000059c 	.word	0x2000059c

08007264 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007268:	f7ff fff0 	bl	800724c <HAL_RCC_GetHCLKFreq>
 800726c:	4602      	mov	r2, r0
 800726e:	4b05      	ldr	r3, [pc, #20]	; (8007284 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	0a9b      	lsrs	r3, r3, #10
 8007274:	f003 0307 	and.w	r3, r3, #7
 8007278:	4903      	ldr	r1, [pc, #12]	; (8007288 <HAL_RCC_GetPCLK1Freq+0x24>)
 800727a:	5ccb      	ldrb	r3, [r1, r3]
 800727c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007280:	4618      	mov	r0, r3
 8007282:	bd80      	pop	{r7, pc}
 8007284:	40023800 	.word	0x40023800
 8007288:	08011008 	.word	0x08011008

0800728c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	220f      	movs	r2, #15
 800729a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800729c:	4b12      	ldr	r3, [pc, #72]	; (80072e8 <HAL_RCC_GetClockConfig+0x5c>)
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	f003 0203 	and.w	r2, r3, #3
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80072a8:	4b0f      	ldr	r3, [pc, #60]	; (80072e8 <HAL_RCC_GetClockConfig+0x5c>)
 80072aa:	689b      	ldr	r3, [r3, #8]
 80072ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80072b4:	4b0c      	ldr	r3, [pc, #48]	; (80072e8 <HAL_RCC_GetClockConfig+0x5c>)
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80072c0:	4b09      	ldr	r3, [pc, #36]	; (80072e8 <HAL_RCC_GetClockConfig+0x5c>)
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	08db      	lsrs	r3, r3, #3
 80072c6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80072ce:	4b07      	ldr	r3, [pc, #28]	; (80072ec <HAL_RCC_GetClockConfig+0x60>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 0207 	and.w	r2, r3, #7
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	601a      	str	r2, [r3, #0]
}
 80072da:	bf00      	nop
 80072dc:	370c      	adds	r7, #12
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	40023800 	.word	0x40023800
 80072ec:	40023c00 	.word	0x40023c00

080072f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d101      	bne.n	8007302 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80072fe:	2301      	movs	r3, #1
 8007300:	e07b      	b.n	80073fa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007306:	2b00      	cmp	r3, #0
 8007308:	d108      	bne.n	800731c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007312:	d009      	beq.n	8007328 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	61da      	str	r2, [r3, #28]
 800731a:	e005      	b.n	8007328 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b00      	cmp	r3, #0
 8007338:	d106      	bne.n	8007348 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f7fc fbc2 	bl	8003acc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2202      	movs	r2, #2
 800734c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800735e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007370:	431a      	orrs	r2, r3
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800737a:	431a      	orrs	r2, r3
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	f003 0302 	and.w	r3, r3, #2
 8007384:	431a      	orrs	r2, r3
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	695b      	ldr	r3, [r3, #20]
 800738a:	f003 0301 	and.w	r3, r3, #1
 800738e:	431a      	orrs	r2, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	699b      	ldr	r3, [r3, #24]
 8007394:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007398:	431a      	orrs	r2, r3
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80073a2:	431a      	orrs	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6a1b      	ldr	r3, [r3, #32]
 80073a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073ac:	ea42 0103 	orr.w	r1, r2, r3
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	430a      	orrs	r2, r1
 80073be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	0c1b      	lsrs	r3, r3, #16
 80073c6:	f003 0104 	and.w	r1, r3, #4
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ce:	f003 0210 	and.w	r2, r3, #16
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	69da      	ldr	r2, [r3, #28]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80073e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2201      	movs	r2, #1
 80073f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3708      	adds	r7, #8
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}

08007402 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007402:	b580      	push	{r7, lr}
 8007404:	b088      	sub	sp, #32
 8007406:	af00      	add	r7, sp, #0
 8007408:	60f8      	str	r0, [r7, #12]
 800740a:	60b9      	str	r1, [r7, #8]
 800740c:	603b      	str	r3, [r7, #0]
 800740e:	4613      	mov	r3, r2
 8007410:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007412:	2300      	movs	r3, #0
 8007414:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800741c:	2b01      	cmp	r3, #1
 800741e:	d101      	bne.n	8007424 <HAL_SPI_Transmit+0x22>
 8007420:	2302      	movs	r3, #2
 8007422:	e126      	b.n	8007672 <HAL_SPI_Transmit+0x270>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800742c:	f7fc fd90 	bl	8003f50 <HAL_GetTick>
 8007430:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007432:	88fb      	ldrh	r3, [r7, #6]
 8007434:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800743c:	b2db      	uxtb	r3, r3
 800743e:	2b01      	cmp	r3, #1
 8007440:	d002      	beq.n	8007448 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007442:	2302      	movs	r3, #2
 8007444:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007446:	e10b      	b.n	8007660 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d002      	beq.n	8007454 <HAL_SPI_Transmit+0x52>
 800744e:	88fb      	ldrh	r3, [r7, #6]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d102      	bne.n	800745a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007458:	e102      	b.n	8007660 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2203      	movs	r2, #3
 800745e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2200      	movs	r2, #0
 8007466:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	88fa      	ldrh	r2, [r7, #6]
 8007472:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	88fa      	ldrh	r2, [r7, #6]
 8007478:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2200      	movs	r2, #0
 800747e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074a0:	d10f      	bne.n	80074c2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074cc:	2b40      	cmp	r3, #64	; 0x40
 80074ce:	d007      	beq.n	80074e0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074e8:	d14b      	bne.n	8007582 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d002      	beq.n	80074f8 <HAL_SPI_Transmit+0xf6>
 80074f2:	8afb      	ldrh	r3, [r7, #22]
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d13e      	bne.n	8007576 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074fc:	881a      	ldrh	r2, [r3, #0]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007508:	1c9a      	adds	r2, r3, #2
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007512:	b29b      	uxth	r3, r3
 8007514:	3b01      	subs	r3, #1
 8007516:	b29a      	uxth	r2, r3
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800751c:	e02b      	b.n	8007576 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	f003 0302 	and.w	r3, r3, #2
 8007528:	2b02      	cmp	r3, #2
 800752a:	d112      	bne.n	8007552 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007530:	881a      	ldrh	r2, [r3, #0]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800753c:	1c9a      	adds	r2, r3, #2
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007546:	b29b      	uxth	r3, r3
 8007548:	3b01      	subs	r3, #1
 800754a:	b29a      	uxth	r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007550:	e011      	b.n	8007576 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007552:	f7fc fcfd 	bl	8003f50 <HAL_GetTick>
 8007556:	4602      	mov	r2, r0
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	1ad3      	subs	r3, r2, r3
 800755c:	683a      	ldr	r2, [r7, #0]
 800755e:	429a      	cmp	r2, r3
 8007560:	d803      	bhi.n	800756a <HAL_SPI_Transmit+0x168>
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007568:	d102      	bne.n	8007570 <HAL_SPI_Transmit+0x16e>
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d102      	bne.n	8007576 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007570:	2303      	movs	r3, #3
 8007572:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007574:	e074      	b.n	8007660 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800757a:	b29b      	uxth	r3, r3
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1ce      	bne.n	800751e <HAL_SPI_Transmit+0x11c>
 8007580:	e04c      	b.n	800761c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d002      	beq.n	8007590 <HAL_SPI_Transmit+0x18e>
 800758a:	8afb      	ldrh	r3, [r7, #22]
 800758c:	2b01      	cmp	r3, #1
 800758e:	d140      	bne.n	8007612 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	330c      	adds	r3, #12
 800759a:	7812      	ldrb	r2, [r2, #0]
 800759c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075a2:	1c5a      	adds	r2, r3, #1
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	3b01      	subs	r3, #1
 80075b0:	b29a      	uxth	r2, r3
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80075b6:	e02c      	b.n	8007612 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d113      	bne.n	80075ee <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	330c      	adds	r3, #12
 80075d0:	7812      	ldrb	r2, [r2, #0]
 80075d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075d8:	1c5a      	adds	r2, r3, #1
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	3b01      	subs	r3, #1
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	86da      	strh	r2, [r3, #54]	; 0x36
 80075ec:	e011      	b.n	8007612 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075ee:	f7fc fcaf 	bl	8003f50 <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	683a      	ldr	r2, [r7, #0]
 80075fa:	429a      	cmp	r2, r3
 80075fc:	d803      	bhi.n	8007606 <HAL_SPI_Transmit+0x204>
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007604:	d102      	bne.n	800760c <HAL_SPI_Transmit+0x20a>
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d102      	bne.n	8007612 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007610:	e026      	b.n	8007660 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007616:	b29b      	uxth	r3, r3
 8007618:	2b00      	cmp	r3, #0
 800761a:	d1cd      	bne.n	80075b8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800761c:	69ba      	ldr	r2, [r7, #24]
 800761e:	6839      	ldr	r1, [r7, #0]
 8007620:	68f8      	ldr	r0, [r7, #12]
 8007622:	f000 fa55 	bl	8007ad0 <SPI_EndRxTxTransaction>
 8007626:	4603      	mov	r3, r0
 8007628:	2b00      	cmp	r3, #0
 800762a:	d002      	beq.n	8007632 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2220      	movs	r2, #32
 8007630:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10a      	bne.n	8007650 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800763a:	2300      	movs	r3, #0
 800763c:	613b      	str	r3, [r7, #16]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	613b      	str	r3, [r7, #16]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	613b      	str	r3, [r7, #16]
 800764e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007654:	2b00      	cmp	r3, #0
 8007656:	d002      	beq.n	800765e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007658:	2301      	movs	r3, #1
 800765a:	77fb      	strb	r3, [r7, #31]
 800765c:	e000      	b.n	8007660 <HAL_SPI_Transmit+0x25e>
  }

error:
 800765e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2201      	movs	r2, #1
 8007664:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2200      	movs	r2, #0
 800766c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007670:	7ffb      	ldrb	r3, [r7, #31]
}
 8007672:	4618      	mov	r0, r3
 8007674:	3720      	adds	r7, #32
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}

0800767a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800767a:	b580      	push	{r7, lr}
 800767c:	b08c      	sub	sp, #48	; 0x30
 800767e:	af00      	add	r7, sp, #0
 8007680:	60f8      	str	r0, [r7, #12]
 8007682:	60b9      	str	r1, [r7, #8]
 8007684:	607a      	str	r2, [r7, #4]
 8007686:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007688:	2301      	movs	r3, #1
 800768a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800768c:	2300      	movs	r3, #0
 800768e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007698:	2b01      	cmp	r3, #1
 800769a:	d101      	bne.n	80076a0 <HAL_SPI_TransmitReceive+0x26>
 800769c:	2302      	movs	r3, #2
 800769e:	e18a      	b.n	80079b6 <HAL_SPI_TransmitReceive+0x33c>
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80076a8:	f7fc fc52 	bl	8003f50 <HAL_GetTick>
 80076ac:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	685b      	ldr	r3, [r3, #4]
 80076bc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80076be:	887b      	ldrh	r3, [r7, #2]
 80076c0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80076c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d00f      	beq.n	80076ea <HAL_SPI_TransmitReceive+0x70>
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076d0:	d107      	bne.n	80076e2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d103      	bne.n	80076e2 <HAL_SPI_TransmitReceive+0x68>
 80076da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80076de:	2b04      	cmp	r3, #4
 80076e0:	d003      	beq.n	80076ea <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80076e2:	2302      	movs	r3, #2
 80076e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80076e8:	e15b      	b.n	80079a2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d005      	beq.n	80076fc <HAL_SPI_TransmitReceive+0x82>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d002      	beq.n	80076fc <HAL_SPI_TransmitReceive+0x82>
 80076f6:	887b      	ldrh	r3, [r7, #2]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d103      	bne.n	8007704 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007702:	e14e      	b.n	80079a2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b04      	cmp	r3, #4
 800770e:	d003      	beq.n	8007718 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2205      	movs	r2, #5
 8007714:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	687a      	ldr	r2, [r7, #4]
 8007722:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	887a      	ldrh	r2, [r7, #2]
 8007728:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	887a      	ldrh	r2, [r7, #2]
 800772e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	68ba      	ldr	r2, [r7, #8]
 8007734:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	887a      	ldrh	r2, [r7, #2]
 800773a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	887a      	ldrh	r2, [r7, #2]
 8007740:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2200      	movs	r2, #0
 8007746:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2200      	movs	r2, #0
 800774c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007758:	2b40      	cmp	r3, #64	; 0x40
 800775a:	d007      	beq.n	800776c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800776a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007774:	d178      	bne.n	8007868 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d002      	beq.n	8007784 <HAL_SPI_TransmitReceive+0x10a>
 800777e:	8b7b      	ldrh	r3, [r7, #26]
 8007780:	2b01      	cmp	r3, #1
 8007782:	d166      	bne.n	8007852 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007788:	881a      	ldrh	r2, [r3, #0]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007794:	1c9a      	adds	r2, r3, #2
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800779e:	b29b      	uxth	r3, r3
 80077a0:	3b01      	subs	r3, #1
 80077a2:	b29a      	uxth	r2, r3
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077a8:	e053      	b.n	8007852 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	689b      	ldr	r3, [r3, #8]
 80077b0:	f003 0302 	and.w	r3, r3, #2
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	d11b      	bne.n	80077f0 <HAL_SPI_TransmitReceive+0x176>
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077bc:	b29b      	uxth	r3, r3
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d016      	beq.n	80077f0 <HAL_SPI_TransmitReceive+0x176>
 80077c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d113      	bne.n	80077f0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077cc:	881a      	ldrh	r2, [r3, #0]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d8:	1c9a      	adds	r2, r3, #2
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	3b01      	subs	r3, #1
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80077ec:	2300      	movs	r3, #0
 80077ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	f003 0301 	and.w	r3, r3, #1
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d119      	bne.n	8007832 <HAL_SPI_TransmitReceive+0x1b8>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007802:	b29b      	uxth	r3, r3
 8007804:	2b00      	cmp	r3, #0
 8007806:	d014      	beq.n	8007832 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68da      	ldr	r2, [r3, #12]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007812:	b292      	uxth	r2, r2
 8007814:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800781a:	1c9a      	adds	r2, r3, #2
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007824:	b29b      	uxth	r3, r3
 8007826:	3b01      	subs	r3, #1
 8007828:	b29a      	uxth	r2, r3
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800782e:	2301      	movs	r3, #1
 8007830:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007832:	f7fc fb8d 	bl	8003f50 <HAL_GetTick>
 8007836:	4602      	mov	r2, r0
 8007838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783a:	1ad3      	subs	r3, r2, r3
 800783c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800783e:	429a      	cmp	r2, r3
 8007840:	d807      	bhi.n	8007852 <HAL_SPI_TransmitReceive+0x1d8>
 8007842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007848:	d003      	beq.n	8007852 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800784a:	2303      	movs	r3, #3
 800784c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007850:	e0a7      	b.n	80079a2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007856:	b29b      	uxth	r3, r3
 8007858:	2b00      	cmp	r3, #0
 800785a:	d1a6      	bne.n	80077aa <HAL_SPI_TransmitReceive+0x130>
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007860:	b29b      	uxth	r3, r3
 8007862:	2b00      	cmp	r3, #0
 8007864:	d1a1      	bne.n	80077aa <HAL_SPI_TransmitReceive+0x130>
 8007866:	e07c      	b.n	8007962 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d002      	beq.n	8007876 <HAL_SPI_TransmitReceive+0x1fc>
 8007870:	8b7b      	ldrh	r3, [r7, #26]
 8007872:	2b01      	cmp	r3, #1
 8007874:	d16b      	bne.n	800794e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	330c      	adds	r3, #12
 8007880:	7812      	ldrb	r2, [r2, #0]
 8007882:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007888:	1c5a      	adds	r2, r3, #1
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007892:	b29b      	uxth	r3, r3
 8007894:	3b01      	subs	r3, #1
 8007896:	b29a      	uxth	r2, r3
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800789c:	e057      	b.n	800794e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	f003 0302 	and.w	r3, r3, #2
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	d11c      	bne.n	80078e6 <HAL_SPI_TransmitReceive+0x26c>
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d017      	beq.n	80078e6 <HAL_SPI_TransmitReceive+0x26c>
 80078b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d114      	bne.n	80078e6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	330c      	adds	r3, #12
 80078c6:	7812      	ldrb	r2, [r2, #0]
 80078c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ce:	1c5a      	adds	r2, r3, #1
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078d8:	b29b      	uxth	r3, r3
 80078da:	3b01      	subs	r3, #1
 80078dc:	b29a      	uxth	r2, r3
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80078e2:	2300      	movs	r3, #0
 80078e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	f003 0301 	and.w	r3, r3, #1
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d119      	bne.n	8007928 <HAL_SPI_TransmitReceive+0x2ae>
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078f8:	b29b      	uxth	r3, r3
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d014      	beq.n	8007928 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68da      	ldr	r2, [r3, #12]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007908:	b2d2      	uxtb	r2, r2
 800790a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007910:	1c5a      	adds	r2, r3, #1
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800791a:	b29b      	uxth	r3, r3
 800791c:	3b01      	subs	r3, #1
 800791e:	b29a      	uxth	r2, r3
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007924:	2301      	movs	r3, #1
 8007926:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007928:	f7fc fb12 	bl	8003f50 <HAL_GetTick>
 800792c:	4602      	mov	r2, r0
 800792e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007934:	429a      	cmp	r2, r3
 8007936:	d803      	bhi.n	8007940 <HAL_SPI_TransmitReceive+0x2c6>
 8007938:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800793e:	d102      	bne.n	8007946 <HAL_SPI_TransmitReceive+0x2cc>
 8007940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007942:	2b00      	cmp	r3, #0
 8007944:	d103      	bne.n	800794e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007946:	2303      	movs	r3, #3
 8007948:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800794c:	e029      	b.n	80079a2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007952:	b29b      	uxth	r3, r3
 8007954:	2b00      	cmp	r3, #0
 8007956:	d1a2      	bne.n	800789e <HAL_SPI_TransmitReceive+0x224>
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800795c:	b29b      	uxth	r3, r3
 800795e:	2b00      	cmp	r3, #0
 8007960:	d19d      	bne.n	800789e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007962:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007964:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007966:	68f8      	ldr	r0, [r7, #12]
 8007968:	f000 f8b2 	bl	8007ad0 <SPI_EndRxTxTransaction>
 800796c:	4603      	mov	r3, r0
 800796e:	2b00      	cmp	r3, #0
 8007970:	d006      	beq.n	8007980 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2220      	movs	r2, #32
 800797c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800797e:	e010      	b.n	80079a2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d10b      	bne.n	80079a0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007988:	2300      	movs	r3, #0
 800798a:	617b      	str	r3, [r7, #20]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	617b      	str	r3, [r7, #20]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	617b      	str	r3, [r7, #20]
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	e000      	b.n	80079a2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80079a0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80079b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	3730      	adds	r7, #48	; 0x30
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
	...

080079c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b088      	sub	sp, #32
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	603b      	str	r3, [r7, #0]
 80079cc:	4613      	mov	r3, r2
 80079ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80079d0:	f7fc fabe 	bl	8003f50 <HAL_GetTick>
 80079d4:	4602      	mov	r2, r0
 80079d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d8:	1a9b      	subs	r3, r3, r2
 80079da:	683a      	ldr	r2, [r7, #0]
 80079dc:	4413      	add	r3, r2
 80079de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80079e0:	f7fc fab6 	bl	8003f50 <HAL_GetTick>
 80079e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80079e6:	4b39      	ldr	r3, [pc, #228]	; (8007acc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	015b      	lsls	r3, r3, #5
 80079ec:	0d1b      	lsrs	r3, r3, #20
 80079ee:	69fa      	ldr	r2, [r7, #28]
 80079f0:	fb02 f303 	mul.w	r3, r2, r3
 80079f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80079f6:	e054      	b.n	8007aa2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079fe:	d050      	beq.n	8007aa2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007a00:	f7fc faa6 	bl	8003f50 <HAL_GetTick>
 8007a04:	4602      	mov	r2, r0
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	1ad3      	subs	r3, r2, r3
 8007a0a:	69fa      	ldr	r2, [r7, #28]
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d902      	bls.n	8007a16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007a10:	69fb      	ldr	r3, [r7, #28]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d13d      	bne.n	8007a92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	685a      	ldr	r2, [r3, #4]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007a24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a2e:	d111      	bne.n	8007a54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a38:	d004      	beq.n	8007a44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a42:	d107      	bne.n	8007a54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a5c:	d10f      	bne.n	8007a7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a6c:	601a      	str	r2, [r3, #0]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2201      	movs	r2, #1
 8007a82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	e017      	b.n	8007ac2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d101      	bne.n	8007a9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	3b01      	subs	r3, #1
 8007aa0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	689a      	ldr	r2, [r3, #8]
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	4013      	ands	r3, r2
 8007aac:	68ba      	ldr	r2, [r7, #8]
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	bf0c      	ite	eq
 8007ab2:	2301      	moveq	r3, #1
 8007ab4:	2300      	movne	r3, #0
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	461a      	mov	r2, r3
 8007aba:	79fb      	ldrb	r3, [r7, #7]
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d19b      	bne.n	80079f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3720      	adds	r7, #32
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	bf00      	nop
 8007acc:	2000059c 	.word	0x2000059c

08007ad0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b088      	sub	sp, #32
 8007ad4:	af02      	add	r7, sp, #8
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007adc:	4b1b      	ldr	r3, [pc, #108]	; (8007b4c <SPI_EndRxTxTransaction+0x7c>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a1b      	ldr	r2, [pc, #108]	; (8007b50 <SPI_EndRxTxTransaction+0x80>)
 8007ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ae6:	0d5b      	lsrs	r3, r3, #21
 8007ae8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007aec:	fb02 f303 	mul.w	r3, r2, r3
 8007af0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007afa:	d112      	bne.n	8007b22 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	9300      	str	r3, [sp, #0]
 8007b00:	68bb      	ldr	r3, [r7, #8]
 8007b02:	2200      	movs	r2, #0
 8007b04:	2180      	movs	r1, #128	; 0x80
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	f7ff ff5a 	bl	80079c0 <SPI_WaitFlagStateUntilTimeout>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d016      	beq.n	8007b40 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b16:	f043 0220 	orr.w	r2, r3, #32
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	e00f      	b.n	8007b42 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d00a      	beq.n	8007b3e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b38:	2b80      	cmp	r3, #128	; 0x80
 8007b3a:	d0f2      	beq.n	8007b22 <SPI_EndRxTxTransaction+0x52>
 8007b3c:	e000      	b.n	8007b40 <SPI_EndRxTxTransaction+0x70>
        break;
 8007b3e:	bf00      	nop
  }

  return HAL_OK;
 8007b40:	2300      	movs	r3, #0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3718      	adds	r7, #24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	2000059c 	.word	0x2000059c
 8007b50:	165e9f81 	.word	0x165e9f81

08007b54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b082      	sub	sp, #8
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d101      	bne.n	8007b66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e041      	b.n	8007bea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d106      	bne.n	8007b80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7fc f824 	bl	8003bc8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2202      	movs	r2, #2
 8007b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	3304      	adds	r3, #4
 8007b90:	4619      	mov	r1, r3
 8007b92:	4610      	mov	r0, r2
 8007b94:	f000 fd3a 	bl	800860c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2201      	movs	r2, #1
 8007bdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007be8:	2300      	movs	r3, #0
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3708      	adds	r7, #8
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
	...

08007bf4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d001      	beq.n	8007c0c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	e03c      	b.n	8007c86 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2202      	movs	r2, #2
 8007c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4a1e      	ldr	r2, [pc, #120]	; (8007c94 <HAL_TIM_Base_Start+0xa0>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d018      	beq.n	8007c50 <HAL_TIM_Base_Start+0x5c>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c26:	d013      	beq.n	8007c50 <HAL_TIM_Base_Start+0x5c>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	4a1a      	ldr	r2, [pc, #104]	; (8007c98 <HAL_TIM_Base_Start+0xa4>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d00e      	beq.n	8007c50 <HAL_TIM_Base_Start+0x5c>
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a19      	ldr	r2, [pc, #100]	; (8007c9c <HAL_TIM_Base_Start+0xa8>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d009      	beq.n	8007c50 <HAL_TIM_Base_Start+0x5c>
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a17      	ldr	r2, [pc, #92]	; (8007ca0 <HAL_TIM_Base_Start+0xac>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d004      	beq.n	8007c50 <HAL_TIM_Base_Start+0x5c>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a16      	ldr	r2, [pc, #88]	; (8007ca4 <HAL_TIM_Base_Start+0xb0>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d111      	bne.n	8007c74 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	f003 0307 	and.w	r3, r3, #7
 8007c5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2b06      	cmp	r3, #6
 8007c60:	d010      	beq.n	8007c84 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f042 0201 	orr.w	r2, r2, #1
 8007c70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c72:	e007      	b.n	8007c84 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f042 0201 	orr.w	r2, r2, #1
 8007c82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c84:	2300      	movs	r3, #0
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3714      	adds	r7, #20
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr
 8007c92:	bf00      	nop
 8007c94:	40010000 	.word	0x40010000
 8007c98:	40000400 	.word	0x40000400
 8007c9c:	40000800 	.word	0x40000800
 8007ca0:	40000c00 	.word	0x40000c00
 8007ca4:	40014000 	.word	0x40014000

08007ca8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	6a1a      	ldr	r2, [r3, #32]
 8007cb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8007cba:	4013      	ands	r3, r2
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d10f      	bne.n	8007ce0 <HAL_TIM_Base_Stop+0x38>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	6a1a      	ldr	r2, [r3, #32]
 8007cc6:	f240 4344 	movw	r3, #1092	; 0x444
 8007cca:	4013      	ands	r3, r2
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d107      	bne.n	8007ce0 <HAL_TIM_Base_Stop+0x38>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	681a      	ldr	r2, [r3, #0]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f022 0201 	bic.w	r2, r2, #1
 8007cde:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	370c      	adds	r7, #12
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf4:	4770      	bx	lr
	...

08007cf8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d06:	b2db      	uxtb	r3, r3
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d001      	beq.n	8007d10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	e044      	b.n	8007d9a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2202      	movs	r2, #2
 8007d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	68da      	ldr	r2, [r3, #12]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f042 0201 	orr.w	r2, r2, #1
 8007d26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a1e      	ldr	r2, [pc, #120]	; (8007da8 <HAL_TIM_Base_Start_IT+0xb0>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d018      	beq.n	8007d64 <HAL_TIM_Base_Start_IT+0x6c>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d3a:	d013      	beq.n	8007d64 <HAL_TIM_Base_Start_IT+0x6c>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a1a      	ldr	r2, [pc, #104]	; (8007dac <HAL_TIM_Base_Start_IT+0xb4>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d00e      	beq.n	8007d64 <HAL_TIM_Base_Start_IT+0x6c>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a19      	ldr	r2, [pc, #100]	; (8007db0 <HAL_TIM_Base_Start_IT+0xb8>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d009      	beq.n	8007d64 <HAL_TIM_Base_Start_IT+0x6c>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a17      	ldr	r2, [pc, #92]	; (8007db4 <HAL_TIM_Base_Start_IT+0xbc>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d004      	beq.n	8007d64 <HAL_TIM_Base_Start_IT+0x6c>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a16      	ldr	r2, [pc, #88]	; (8007db8 <HAL_TIM_Base_Start_IT+0xc0>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d111      	bne.n	8007d88 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f003 0307 	and.w	r3, r3, #7
 8007d6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2b06      	cmp	r3, #6
 8007d74:	d010      	beq.n	8007d98 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f042 0201 	orr.w	r2, r2, #1
 8007d84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d86:	e007      	b.n	8007d98 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f042 0201 	orr.w	r2, r2, #1
 8007d96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3714      	adds	r7, #20
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop
 8007da8:	40010000 	.word	0x40010000
 8007dac:	40000400 	.word	0x40000400
 8007db0:	40000800 	.word	0x40000800
 8007db4:	40000c00 	.word	0x40000c00
 8007db8:	40014000 	.word	0x40014000

08007dbc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b082      	sub	sp, #8
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d101      	bne.n	8007dce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e041      	b.n	8007e52 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dd4:	b2db      	uxtb	r3, r3
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d106      	bne.n	8007de8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f000 f839 	bl	8007e5a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2202      	movs	r2, #2
 8007dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	3304      	adds	r3, #4
 8007df8:	4619      	mov	r1, r3
 8007dfa:	4610      	mov	r0, r2
 8007dfc:	f000 fc06 	bl	800860c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2201      	movs	r2, #1
 8007e04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2201      	movs	r2, #1
 8007e34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e50:	2300      	movs	r3, #0
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3708      	adds	r7, #8
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}

08007e5a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e5a:	b480      	push	{r7}
 8007e5c:	b083      	sub	sp, #12
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e62:	bf00      	nop
 8007e64:	370c      	adds	r7, #12
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
	...

08007e70 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d109      	bne.n	8007e94 <HAL_TIM_PWM_Start+0x24>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	bf14      	ite	ne
 8007e8c:	2301      	movne	r3, #1
 8007e8e:	2300      	moveq	r3, #0
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	e022      	b.n	8007eda <HAL_TIM_PWM_Start+0x6a>
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	2b04      	cmp	r3, #4
 8007e98:	d109      	bne.n	8007eae <HAL_TIM_PWM_Start+0x3e>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	bf14      	ite	ne
 8007ea6:	2301      	movne	r3, #1
 8007ea8:	2300      	moveq	r3, #0
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	e015      	b.n	8007eda <HAL_TIM_PWM_Start+0x6a>
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	2b08      	cmp	r3, #8
 8007eb2:	d109      	bne.n	8007ec8 <HAL_TIM_PWM_Start+0x58>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	bf14      	ite	ne
 8007ec0:	2301      	movne	r3, #1
 8007ec2:	2300      	moveq	r3, #0
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	e008      	b.n	8007eda <HAL_TIM_PWM_Start+0x6a>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	bf14      	ite	ne
 8007ed4:	2301      	movne	r3, #1
 8007ed6:	2300      	moveq	r3, #0
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d001      	beq.n	8007ee2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e068      	b.n	8007fb4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d104      	bne.n	8007ef2 <HAL_TIM_PWM_Start+0x82>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2202      	movs	r2, #2
 8007eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ef0:	e013      	b.n	8007f1a <HAL_TIM_PWM_Start+0xaa>
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	2b04      	cmp	r3, #4
 8007ef6:	d104      	bne.n	8007f02 <HAL_TIM_PWM_Start+0x92>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2202      	movs	r2, #2
 8007efc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f00:	e00b      	b.n	8007f1a <HAL_TIM_PWM_Start+0xaa>
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	2b08      	cmp	r3, #8
 8007f06:	d104      	bne.n	8007f12 <HAL_TIM_PWM_Start+0xa2>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2202      	movs	r2, #2
 8007f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f10:	e003      	b.n	8007f1a <HAL_TIM_PWM_Start+0xaa>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2202      	movs	r2, #2
 8007f16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	6839      	ldr	r1, [r7, #0]
 8007f22:	4618      	mov	r0, r3
 8007f24:	f000 fe18 	bl	8008b58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a23      	ldr	r2, [pc, #140]	; (8007fbc <HAL_TIM_PWM_Start+0x14c>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d107      	bne.n	8007f42 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f40:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a1d      	ldr	r2, [pc, #116]	; (8007fbc <HAL_TIM_PWM_Start+0x14c>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d018      	beq.n	8007f7e <HAL_TIM_PWM_Start+0x10e>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f54:	d013      	beq.n	8007f7e <HAL_TIM_PWM_Start+0x10e>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a19      	ldr	r2, [pc, #100]	; (8007fc0 <HAL_TIM_PWM_Start+0x150>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d00e      	beq.n	8007f7e <HAL_TIM_PWM_Start+0x10e>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a17      	ldr	r2, [pc, #92]	; (8007fc4 <HAL_TIM_PWM_Start+0x154>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d009      	beq.n	8007f7e <HAL_TIM_PWM_Start+0x10e>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a16      	ldr	r2, [pc, #88]	; (8007fc8 <HAL_TIM_PWM_Start+0x158>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d004      	beq.n	8007f7e <HAL_TIM_PWM_Start+0x10e>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a14      	ldr	r2, [pc, #80]	; (8007fcc <HAL_TIM_PWM_Start+0x15c>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d111      	bne.n	8007fa2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	f003 0307 	and.w	r3, r3, #7
 8007f88:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2b06      	cmp	r3, #6
 8007f8e:	d010      	beq.n	8007fb2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681a      	ldr	r2, [r3, #0]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f042 0201 	orr.w	r2, r2, #1
 8007f9e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fa0:	e007      	b.n	8007fb2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f042 0201 	orr.w	r2, r2, #1
 8007fb0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	40010000 	.word	0x40010000
 8007fc0:	40000400 	.word	0x40000400
 8007fc4:	40000800 	.word	0x40000800
 8007fc8:	40000c00 	.word	0x40000c00
 8007fcc:	40014000 	.word	0x40014000

08007fd0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b082      	sub	sp, #8
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	6839      	ldr	r1, [r7, #0]
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f000 fdb8 	bl	8008b58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a29      	ldr	r2, [pc, #164]	; (8008094 <HAL_TIM_PWM_Stop+0xc4>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d117      	bne.n	8008022 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	6a1a      	ldr	r2, [r3, #32]
 8007ff8:	f241 1311 	movw	r3, #4369	; 0x1111
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10f      	bne.n	8008022 <HAL_TIM_PWM_Stop+0x52>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	6a1a      	ldr	r2, [r3, #32]
 8008008:	f240 4344 	movw	r3, #1092	; 0x444
 800800c:	4013      	ands	r3, r2
 800800e:	2b00      	cmp	r3, #0
 8008010:	d107      	bne.n	8008022 <HAL_TIM_PWM_Stop+0x52>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008020:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	6a1a      	ldr	r2, [r3, #32]
 8008028:	f241 1311 	movw	r3, #4369	; 0x1111
 800802c:	4013      	ands	r3, r2
 800802e:	2b00      	cmp	r3, #0
 8008030:	d10f      	bne.n	8008052 <HAL_TIM_PWM_Stop+0x82>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	6a1a      	ldr	r2, [r3, #32]
 8008038:	f240 4344 	movw	r3, #1092	; 0x444
 800803c:	4013      	ands	r3, r2
 800803e:	2b00      	cmp	r3, #0
 8008040:	d107      	bne.n	8008052 <HAL_TIM_PWM_Stop+0x82>
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f022 0201 	bic.w	r2, r2, #1
 8008050:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d104      	bne.n	8008062 <HAL_TIM_PWM_Stop+0x92>
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008060:	e013      	b.n	800808a <HAL_TIM_PWM_Stop+0xba>
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	2b04      	cmp	r3, #4
 8008066:	d104      	bne.n	8008072 <HAL_TIM_PWM_Stop+0xa2>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008070:	e00b      	b.n	800808a <HAL_TIM_PWM_Stop+0xba>
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	2b08      	cmp	r3, #8
 8008076:	d104      	bne.n	8008082 <HAL_TIM_PWM_Stop+0xb2>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008080:	e003      	b.n	800808a <HAL_TIM_PWM_Stop+0xba>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2201      	movs	r2, #1
 8008086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800808a:	2300      	movs	r3, #0
}
 800808c:	4618      	mov	r0, r3
 800808e:	3708      	adds	r7, #8
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}
 8008094:	40010000 	.word	0x40010000

08008098 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b082      	sub	sp, #8
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	f003 0302 	and.w	r3, r3, #2
 80080aa:	2b02      	cmp	r3, #2
 80080ac:	d122      	bne.n	80080f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	f003 0302 	and.w	r3, r3, #2
 80080b8:	2b02      	cmp	r3, #2
 80080ba:	d11b      	bne.n	80080f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f06f 0202 	mvn.w	r2, #2
 80080c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2201      	movs	r2, #1
 80080ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	699b      	ldr	r3, [r3, #24]
 80080d2:	f003 0303 	and.w	r3, r3, #3
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d003      	beq.n	80080e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 fa77 	bl	80085ce <HAL_TIM_IC_CaptureCallback>
 80080e0:	e005      	b.n	80080ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f000 fa69 	bl	80085ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 fa7a 	bl	80085e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	f003 0304 	and.w	r3, r3, #4
 80080fe:	2b04      	cmp	r3, #4
 8008100:	d122      	bne.n	8008148 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	f003 0304 	and.w	r3, r3, #4
 800810c:	2b04      	cmp	r3, #4
 800810e:	d11b      	bne.n	8008148 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f06f 0204 	mvn.w	r2, #4
 8008118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2202      	movs	r2, #2
 800811e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	699b      	ldr	r3, [r3, #24]
 8008126:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800812a:	2b00      	cmp	r3, #0
 800812c:	d003      	beq.n	8008136 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 fa4d 	bl	80085ce <HAL_TIM_IC_CaptureCallback>
 8008134:	e005      	b.n	8008142 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 fa3f 	bl	80085ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f000 fa50 	bl	80085e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	691b      	ldr	r3, [r3, #16]
 800814e:	f003 0308 	and.w	r3, r3, #8
 8008152:	2b08      	cmp	r3, #8
 8008154:	d122      	bne.n	800819c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	68db      	ldr	r3, [r3, #12]
 800815c:	f003 0308 	and.w	r3, r3, #8
 8008160:	2b08      	cmp	r3, #8
 8008162:	d11b      	bne.n	800819c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f06f 0208 	mvn.w	r2, #8
 800816c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2204      	movs	r2, #4
 8008172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	69db      	ldr	r3, [r3, #28]
 800817a:	f003 0303 	and.w	r3, r3, #3
 800817e:	2b00      	cmp	r3, #0
 8008180:	d003      	beq.n	800818a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 fa23 	bl	80085ce <HAL_TIM_IC_CaptureCallback>
 8008188:	e005      	b.n	8008196 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 fa15 	bl	80085ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f000 fa26 	bl	80085e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	691b      	ldr	r3, [r3, #16]
 80081a2:	f003 0310 	and.w	r3, r3, #16
 80081a6:	2b10      	cmp	r3, #16
 80081a8:	d122      	bne.n	80081f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68db      	ldr	r3, [r3, #12]
 80081b0:	f003 0310 	and.w	r3, r3, #16
 80081b4:	2b10      	cmp	r3, #16
 80081b6:	d11b      	bne.n	80081f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f06f 0210 	mvn.w	r2, #16
 80081c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2208      	movs	r2, #8
 80081c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	69db      	ldr	r3, [r3, #28]
 80081ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d003      	beq.n	80081de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	f000 f9f9 	bl	80085ce <HAL_TIM_IC_CaptureCallback>
 80081dc:	e005      	b.n	80081ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 f9eb 	bl	80085ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 f9fc 	bl	80085e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	f003 0301 	and.w	r3, r3, #1
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d10e      	bne.n	800821c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	68db      	ldr	r3, [r3, #12]
 8008204:	f003 0301 	and.w	r3, r3, #1
 8008208:	2b01      	cmp	r3, #1
 800820a:	d107      	bne.n	800821c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f06f 0201 	mvn.w	r2, #1
 8008214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f7fb f8a4 	bl	8003364 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008226:	2b80      	cmp	r3, #128	; 0x80
 8008228:	d10e      	bne.n	8008248 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008234:	2b80      	cmp	r3, #128	; 0x80
 8008236:	d107      	bne.n	8008248 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008240:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f000 fd26 	bl	8008c94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	691b      	ldr	r3, [r3, #16]
 800824e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008252:	2b40      	cmp	r3, #64	; 0x40
 8008254:	d10e      	bne.n	8008274 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008260:	2b40      	cmp	r3, #64	; 0x40
 8008262:	d107      	bne.n	8008274 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800826c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 f9c1 	bl	80085f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	691b      	ldr	r3, [r3, #16]
 800827a:	f003 0320 	and.w	r3, r3, #32
 800827e:	2b20      	cmp	r3, #32
 8008280:	d10e      	bne.n	80082a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	f003 0320 	and.w	r3, r3, #32
 800828c:	2b20      	cmp	r3, #32
 800828e:	d107      	bne.n	80082a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f06f 0220 	mvn.w	r2, #32
 8008298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 fcf0 	bl	8008c80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082a0:	bf00      	nop
 80082a2:	3708      	adds	r7, #8
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b086      	sub	sp, #24
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082b4:	2300      	movs	r3, #0
 80082b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d101      	bne.n	80082c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80082c2:	2302      	movs	r3, #2
 80082c4:	e0ae      	b.n	8008424 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2201      	movs	r2, #1
 80082ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2b0c      	cmp	r3, #12
 80082d2:	f200 809f 	bhi.w	8008414 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80082d6:	a201      	add	r2, pc, #4	; (adr r2, 80082dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80082d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082dc:	08008311 	.word	0x08008311
 80082e0:	08008415 	.word	0x08008415
 80082e4:	08008415 	.word	0x08008415
 80082e8:	08008415 	.word	0x08008415
 80082ec:	08008351 	.word	0x08008351
 80082f0:	08008415 	.word	0x08008415
 80082f4:	08008415 	.word	0x08008415
 80082f8:	08008415 	.word	0x08008415
 80082fc:	08008393 	.word	0x08008393
 8008300:	08008415 	.word	0x08008415
 8008304:	08008415 	.word	0x08008415
 8008308:	08008415 	.word	0x08008415
 800830c:	080083d3 	.word	0x080083d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	68b9      	ldr	r1, [r7, #8]
 8008316:	4618      	mov	r0, r3
 8008318:	f000 f9f8 	bl	800870c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	699a      	ldr	r2, [r3, #24]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f042 0208 	orr.w	r2, r2, #8
 800832a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	699a      	ldr	r2, [r3, #24]
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f022 0204 	bic.w	r2, r2, #4
 800833a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6999      	ldr	r1, [r3, #24]
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	691a      	ldr	r2, [r3, #16]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	430a      	orrs	r2, r1
 800834c:	619a      	str	r2, [r3, #24]
      break;
 800834e:	e064      	b.n	800841a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68b9      	ldr	r1, [r7, #8]
 8008356:	4618      	mov	r0, r3
 8008358:	f000 fa3e 	bl	80087d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	699a      	ldr	r2, [r3, #24]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800836a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	699a      	ldr	r2, [r3, #24]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800837a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	6999      	ldr	r1, [r3, #24]
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	691b      	ldr	r3, [r3, #16]
 8008386:	021a      	lsls	r2, r3, #8
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	430a      	orrs	r2, r1
 800838e:	619a      	str	r2, [r3, #24]
      break;
 8008390:	e043      	b.n	800841a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	68b9      	ldr	r1, [r7, #8]
 8008398:	4618      	mov	r0, r3
 800839a:	f000 fa89 	bl	80088b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	69da      	ldr	r2, [r3, #28]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f042 0208 	orr.w	r2, r2, #8
 80083ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	69da      	ldr	r2, [r3, #28]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f022 0204 	bic.w	r2, r2, #4
 80083bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	69d9      	ldr	r1, [r3, #28]
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	691a      	ldr	r2, [r3, #16]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	430a      	orrs	r2, r1
 80083ce:	61da      	str	r2, [r3, #28]
      break;
 80083d0:	e023      	b.n	800841a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	68b9      	ldr	r1, [r7, #8]
 80083d8:	4618      	mov	r0, r3
 80083da:	f000 fad3 	bl	8008984 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	69da      	ldr	r2, [r3, #28]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	69da      	ldr	r2, [r3, #28]
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	69d9      	ldr	r1, [r3, #28]
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	691b      	ldr	r3, [r3, #16]
 8008408:	021a      	lsls	r2, r3, #8
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	61da      	str	r2, [r3, #28]
      break;
 8008412:	e002      	b.n	800841a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008414:	2301      	movs	r3, #1
 8008416:	75fb      	strb	r3, [r7, #23]
      break;
 8008418:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008422:	7dfb      	ldrb	r3, [r7, #23]
}
 8008424:	4618      	mov	r0, r3
 8008426:	3718      	adds	r7, #24
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}

0800842c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b084      	sub	sp, #16
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008436:	2300      	movs	r3, #0
 8008438:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008440:	2b01      	cmp	r3, #1
 8008442:	d101      	bne.n	8008448 <HAL_TIM_ConfigClockSource+0x1c>
 8008444:	2302      	movs	r3, #2
 8008446:	e0b4      	b.n	80085b2 <HAL_TIM_ConfigClockSource+0x186>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2202      	movs	r2, #2
 8008454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008466:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800846e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68ba      	ldr	r2, [r7, #8]
 8008476:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008480:	d03e      	beq.n	8008500 <HAL_TIM_ConfigClockSource+0xd4>
 8008482:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008486:	f200 8087 	bhi.w	8008598 <HAL_TIM_ConfigClockSource+0x16c>
 800848a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800848e:	f000 8086 	beq.w	800859e <HAL_TIM_ConfigClockSource+0x172>
 8008492:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008496:	d87f      	bhi.n	8008598 <HAL_TIM_ConfigClockSource+0x16c>
 8008498:	2b70      	cmp	r3, #112	; 0x70
 800849a:	d01a      	beq.n	80084d2 <HAL_TIM_ConfigClockSource+0xa6>
 800849c:	2b70      	cmp	r3, #112	; 0x70
 800849e:	d87b      	bhi.n	8008598 <HAL_TIM_ConfigClockSource+0x16c>
 80084a0:	2b60      	cmp	r3, #96	; 0x60
 80084a2:	d050      	beq.n	8008546 <HAL_TIM_ConfigClockSource+0x11a>
 80084a4:	2b60      	cmp	r3, #96	; 0x60
 80084a6:	d877      	bhi.n	8008598 <HAL_TIM_ConfigClockSource+0x16c>
 80084a8:	2b50      	cmp	r3, #80	; 0x50
 80084aa:	d03c      	beq.n	8008526 <HAL_TIM_ConfigClockSource+0xfa>
 80084ac:	2b50      	cmp	r3, #80	; 0x50
 80084ae:	d873      	bhi.n	8008598 <HAL_TIM_ConfigClockSource+0x16c>
 80084b0:	2b40      	cmp	r3, #64	; 0x40
 80084b2:	d058      	beq.n	8008566 <HAL_TIM_ConfigClockSource+0x13a>
 80084b4:	2b40      	cmp	r3, #64	; 0x40
 80084b6:	d86f      	bhi.n	8008598 <HAL_TIM_ConfigClockSource+0x16c>
 80084b8:	2b30      	cmp	r3, #48	; 0x30
 80084ba:	d064      	beq.n	8008586 <HAL_TIM_ConfigClockSource+0x15a>
 80084bc:	2b30      	cmp	r3, #48	; 0x30
 80084be:	d86b      	bhi.n	8008598 <HAL_TIM_ConfigClockSource+0x16c>
 80084c0:	2b20      	cmp	r3, #32
 80084c2:	d060      	beq.n	8008586 <HAL_TIM_ConfigClockSource+0x15a>
 80084c4:	2b20      	cmp	r3, #32
 80084c6:	d867      	bhi.n	8008598 <HAL_TIM_ConfigClockSource+0x16c>
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d05c      	beq.n	8008586 <HAL_TIM_ConfigClockSource+0x15a>
 80084cc:	2b10      	cmp	r3, #16
 80084ce:	d05a      	beq.n	8008586 <HAL_TIM_ConfigClockSource+0x15a>
 80084d0:	e062      	b.n	8008598 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6818      	ldr	r0, [r3, #0]
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	6899      	ldr	r1, [r3, #8]
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	685a      	ldr	r2, [r3, #4]
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	f000 fb19 	bl	8008b18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80084f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68ba      	ldr	r2, [r7, #8]
 80084fc:	609a      	str	r2, [r3, #8]
      break;
 80084fe:	e04f      	b.n	80085a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6818      	ldr	r0, [r3, #0]
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	6899      	ldr	r1, [r3, #8]
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	685a      	ldr	r2, [r3, #4]
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	f000 fb02 	bl	8008b18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	689a      	ldr	r2, [r3, #8]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008522:	609a      	str	r2, [r3, #8]
      break;
 8008524:	e03c      	b.n	80085a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6818      	ldr	r0, [r3, #0]
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	6859      	ldr	r1, [r3, #4]
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	68db      	ldr	r3, [r3, #12]
 8008532:	461a      	mov	r2, r3
 8008534:	f000 fa76 	bl	8008a24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2150      	movs	r1, #80	; 0x50
 800853e:	4618      	mov	r0, r3
 8008540:	f000 facf 	bl	8008ae2 <TIM_ITRx_SetConfig>
      break;
 8008544:	e02c      	b.n	80085a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6818      	ldr	r0, [r3, #0]
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	6859      	ldr	r1, [r3, #4]
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	461a      	mov	r2, r3
 8008554:	f000 fa95 	bl	8008a82 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2160      	movs	r1, #96	; 0x60
 800855e:	4618      	mov	r0, r3
 8008560:	f000 fabf 	bl	8008ae2 <TIM_ITRx_SetConfig>
      break;
 8008564:	e01c      	b.n	80085a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6818      	ldr	r0, [r3, #0]
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	6859      	ldr	r1, [r3, #4]
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	68db      	ldr	r3, [r3, #12]
 8008572:	461a      	mov	r2, r3
 8008574:	f000 fa56 	bl	8008a24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2140      	movs	r1, #64	; 0x40
 800857e:	4618      	mov	r0, r3
 8008580:	f000 faaf 	bl	8008ae2 <TIM_ITRx_SetConfig>
      break;
 8008584:	e00c      	b.n	80085a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4619      	mov	r1, r3
 8008590:	4610      	mov	r0, r2
 8008592:	f000 faa6 	bl	8008ae2 <TIM_ITRx_SetConfig>
      break;
 8008596:	e003      	b.n	80085a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	73fb      	strb	r3, [r7, #15]
      break;
 800859c:	e000      	b.n	80085a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800859e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2200      	movs	r2, #0
 80085ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80085b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3710      	adds	r7, #16
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}

080085ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80085ba:	b480      	push	{r7}
 80085bc:	b083      	sub	sp, #12
 80085be:	af00      	add	r7, sp, #0
 80085c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80085c2:	bf00      	nop
 80085c4:	370c      	adds	r7, #12
 80085c6:	46bd      	mov	sp, r7
 80085c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085cc:	4770      	bx	lr

080085ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80085ce:	b480      	push	{r7}
 80085d0:	b083      	sub	sp, #12
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80085d6:	bf00      	nop
 80085d8:	370c      	adds	r7, #12
 80085da:	46bd      	mov	sp, r7
 80085dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e0:	4770      	bx	lr

080085e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80085e2:	b480      	push	{r7}
 80085e4:	b083      	sub	sp, #12
 80085e6:	af00      	add	r7, sp, #0
 80085e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80085ea:	bf00      	nop
 80085ec:	370c      	adds	r7, #12
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr

080085f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80085f6:	b480      	push	{r7}
 80085f8:	b083      	sub	sp, #12
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80085fe:	bf00      	nop
 8008600:	370c      	adds	r7, #12
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr
	...

0800860c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800860c:	b480      	push	{r7}
 800860e:	b085      	sub	sp, #20
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	4a34      	ldr	r2, [pc, #208]	; (80086f0 <TIM_Base_SetConfig+0xe4>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d00f      	beq.n	8008644 <TIM_Base_SetConfig+0x38>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800862a:	d00b      	beq.n	8008644 <TIM_Base_SetConfig+0x38>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	4a31      	ldr	r2, [pc, #196]	; (80086f4 <TIM_Base_SetConfig+0xe8>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d007      	beq.n	8008644 <TIM_Base_SetConfig+0x38>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	4a30      	ldr	r2, [pc, #192]	; (80086f8 <TIM_Base_SetConfig+0xec>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d003      	beq.n	8008644 <TIM_Base_SetConfig+0x38>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	4a2f      	ldr	r2, [pc, #188]	; (80086fc <TIM_Base_SetConfig+0xf0>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d108      	bne.n	8008656 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800864a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	68fa      	ldr	r2, [r7, #12]
 8008652:	4313      	orrs	r3, r2
 8008654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	4a25      	ldr	r2, [pc, #148]	; (80086f0 <TIM_Base_SetConfig+0xe4>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d01b      	beq.n	8008696 <TIM_Base_SetConfig+0x8a>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008664:	d017      	beq.n	8008696 <TIM_Base_SetConfig+0x8a>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	4a22      	ldr	r2, [pc, #136]	; (80086f4 <TIM_Base_SetConfig+0xe8>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d013      	beq.n	8008696 <TIM_Base_SetConfig+0x8a>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	4a21      	ldr	r2, [pc, #132]	; (80086f8 <TIM_Base_SetConfig+0xec>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d00f      	beq.n	8008696 <TIM_Base_SetConfig+0x8a>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	4a20      	ldr	r2, [pc, #128]	; (80086fc <TIM_Base_SetConfig+0xf0>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d00b      	beq.n	8008696 <TIM_Base_SetConfig+0x8a>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	4a1f      	ldr	r2, [pc, #124]	; (8008700 <TIM_Base_SetConfig+0xf4>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d007      	beq.n	8008696 <TIM_Base_SetConfig+0x8a>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	4a1e      	ldr	r2, [pc, #120]	; (8008704 <TIM_Base_SetConfig+0xf8>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d003      	beq.n	8008696 <TIM_Base_SetConfig+0x8a>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	4a1d      	ldr	r2, [pc, #116]	; (8008708 <TIM_Base_SetConfig+0xfc>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d108      	bne.n	80086a8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800869c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	68db      	ldr	r3, [r3, #12]
 80086a2:	68fa      	ldr	r2, [r7, #12]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	695b      	ldr	r3, [r3, #20]
 80086b2:	4313      	orrs	r3, r2
 80086b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	68fa      	ldr	r2, [r7, #12]
 80086ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	689a      	ldr	r2, [r3, #8]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	4a08      	ldr	r2, [pc, #32]	; (80086f0 <TIM_Base_SetConfig+0xe4>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d103      	bne.n	80086dc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	691a      	ldr	r2, [r3, #16]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	615a      	str	r2, [r3, #20]
}
 80086e2:	bf00      	nop
 80086e4:	3714      	adds	r7, #20
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop
 80086f0:	40010000 	.word	0x40010000
 80086f4:	40000400 	.word	0x40000400
 80086f8:	40000800 	.word	0x40000800
 80086fc:	40000c00 	.word	0x40000c00
 8008700:	40014000 	.word	0x40014000
 8008704:	40014400 	.word	0x40014400
 8008708:	40014800 	.word	0x40014800

0800870c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800870c:	b480      	push	{r7}
 800870e:	b087      	sub	sp, #28
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6a1b      	ldr	r3, [r3, #32]
 800871a:	f023 0201 	bic.w	r2, r3, #1
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a1b      	ldr	r3, [r3, #32]
 8008726:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	699b      	ldr	r3, [r3, #24]
 8008732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800873a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	f023 0303 	bic.w	r3, r3, #3
 8008742:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	4313      	orrs	r3, r2
 800874c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	f023 0302 	bic.w	r3, r3, #2
 8008754:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	697a      	ldr	r2, [r7, #20]
 800875c:	4313      	orrs	r3, r2
 800875e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a1c      	ldr	r2, [pc, #112]	; (80087d4 <TIM_OC1_SetConfig+0xc8>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d10c      	bne.n	8008782 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	f023 0308 	bic.w	r3, r3, #8
 800876e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	697a      	ldr	r2, [r7, #20]
 8008776:	4313      	orrs	r3, r2
 8008778:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	f023 0304 	bic.w	r3, r3, #4
 8008780:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	4a13      	ldr	r2, [pc, #76]	; (80087d4 <TIM_OC1_SetConfig+0xc8>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d111      	bne.n	80087ae <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008790:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008798:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	695b      	ldr	r3, [r3, #20]
 800879e:	693a      	ldr	r2, [r7, #16]
 80087a0:	4313      	orrs	r3, r2
 80087a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	699b      	ldr	r3, [r3, #24]
 80087a8:	693a      	ldr	r2, [r7, #16]
 80087aa:	4313      	orrs	r3, r2
 80087ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	693a      	ldr	r2, [r7, #16]
 80087b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	685a      	ldr	r2, [r3, #4]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	697a      	ldr	r2, [r7, #20]
 80087c6:	621a      	str	r2, [r3, #32]
}
 80087c8:	bf00      	nop
 80087ca:	371c      	adds	r7, #28
 80087cc:	46bd      	mov	sp, r7
 80087ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d2:	4770      	bx	lr
 80087d4:	40010000 	.word	0x40010000

080087d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087d8:	b480      	push	{r7}
 80087da:	b087      	sub	sp, #28
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6a1b      	ldr	r3, [r3, #32]
 80087e6:	f023 0210 	bic.w	r2, r3, #16
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6a1b      	ldr	r3, [r3, #32]
 80087f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	699b      	ldr	r3, [r3, #24]
 80087fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008806:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800880e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	021b      	lsls	r3, r3, #8
 8008816:	68fa      	ldr	r2, [r7, #12]
 8008818:	4313      	orrs	r3, r2
 800881a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	f023 0320 	bic.w	r3, r3, #32
 8008822:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	011b      	lsls	r3, r3, #4
 800882a:	697a      	ldr	r2, [r7, #20]
 800882c:	4313      	orrs	r3, r2
 800882e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	4a1e      	ldr	r2, [pc, #120]	; (80088ac <TIM_OC2_SetConfig+0xd4>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d10d      	bne.n	8008854 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800883e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	68db      	ldr	r3, [r3, #12]
 8008844:	011b      	lsls	r3, r3, #4
 8008846:	697a      	ldr	r2, [r7, #20]
 8008848:	4313      	orrs	r3, r2
 800884a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008852:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	4a15      	ldr	r2, [pc, #84]	; (80088ac <TIM_OC2_SetConfig+0xd4>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d113      	bne.n	8008884 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008862:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800886a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	695b      	ldr	r3, [r3, #20]
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	693a      	ldr	r2, [r7, #16]
 8008874:	4313      	orrs	r3, r2
 8008876:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	699b      	ldr	r3, [r3, #24]
 800887c:	009b      	lsls	r3, r3, #2
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	4313      	orrs	r3, r2
 8008882:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	693a      	ldr	r2, [r7, #16]
 8008888:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	685a      	ldr	r2, [r3, #4]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	697a      	ldr	r2, [r7, #20]
 800889c:	621a      	str	r2, [r3, #32]
}
 800889e:	bf00      	nop
 80088a0:	371c      	adds	r7, #28
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	40010000 	.word	0x40010000

080088b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b087      	sub	sp, #28
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6a1b      	ldr	r3, [r3, #32]
 80088be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a1b      	ldr	r3, [r3, #32]
 80088ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	69db      	ldr	r3, [r3, #28]
 80088d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f023 0303 	bic.w	r3, r3, #3
 80088e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	68fa      	ldr	r2, [r7, #12]
 80088ee:	4313      	orrs	r3, r2
 80088f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80088f2:	697b      	ldr	r3, [r7, #20]
 80088f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	021b      	lsls	r3, r3, #8
 8008900:	697a      	ldr	r2, [r7, #20]
 8008902:	4313      	orrs	r3, r2
 8008904:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	4a1d      	ldr	r2, [pc, #116]	; (8008980 <TIM_OC3_SetConfig+0xd0>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d10d      	bne.n	800892a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008914:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	68db      	ldr	r3, [r3, #12]
 800891a:	021b      	lsls	r3, r3, #8
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	4313      	orrs	r3, r2
 8008920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a14      	ldr	r2, [pc, #80]	; (8008980 <TIM_OC3_SetConfig+0xd0>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d113      	bne.n	800895a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008938:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008940:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	695b      	ldr	r3, [r3, #20]
 8008946:	011b      	lsls	r3, r3, #4
 8008948:	693a      	ldr	r2, [r7, #16]
 800894a:	4313      	orrs	r3, r2
 800894c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	011b      	lsls	r3, r3, #4
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	4313      	orrs	r3, r2
 8008958:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	693a      	ldr	r2, [r7, #16]
 800895e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	68fa      	ldr	r2, [r7, #12]
 8008964:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	685a      	ldr	r2, [r3, #4]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	697a      	ldr	r2, [r7, #20]
 8008972:	621a      	str	r2, [r3, #32]
}
 8008974:	bf00      	nop
 8008976:	371c      	adds	r7, #28
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr
 8008980:	40010000 	.word	0x40010000

08008984 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008984:	b480      	push	{r7}
 8008986:	b087      	sub	sp, #28
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6a1b      	ldr	r3, [r3, #32]
 8008992:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a1b      	ldr	r3, [r3, #32]
 800899e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	69db      	ldr	r3, [r3, #28]
 80089aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	021b      	lsls	r3, r3, #8
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	4313      	orrs	r3, r2
 80089c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	031b      	lsls	r3, r3, #12
 80089d6:	693a      	ldr	r2, [r7, #16]
 80089d8:	4313      	orrs	r3, r2
 80089da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	4a10      	ldr	r2, [pc, #64]	; (8008a20 <TIM_OC4_SetConfig+0x9c>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d109      	bne.n	80089f8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	695b      	ldr	r3, [r3, #20]
 80089f0:	019b      	lsls	r3, r3, #6
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	4313      	orrs	r3, r2
 80089f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	697a      	ldr	r2, [r7, #20]
 80089fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	693a      	ldr	r2, [r7, #16]
 8008a10:	621a      	str	r2, [r3, #32]
}
 8008a12:	bf00      	nop
 8008a14:	371c      	adds	r7, #28
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr
 8008a1e:	bf00      	nop
 8008a20:	40010000 	.word	0x40010000

08008a24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b087      	sub	sp, #28
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6a1b      	ldr	r3, [r3, #32]
 8008a34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6a1b      	ldr	r3, [r3, #32]
 8008a3a:	f023 0201 	bic.w	r2, r3, #1
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	699b      	ldr	r3, [r3, #24]
 8008a46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	011b      	lsls	r3, r3, #4
 8008a54:	693a      	ldr	r2, [r7, #16]
 8008a56:	4313      	orrs	r3, r2
 8008a58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	f023 030a 	bic.w	r3, r3, #10
 8008a60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008a62:	697a      	ldr	r2, [r7, #20]
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	693a      	ldr	r2, [r7, #16]
 8008a6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	697a      	ldr	r2, [r7, #20]
 8008a74:	621a      	str	r2, [r3, #32]
}
 8008a76:	bf00      	nop
 8008a78:	371c      	adds	r7, #28
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr

08008a82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a82:	b480      	push	{r7}
 8008a84:	b087      	sub	sp, #28
 8008a86:	af00      	add	r7, sp, #0
 8008a88:	60f8      	str	r0, [r7, #12]
 8008a8a:	60b9      	str	r1, [r7, #8]
 8008a8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	6a1b      	ldr	r3, [r3, #32]
 8008a92:	f023 0210 	bic.w	r2, r3, #16
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	699b      	ldr	r3, [r3, #24]
 8008a9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6a1b      	ldr	r3, [r3, #32]
 8008aa4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008aac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	031b      	lsls	r3, r3, #12
 8008ab2:	697a      	ldr	r2, [r7, #20]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008abe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	011b      	lsls	r3, r3, #4
 8008ac4:	693a      	ldr	r2, [r7, #16]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	697a      	ldr	r2, [r7, #20]
 8008ace:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	693a      	ldr	r2, [r7, #16]
 8008ad4:	621a      	str	r2, [r3, #32]
}
 8008ad6:	bf00      	nop
 8008ad8:	371c      	adds	r7, #28
 8008ada:	46bd      	mov	sp, r7
 8008adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae0:	4770      	bx	lr

08008ae2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ae2:	b480      	push	{r7}
 8008ae4:	b085      	sub	sp, #20
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	6078      	str	r0, [r7, #4]
 8008aea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	689b      	ldr	r3, [r3, #8]
 8008af0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008af8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008afa:	683a      	ldr	r2, [r7, #0]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	f043 0307 	orr.w	r3, r3, #7
 8008b04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	68fa      	ldr	r2, [r7, #12]
 8008b0a:	609a      	str	r2, [r3, #8]
}
 8008b0c:	bf00      	nop
 8008b0e:	3714      	adds	r7, #20
 8008b10:	46bd      	mov	sp, r7
 8008b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b16:	4770      	bx	lr

08008b18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b087      	sub	sp, #28
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	60f8      	str	r0, [r7, #12]
 8008b20:	60b9      	str	r1, [r7, #8]
 8008b22:	607a      	str	r2, [r7, #4]
 8008b24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	689b      	ldr	r3, [r3, #8]
 8008b2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008b32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	021a      	lsls	r2, r3, #8
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	431a      	orrs	r2, r3
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	697a      	ldr	r2, [r7, #20]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	697a      	ldr	r2, [r7, #20]
 8008b4a:	609a      	str	r2, [r3, #8]
}
 8008b4c:	bf00      	nop
 8008b4e:	371c      	adds	r7, #28
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b087      	sub	sp, #28
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	60b9      	str	r1, [r7, #8]
 8008b62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	f003 031f 	and.w	r3, r3, #31
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6a1a      	ldr	r2, [r3, #32]
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	43db      	mvns	r3, r3
 8008b7a:	401a      	ands	r2, r3
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	6a1a      	ldr	r2, [r3, #32]
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	f003 031f 	and.w	r3, r3, #31
 8008b8a:	6879      	ldr	r1, [r7, #4]
 8008b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8008b90:	431a      	orrs	r2, r3
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	621a      	str	r2, [r3, #32]
}
 8008b96:	bf00      	nop
 8008b98:	371c      	adds	r7, #28
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr
	...

08008ba4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b085      	sub	sp, #20
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d101      	bne.n	8008bbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008bb8:	2302      	movs	r3, #2
 8008bba:	e050      	b.n	8008c5e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2201      	movs	r2, #1
 8008bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2202      	movs	r2, #2
 8008bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	689b      	ldr	r3, [r3, #8]
 8008bda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008be2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	68fa      	ldr	r2, [r7, #12]
 8008bf4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4a1c      	ldr	r2, [pc, #112]	; (8008c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d018      	beq.n	8008c32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c08:	d013      	beq.n	8008c32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4a18      	ldr	r2, [pc, #96]	; (8008c70 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008c10:	4293      	cmp	r3, r2
 8008c12:	d00e      	beq.n	8008c32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a16      	ldr	r2, [pc, #88]	; (8008c74 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d009      	beq.n	8008c32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a15      	ldr	r2, [pc, #84]	; (8008c78 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d004      	beq.n	8008c32 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a13      	ldr	r2, [pc, #76]	; (8008c7c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d10c      	bne.n	8008c4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	68ba      	ldr	r2, [r7, #8]
 8008c40:	4313      	orrs	r3, r2
 8008c42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	68ba      	ldr	r2, [r7, #8]
 8008c4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c5c:	2300      	movs	r3, #0
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3714      	adds	r7, #20
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
 8008c6a:	bf00      	nop
 8008c6c:	40010000 	.word	0x40010000
 8008c70:	40000400 	.word	0x40000400
 8008c74:	40000800 	.word	0x40000800
 8008c78:	40000c00 	.word	0x40000c00
 8008c7c:	40014000 	.word	0x40014000

08008c80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b083      	sub	sp, #12
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008c88:	bf00      	nop
 8008c8a:	370c      	adds	r7, #12
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr

08008c94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b083      	sub	sp, #12
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008c9c:	bf00      	nop
 8008c9e:	370c      	adds	r7, #12
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca6:	4770      	bx	lr

08008ca8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ca8:	b084      	sub	sp, #16
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b084      	sub	sp, #16
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
 8008cb2:	f107 001c 	add.w	r0, r7, #28
 8008cb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	d122      	bne.n	8008d06 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cc4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	68db      	ldr	r3, [r3, #12]
 8008cd0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008cd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	68db      	ldr	r3, [r3, #12]
 8008ce0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008ce8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	d105      	bne.n	8008cfa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f001 fbee 	bl	800a4dc <USB_CoreReset>
 8008d00:	4603      	mov	r3, r0
 8008d02:	73fb      	strb	r3, [r7, #15]
 8008d04:	e01a      	b.n	8008d3c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	68db      	ldr	r3, [r3, #12]
 8008d0a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	f001 fbe2 	bl	800a4dc <USB_CoreReset>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008d1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d106      	bne.n	8008d30 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d26:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	639a      	str	r2, [r3, #56]	; 0x38
 8008d2e:	e005      	b.n	8008d3c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d34:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d3e:	2b01      	cmp	r3, #1
 8008d40:	d10b      	bne.n	8008d5a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	f043 0206 	orr.w	r2, r3, #6
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	f043 0220 	orr.w	r2, r3, #32
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d66:	b004      	add	sp, #16
 8008d68:	4770      	bx	lr
	...

08008d6c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b087      	sub	sp, #28
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	60f8      	str	r0, [r7, #12]
 8008d74:	60b9      	str	r1, [r7, #8]
 8008d76:	4613      	mov	r3, r2
 8008d78:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008d7a:	79fb      	ldrb	r3, [r7, #7]
 8008d7c:	2b02      	cmp	r3, #2
 8008d7e:	d165      	bne.n	8008e4c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	4a41      	ldr	r2, [pc, #260]	; (8008e88 <USB_SetTurnaroundTime+0x11c>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d906      	bls.n	8008d96 <USB_SetTurnaroundTime+0x2a>
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	4a40      	ldr	r2, [pc, #256]	; (8008e8c <USB_SetTurnaroundTime+0x120>)
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d202      	bcs.n	8008d96 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008d90:	230f      	movs	r3, #15
 8008d92:	617b      	str	r3, [r7, #20]
 8008d94:	e062      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	4a3c      	ldr	r2, [pc, #240]	; (8008e8c <USB_SetTurnaroundTime+0x120>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d306      	bcc.n	8008dac <USB_SetTurnaroundTime+0x40>
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	4a3b      	ldr	r2, [pc, #236]	; (8008e90 <USB_SetTurnaroundTime+0x124>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d202      	bcs.n	8008dac <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008da6:	230e      	movs	r3, #14
 8008da8:	617b      	str	r3, [r7, #20]
 8008daa:	e057      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	4a38      	ldr	r2, [pc, #224]	; (8008e90 <USB_SetTurnaroundTime+0x124>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d306      	bcc.n	8008dc2 <USB_SetTurnaroundTime+0x56>
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	4a37      	ldr	r2, [pc, #220]	; (8008e94 <USB_SetTurnaroundTime+0x128>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d202      	bcs.n	8008dc2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008dbc:	230d      	movs	r3, #13
 8008dbe:	617b      	str	r3, [r7, #20]
 8008dc0:	e04c      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	4a33      	ldr	r2, [pc, #204]	; (8008e94 <USB_SetTurnaroundTime+0x128>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d306      	bcc.n	8008dd8 <USB_SetTurnaroundTime+0x6c>
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	4a32      	ldr	r2, [pc, #200]	; (8008e98 <USB_SetTurnaroundTime+0x12c>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d802      	bhi.n	8008dd8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008dd2:	230c      	movs	r3, #12
 8008dd4:	617b      	str	r3, [r7, #20]
 8008dd6:	e041      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	4a2f      	ldr	r2, [pc, #188]	; (8008e98 <USB_SetTurnaroundTime+0x12c>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d906      	bls.n	8008dee <USB_SetTurnaroundTime+0x82>
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	4a2e      	ldr	r2, [pc, #184]	; (8008e9c <USB_SetTurnaroundTime+0x130>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d802      	bhi.n	8008dee <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008de8:	230b      	movs	r3, #11
 8008dea:	617b      	str	r3, [r7, #20]
 8008dec:	e036      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	4a2a      	ldr	r2, [pc, #168]	; (8008e9c <USB_SetTurnaroundTime+0x130>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d906      	bls.n	8008e04 <USB_SetTurnaroundTime+0x98>
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	4a29      	ldr	r2, [pc, #164]	; (8008ea0 <USB_SetTurnaroundTime+0x134>)
 8008dfa:	4293      	cmp	r3, r2
 8008dfc:	d802      	bhi.n	8008e04 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008dfe:	230a      	movs	r3, #10
 8008e00:	617b      	str	r3, [r7, #20]
 8008e02:	e02b      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	4a26      	ldr	r2, [pc, #152]	; (8008ea0 <USB_SetTurnaroundTime+0x134>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d906      	bls.n	8008e1a <USB_SetTurnaroundTime+0xae>
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	4a25      	ldr	r2, [pc, #148]	; (8008ea4 <USB_SetTurnaroundTime+0x138>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d202      	bcs.n	8008e1a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008e14:	2309      	movs	r3, #9
 8008e16:	617b      	str	r3, [r7, #20]
 8008e18:	e020      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	4a21      	ldr	r2, [pc, #132]	; (8008ea4 <USB_SetTurnaroundTime+0x138>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d306      	bcc.n	8008e30 <USB_SetTurnaroundTime+0xc4>
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	4a20      	ldr	r2, [pc, #128]	; (8008ea8 <USB_SetTurnaroundTime+0x13c>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d802      	bhi.n	8008e30 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008e2a:	2308      	movs	r3, #8
 8008e2c:	617b      	str	r3, [r7, #20]
 8008e2e:	e015      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	4a1d      	ldr	r2, [pc, #116]	; (8008ea8 <USB_SetTurnaroundTime+0x13c>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d906      	bls.n	8008e46 <USB_SetTurnaroundTime+0xda>
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	4a1c      	ldr	r2, [pc, #112]	; (8008eac <USB_SetTurnaroundTime+0x140>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d202      	bcs.n	8008e46 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008e40:	2307      	movs	r3, #7
 8008e42:	617b      	str	r3, [r7, #20]
 8008e44:	e00a      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008e46:	2306      	movs	r3, #6
 8008e48:	617b      	str	r3, [r7, #20]
 8008e4a:	e007      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008e4c:	79fb      	ldrb	r3, [r7, #7]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d102      	bne.n	8008e58 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008e52:	2309      	movs	r3, #9
 8008e54:	617b      	str	r3, [r7, #20]
 8008e56:	e001      	b.n	8008e5c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008e58:	2309      	movs	r3, #9
 8008e5a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	68db      	ldr	r3, [r3, #12]
 8008e60:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	68da      	ldr	r2, [r3, #12]
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	029b      	lsls	r3, r3, #10
 8008e70:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008e74:	431a      	orrs	r2, r3
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008e7a:	2300      	movs	r3, #0
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	371c      	adds	r7, #28
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr
 8008e88:	00d8acbf 	.word	0x00d8acbf
 8008e8c:	00e4e1c0 	.word	0x00e4e1c0
 8008e90:	00f42400 	.word	0x00f42400
 8008e94:	01067380 	.word	0x01067380
 8008e98:	011a499f 	.word	0x011a499f
 8008e9c:	01312cff 	.word	0x01312cff
 8008ea0:	014ca43f 	.word	0x014ca43f
 8008ea4:	016e3600 	.word	0x016e3600
 8008ea8:	01a6ab1f 	.word	0x01a6ab1f
 8008eac:	01e84800 	.word	0x01e84800

08008eb0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b083      	sub	sp, #12
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	689b      	ldr	r3, [r3, #8]
 8008ebc:	f043 0201 	orr.w	r2, r3, #1
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	370c      	adds	r7, #12
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr

08008ed2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ed2:	b480      	push	{r7}
 8008ed4:	b083      	sub	sp, #12
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	f023 0201 	bic.w	r2, r3, #1
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008ee6:	2300      	movs	r3, #0
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	370c      	adds	r7, #12
 8008eec:	46bd      	mov	sp, r7
 8008eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef2:	4770      	bx	lr

08008ef4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	460b      	mov	r3, r1
 8008efe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008f00:	2300      	movs	r3, #0
 8008f02:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	68db      	ldr	r3, [r3, #12]
 8008f08:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008f10:	78fb      	ldrb	r3, [r7, #3]
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d115      	bne.n	8008f42 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	68db      	ldr	r3, [r3, #12]
 8008f1a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008f22:	2001      	movs	r0, #1
 8008f24:	f7fb f820 	bl	8003f68 <HAL_Delay>
      ms++;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008f2e:	6878      	ldr	r0, [r7, #4]
 8008f30:	f001 fa45 	bl	800a3be <USB_GetMode>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d01e      	beq.n	8008f78 <USB_SetCurrentMode+0x84>
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2b31      	cmp	r3, #49	; 0x31
 8008f3e:	d9f0      	bls.n	8008f22 <USB_SetCurrentMode+0x2e>
 8008f40:	e01a      	b.n	8008f78 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008f42:	78fb      	ldrb	r3, [r7, #3]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d115      	bne.n	8008f74 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	68db      	ldr	r3, [r3, #12]
 8008f4c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008f54:	2001      	movs	r0, #1
 8008f56:	f7fb f807 	bl	8003f68 <HAL_Delay>
      ms++;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f001 fa2c 	bl	800a3be <USB_GetMode>
 8008f66:	4603      	mov	r3, r0
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d005      	beq.n	8008f78 <USB_SetCurrentMode+0x84>
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2b31      	cmp	r3, #49	; 0x31
 8008f70:	d9f0      	bls.n	8008f54 <USB_SetCurrentMode+0x60>
 8008f72:	e001      	b.n	8008f78 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008f74:	2301      	movs	r3, #1
 8008f76:	e005      	b.n	8008f84 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	2b32      	cmp	r3, #50	; 0x32
 8008f7c:	d101      	bne.n	8008f82 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	e000      	b.n	8008f84 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008f82:	2300      	movs	r3, #0
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3710      	adds	r7, #16
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f8c:	b084      	sub	sp, #16
 8008f8e:	b580      	push	{r7, lr}
 8008f90:	b086      	sub	sp, #24
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
 8008f96:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008f9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	613b      	str	r3, [r7, #16]
 8008faa:	e009      	b.n	8008fc0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008fac:	687a      	ldr	r2, [r7, #4]
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	3340      	adds	r3, #64	; 0x40
 8008fb2:	009b      	lsls	r3, r3, #2
 8008fb4:	4413      	add	r3, r2
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	613b      	str	r3, [r7, #16]
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	2b0e      	cmp	r3, #14
 8008fc4:	d9f2      	bls.n	8008fac <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008fc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d11c      	bne.n	8009006 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	68fa      	ldr	r2, [r7, #12]
 8008fd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008fda:	f043 0302 	orr.w	r3, r3, #2
 8008fde:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fe4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ffc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	639a      	str	r2, [r3, #56]	; 0x38
 8009004:	e00b      	b.n	800901e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800900a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009016:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009024:	461a      	mov	r2, r3
 8009026:	2300      	movs	r3, #0
 8009028:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009030:	4619      	mov	r1, r3
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009038:	461a      	mov	r2, r3
 800903a:	680b      	ldr	r3, [r1, #0]
 800903c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800903e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009040:	2b01      	cmp	r3, #1
 8009042:	d10c      	bne.n	800905e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009046:	2b00      	cmp	r3, #0
 8009048:	d104      	bne.n	8009054 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800904a:	2100      	movs	r1, #0
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 f965 	bl	800931c <USB_SetDevSpeed>
 8009052:	e008      	b.n	8009066 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009054:	2101      	movs	r1, #1
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f000 f960 	bl	800931c <USB_SetDevSpeed>
 800905c:	e003      	b.n	8009066 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800905e:	2103      	movs	r1, #3
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 f95b 	bl	800931c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009066:	2110      	movs	r1, #16
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 f8f3 	bl	8009254 <USB_FlushTxFifo>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d001      	beq.n	8009078 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009074:	2301      	movs	r3, #1
 8009076:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f000 f91f 	bl	80092bc <USB_FlushRxFifo>
 800907e:	4603      	mov	r3, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	d001      	beq.n	8009088 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009084:	2301      	movs	r3, #1
 8009086:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800908e:	461a      	mov	r2, r3
 8009090:	2300      	movs	r3, #0
 8009092:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800909a:	461a      	mov	r2, r3
 800909c:	2300      	movs	r3, #0
 800909e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090a6:	461a      	mov	r2, r3
 80090a8:	2300      	movs	r3, #0
 80090aa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80090ac:	2300      	movs	r3, #0
 80090ae:	613b      	str	r3, [r7, #16]
 80090b0:	e043      	b.n	800913a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	015a      	lsls	r2, r3, #5
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	4413      	add	r3, r2
 80090ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80090c4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80090c8:	d118      	bne.n	80090fc <USB_DevInit+0x170>
    {
      if (i == 0U)
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d10a      	bne.n	80090e6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	015a      	lsls	r2, r3, #5
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	4413      	add	r3, r2
 80090d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090dc:	461a      	mov	r2, r3
 80090de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80090e2:	6013      	str	r3, [r2, #0]
 80090e4:	e013      	b.n	800910e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	015a      	lsls	r2, r3, #5
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	4413      	add	r3, r2
 80090ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090f2:	461a      	mov	r2, r3
 80090f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80090f8:	6013      	str	r3, [r2, #0]
 80090fa:	e008      	b.n	800910e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	015a      	lsls	r2, r3, #5
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	4413      	add	r3, r2
 8009104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009108:	461a      	mov	r2, r3
 800910a:	2300      	movs	r3, #0
 800910c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	015a      	lsls	r2, r3, #5
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	4413      	add	r3, r2
 8009116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800911a:	461a      	mov	r2, r3
 800911c:	2300      	movs	r3, #0
 800911e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	015a      	lsls	r2, r3, #5
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	4413      	add	r3, r2
 8009128:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800912c:	461a      	mov	r2, r3
 800912e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009132:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	3301      	adds	r3, #1
 8009138:	613b      	str	r3, [r7, #16]
 800913a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800913c:	693a      	ldr	r2, [r7, #16]
 800913e:	429a      	cmp	r2, r3
 8009140:	d3b7      	bcc.n	80090b2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009142:	2300      	movs	r3, #0
 8009144:	613b      	str	r3, [r7, #16]
 8009146:	e043      	b.n	80091d0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	015a      	lsls	r2, r3, #5
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	4413      	add	r3, r2
 8009150:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800915a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800915e:	d118      	bne.n	8009192 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009160:	693b      	ldr	r3, [r7, #16]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d10a      	bne.n	800917c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	015a      	lsls	r2, r3, #5
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	4413      	add	r3, r2
 800916e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009172:	461a      	mov	r2, r3
 8009174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009178:	6013      	str	r3, [r2, #0]
 800917a:	e013      	b.n	80091a4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	015a      	lsls	r2, r3, #5
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	4413      	add	r3, r2
 8009184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009188:	461a      	mov	r2, r3
 800918a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800918e:	6013      	str	r3, [r2, #0]
 8009190:	e008      	b.n	80091a4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	015a      	lsls	r2, r3, #5
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	4413      	add	r3, r2
 800919a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800919e:	461a      	mov	r2, r3
 80091a0:	2300      	movs	r3, #0
 80091a2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	015a      	lsls	r2, r3, #5
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	4413      	add	r3, r2
 80091ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091b0:	461a      	mov	r2, r3
 80091b2:	2300      	movs	r3, #0
 80091b4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	015a      	lsls	r2, r3, #5
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	4413      	add	r3, r2
 80091be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091c2:	461a      	mov	r2, r3
 80091c4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80091c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	3301      	adds	r3, #1
 80091ce:	613b      	str	r3, [r7, #16]
 80091d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091d2:	693a      	ldr	r2, [r7, #16]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d3b7      	bcc.n	8009148 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	68fa      	ldr	r2, [r7, #12]
 80091e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091ea:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2200      	movs	r2, #0
 80091f0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80091f8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80091fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d105      	bne.n	800920c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	699b      	ldr	r3, [r3, #24]
 8009204:	f043 0210 	orr.w	r2, r3, #16
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	699a      	ldr	r2, [r3, #24]
 8009210:	4b0f      	ldr	r3, [pc, #60]	; (8009250 <USB_DevInit+0x2c4>)
 8009212:	4313      	orrs	r3, r2
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009218:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800921a:	2b00      	cmp	r3, #0
 800921c:	d005      	beq.n	800922a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	699b      	ldr	r3, [r3, #24]
 8009222:	f043 0208 	orr.w	r2, r3, #8
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800922a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800922c:	2b01      	cmp	r3, #1
 800922e:	d107      	bne.n	8009240 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	699b      	ldr	r3, [r3, #24]
 8009234:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009238:	f043 0304 	orr.w	r3, r3, #4
 800923c:	687a      	ldr	r2, [r7, #4]
 800923e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009240:	7dfb      	ldrb	r3, [r7, #23]
}
 8009242:	4618      	mov	r0, r3
 8009244:	3718      	adds	r7, #24
 8009246:	46bd      	mov	sp, r7
 8009248:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800924c:	b004      	add	sp, #16
 800924e:	4770      	bx	lr
 8009250:	803c3800 	.word	0x803c3800

08009254 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009254:	b480      	push	{r7}
 8009256:	b085      	sub	sp, #20
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800925e:	2300      	movs	r3, #0
 8009260:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	3301      	adds	r3, #1
 8009266:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	4a13      	ldr	r2, [pc, #76]	; (80092b8 <USB_FlushTxFifo+0x64>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d901      	bls.n	8009274 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009270:	2303      	movs	r3, #3
 8009272:	e01b      	b.n	80092ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	691b      	ldr	r3, [r3, #16]
 8009278:	2b00      	cmp	r3, #0
 800927a:	daf2      	bge.n	8009262 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800927c:	2300      	movs	r3, #0
 800927e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	019b      	lsls	r3, r3, #6
 8009284:	f043 0220 	orr.w	r2, r3, #32
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	3301      	adds	r3, #1
 8009290:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	4a08      	ldr	r2, [pc, #32]	; (80092b8 <USB_FlushTxFifo+0x64>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d901      	bls.n	800929e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800929a:	2303      	movs	r3, #3
 800929c:	e006      	b.n	80092ac <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	691b      	ldr	r3, [r3, #16]
 80092a2:	f003 0320 	and.w	r3, r3, #32
 80092a6:	2b20      	cmp	r3, #32
 80092a8:	d0f0      	beq.n	800928c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80092aa:	2300      	movs	r3, #0
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3714      	adds	r7, #20
 80092b0:	46bd      	mov	sp, r7
 80092b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b6:	4770      	bx	lr
 80092b8:	00030d40 	.word	0x00030d40

080092bc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80092bc:	b480      	push	{r7}
 80092be:	b085      	sub	sp, #20
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80092c4:	2300      	movs	r3, #0
 80092c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	3301      	adds	r3, #1
 80092cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	4a11      	ldr	r2, [pc, #68]	; (8009318 <USB_FlushRxFifo+0x5c>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d901      	bls.n	80092da <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80092d6:	2303      	movs	r3, #3
 80092d8:	e018      	b.n	800930c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	691b      	ldr	r3, [r3, #16]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	daf2      	bge.n	80092c8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80092e2:	2300      	movs	r3, #0
 80092e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2210      	movs	r2, #16
 80092ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	3301      	adds	r3, #1
 80092f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	4a08      	ldr	r2, [pc, #32]	; (8009318 <USB_FlushRxFifo+0x5c>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d901      	bls.n	80092fe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80092fa:	2303      	movs	r3, #3
 80092fc:	e006      	b.n	800930c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	f003 0310 	and.w	r3, r3, #16
 8009306:	2b10      	cmp	r3, #16
 8009308:	d0f0      	beq.n	80092ec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800930a:	2300      	movs	r3, #0
}
 800930c:	4618      	mov	r0, r3
 800930e:	3714      	adds	r7, #20
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr
 8009318:	00030d40 	.word	0x00030d40

0800931c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800931c:	b480      	push	{r7}
 800931e:	b085      	sub	sp, #20
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	460b      	mov	r3, r1
 8009326:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	78fb      	ldrb	r3, [r7, #3]
 8009336:	68f9      	ldr	r1, [r7, #12]
 8009338:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800933c:	4313      	orrs	r3, r2
 800933e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009340:	2300      	movs	r3, #0
}
 8009342:	4618      	mov	r0, r3
 8009344:	3714      	adds	r7, #20
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr

0800934e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800934e:	b480      	push	{r7}
 8009350:	b087      	sub	sp, #28
 8009352:	af00      	add	r7, sp, #0
 8009354:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	f003 0306 	and.w	r3, r3, #6
 8009366:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d102      	bne.n	8009374 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800936e:	2300      	movs	r3, #0
 8009370:	75fb      	strb	r3, [r7, #23]
 8009372:	e00a      	b.n	800938a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2b02      	cmp	r3, #2
 8009378:	d002      	beq.n	8009380 <USB_GetDevSpeed+0x32>
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2b06      	cmp	r3, #6
 800937e:	d102      	bne.n	8009386 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009380:	2302      	movs	r3, #2
 8009382:	75fb      	strb	r3, [r7, #23]
 8009384:	e001      	b.n	800938a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009386:	230f      	movs	r3, #15
 8009388:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800938a:	7dfb      	ldrb	r3, [r7, #23]
}
 800938c:	4618      	mov	r0, r3
 800938e:	371c      	adds	r7, #28
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr

08009398 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009398:	b480      	push	{r7}
 800939a:	b085      	sub	sp, #20
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	781b      	ldrb	r3, [r3, #0]
 80093aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	785b      	ldrb	r3, [r3, #1]
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d13a      	bne.n	800942a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093ba:	69da      	ldr	r2, [r3, #28]
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	781b      	ldrb	r3, [r3, #0]
 80093c0:	f003 030f 	and.w	r3, r3, #15
 80093c4:	2101      	movs	r1, #1
 80093c6:	fa01 f303 	lsl.w	r3, r1, r3
 80093ca:	b29b      	uxth	r3, r3
 80093cc:	68f9      	ldr	r1, [r7, #12]
 80093ce:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093d2:	4313      	orrs	r3, r2
 80093d4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	015a      	lsls	r2, r3, #5
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	4413      	add	r3, r2
 80093de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d155      	bne.n	8009498 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	015a      	lsls	r2, r3, #5
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	4413      	add	r3, r2
 80093f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093f8:	681a      	ldr	r2, [r3, #0]
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	68db      	ldr	r3, [r3, #12]
 80093fe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	791b      	ldrb	r3, [r3, #4]
 8009406:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009408:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	059b      	lsls	r3, r3, #22
 800940e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009410:	4313      	orrs	r3, r2
 8009412:	68ba      	ldr	r2, [r7, #8]
 8009414:	0151      	lsls	r1, r2, #5
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	440a      	add	r2, r1
 800941a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800941e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009422:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009426:	6013      	str	r3, [r2, #0]
 8009428:	e036      	b.n	8009498 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009430:	69da      	ldr	r2, [r3, #28]
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	f003 030f 	and.w	r3, r3, #15
 800943a:	2101      	movs	r1, #1
 800943c:	fa01 f303 	lsl.w	r3, r1, r3
 8009440:	041b      	lsls	r3, r3, #16
 8009442:	68f9      	ldr	r1, [r7, #12]
 8009444:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009448:	4313      	orrs	r3, r2
 800944a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	015a      	lsls	r2, r3, #5
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	4413      	add	r3, r2
 8009454:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800945e:	2b00      	cmp	r3, #0
 8009460:	d11a      	bne.n	8009498 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	015a      	lsls	r2, r3, #5
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	4413      	add	r3, r2
 800946a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	791b      	ldrb	r3, [r3, #4]
 800947c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800947e:	430b      	orrs	r3, r1
 8009480:	4313      	orrs	r3, r2
 8009482:	68ba      	ldr	r2, [r7, #8]
 8009484:	0151      	lsls	r1, r2, #5
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	440a      	add	r2, r1
 800948a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800948e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009492:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009496:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009498:	2300      	movs	r3, #0
}
 800949a:	4618      	mov	r0, r3
 800949c:	3714      	adds	r7, #20
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
	...

080094a8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80094a8:	b480      	push	{r7}
 80094aa:	b085      	sub	sp, #20
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	785b      	ldrb	r3, [r3, #1]
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	d161      	bne.n	8009588 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	015a      	lsls	r2, r3, #5
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	4413      	add	r3, r2
 80094cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80094d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80094da:	d11f      	bne.n	800951c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	015a      	lsls	r2, r3, #5
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	4413      	add	r3, r2
 80094e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	68ba      	ldr	r2, [r7, #8]
 80094ec:	0151      	lsls	r1, r2, #5
 80094ee:	68fa      	ldr	r2, [r7, #12]
 80094f0:	440a      	add	r2, r1
 80094f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80094fa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	015a      	lsls	r2, r3, #5
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	4413      	add	r3, r2
 8009504:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	68ba      	ldr	r2, [r7, #8]
 800950c:	0151      	lsls	r1, r2, #5
 800950e:	68fa      	ldr	r2, [r7, #12]
 8009510:	440a      	add	r2, r1
 8009512:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009516:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800951a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009522:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	f003 030f 	and.w	r3, r3, #15
 800952c:	2101      	movs	r1, #1
 800952e:	fa01 f303 	lsl.w	r3, r1, r3
 8009532:	b29b      	uxth	r3, r3
 8009534:	43db      	mvns	r3, r3
 8009536:	68f9      	ldr	r1, [r7, #12]
 8009538:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800953c:	4013      	ands	r3, r2
 800953e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009546:	69da      	ldr	r2, [r3, #28]
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	781b      	ldrb	r3, [r3, #0]
 800954c:	f003 030f 	and.w	r3, r3, #15
 8009550:	2101      	movs	r1, #1
 8009552:	fa01 f303 	lsl.w	r3, r1, r3
 8009556:	b29b      	uxth	r3, r3
 8009558:	43db      	mvns	r3, r3
 800955a:	68f9      	ldr	r1, [r7, #12]
 800955c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009560:	4013      	ands	r3, r2
 8009562:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	015a      	lsls	r2, r3, #5
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	4413      	add	r3, r2
 800956c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009570:	681a      	ldr	r2, [r3, #0]
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	0159      	lsls	r1, r3, #5
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	440b      	add	r3, r1
 800957a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800957e:	4619      	mov	r1, r3
 8009580:	4b35      	ldr	r3, [pc, #212]	; (8009658 <USB_DeactivateEndpoint+0x1b0>)
 8009582:	4013      	ands	r3, r2
 8009584:	600b      	str	r3, [r1, #0]
 8009586:	e060      	b.n	800964a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	015a      	lsls	r2, r3, #5
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	4413      	add	r3, r2
 8009590:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800959a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800959e:	d11f      	bne.n	80095e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	015a      	lsls	r2, r3, #5
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	4413      	add	r3, r2
 80095a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	68ba      	ldr	r2, [r7, #8]
 80095b0:	0151      	lsls	r1, r2, #5
 80095b2:	68fa      	ldr	r2, [r7, #12]
 80095b4:	440a      	add	r2, r1
 80095b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095ba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80095be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80095c0:	68bb      	ldr	r3, [r7, #8]
 80095c2:	015a      	lsls	r2, r3, #5
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	4413      	add	r3, r2
 80095c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	68ba      	ldr	r2, [r7, #8]
 80095d0:	0151      	lsls	r1, r2, #5
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	440a      	add	r2, r1
 80095d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095da:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80095de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	f003 030f 	and.w	r3, r3, #15
 80095f0:	2101      	movs	r1, #1
 80095f2:	fa01 f303 	lsl.w	r3, r1, r3
 80095f6:	041b      	lsls	r3, r3, #16
 80095f8:	43db      	mvns	r3, r3
 80095fa:	68f9      	ldr	r1, [r7, #12]
 80095fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009600:	4013      	ands	r3, r2
 8009602:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800960a:	69da      	ldr	r2, [r3, #28]
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	781b      	ldrb	r3, [r3, #0]
 8009610:	f003 030f 	and.w	r3, r3, #15
 8009614:	2101      	movs	r1, #1
 8009616:	fa01 f303 	lsl.w	r3, r1, r3
 800961a:	041b      	lsls	r3, r3, #16
 800961c:	43db      	mvns	r3, r3
 800961e:	68f9      	ldr	r1, [r7, #12]
 8009620:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009624:	4013      	ands	r3, r2
 8009626:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	015a      	lsls	r2, r3, #5
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	4413      	add	r3, r2
 8009630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	0159      	lsls	r1, r3, #5
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	440b      	add	r3, r1
 800963e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009642:	4619      	mov	r1, r3
 8009644:	4b05      	ldr	r3, [pc, #20]	; (800965c <USB_DeactivateEndpoint+0x1b4>)
 8009646:	4013      	ands	r3, r2
 8009648:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3714      	adds	r7, #20
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr
 8009658:	ec337800 	.word	0xec337800
 800965c:	eff37800 	.word	0xeff37800

08009660 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b08a      	sub	sp, #40	; 0x28
 8009664:	af02      	add	r7, sp, #8
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	4613      	mov	r3, r2
 800966c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	785b      	ldrb	r3, [r3, #1]
 800967c:	2b01      	cmp	r3, #1
 800967e:	f040 815c 	bne.w	800993a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	699b      	ldr	r3, [r3, #24]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d132      	bne.n	80096f0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800968a:	69bb      	ldr	r3, [r7, #24]
 800968c:	015a      	lsls	r2, r3, #5
 800968e:	69fb      	ldr	r3, [r7, #28]
 8009690:	4413      	add	r3, r2
 8009692:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009696:	691b      	ldr	r3, [r3, #16]
 8009698:	69ba      	ldr	r2, [r7, #24]
 800969a:	0151      	lsls	r1, r2, #5
 800969c:	69fa      	ldr	r2, [r7, #28]
 800969e:	440a      	add	r2, r1
 80096a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096a4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80096a8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80096ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80096ae:	69bb      	ldr	r3, [r7, #24]
 80096b0:	015a      	lsls	r2, r3, #5
 80096b2:	69fb      	ldr	r3, [r7, #28]
 80096b4:	4413      	add	r3, r2
 80096b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096ba:	691b      	ldr	r3, [r3, #16]
 80096bc:	69ba      	ldr	r2, [r7, #24]
 80096be:	0151      	lsls	r1, r2, #5
 80096c0:	69fa      	ldr	r2, [r7, #28]
 80096c2:	440a      	add	r2, r1
 80096c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80096cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	015a      	lsls	r2, r3, #5
 80096d2:	69fb      	ldr	r3, [r7, #28]
 80096d4:	4413      	add	r3, r2
 80096d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096da:	691b      	ldr	r3, [r3, #16]
 80096dc:	69ba      	ldr	r2, [r7, #24]
 80096de:	0151      	lsls	r1, r2, #5
 80096e0:	69fa      	ldr	r2, [r7, #28]
 80096e2:	440a      	add	r2, r1
 80096e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096e8:	0cdb      	lsrs	r3, r3, #19
 80096ea:	04db      	lsls	r3, r3, #19
 80096ec:	6113      	str	r3, [r2, #16]
 80096ee:	e074      	b.n	80097da <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80096f0:	69bb      	ldr	r3, [r7, #24]
 80096f2:	015a      	lsls	r2, r3, #5
 80096f4:	69fb      	ldr	r3, [r7, #28]
 80096f6:	4413      	add	r3, r2
 80096f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096fc:	691b      	ldr	r3, [r3, #16]
 80096fe:	69ba      	ldr	r2, [r7, #24]
 8009700:	0151      	lsls	r1, r2, #5
 8009702:	69fa      	ldr	r2, [r7, #28]
 8009704:	440a      	add	r2, r1
 8009706:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800970a:	0cdb      	lsrs	r3, r3, #19
 800970c:	04db      	lsls	r3, r3, #19
 800970e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009710:	69bb      	ldr	r3, [r7, #24]
 8009712:	015a      	lsls	r2, r3, #5
 8009714:	69fb      	ldr	r3, [r7, #28]
 8009716:	4413      	add	r3, r2
 8009718:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800971c:	691b      	ldr	r3, [r3, #16]
 800971e:	69ba      	ldr	r2, [r7, #24]
 8009720:	0151      	lsls	r1, r2, #5
 8009722:	69fa      	ldr	r2, [r7, #28]
 8009724:	440a      	add	r2, r1
 8009726:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800972a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800972e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009732:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	015a      	lsls	r2, r3, #5
 8009738:	69fb      	ldr	r3, [r7, #28]
 800973a:	4413      	add	r3, r2
 800973c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009740:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009742:	68bb      	ldr	r3, [r7, #8]
 8009744:	6999      	ldr	r1, [r3, #24]
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	440b      	add	r3, r1
 800974c:	1e59      	subs	r1, r3, #1
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	68db      	ldr	r3, [r3, #12]
 8009752:	fbb1 f3f3 	udiv	r3, r1, r3
 8009756:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009758:	4b9d      	ldr	r3, [pc, #628]	; (80099d0 <USB_EPStartXfer+0x370>)
 800975a:	400b      	ands	r3, r1
 800975c:	69b9      	ldr	r1, [r7, #24]
 800975e:	0148      	lsls	r0, r1, #5
 8009760:	69f9      	ldr	r1, [r7, #28]
 8009762:	4401      	add	r1, r0
 8009764:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009768:	4313      	orrs	r3, r2
 800976a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800976c:	69bb      	ldr	r3, [r7, #24]
 800976e:	015a      	lsls	r2, r3, #5
 8009770:	69fb      	ldr	r3, [r7, #28]
 8009772:	4413      	add	r3, r2
 8009774:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009778:	691a      	ldr	r2, [r3, #16]
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	699b      	ldr	r3, [r3, #24]
 800977e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009782:	69b9      	ldr	r1, [r7, #24]
 8009784:	0148      	lsls	r0, r1, #5
 8009786:	69f9      	ldr	r1, [r7, #28]
 8009788:	4401      	add	r1, r0
 800978a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800978e:	4313      	orrs	r3, r2
 8009790:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	791b      	ldrb	r3, [r3, #4]
 8009796:	2b01      	cmp	r3, #1
 8009798:	d11f      	bne.n	80097da <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800979a:	69bb      	ldr	r3, [r7, #24]
 800979c:	015a      	lsls	r2, r3, #5
 800979e:	69fb      	ldr	r3, [r7, #28]
 80097a0:	4413      	add	r3, r2
 80097a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097a6:	691b      	ldr	r3, [r3, #16]
 80097a8:	69ba      	ldr	r2, [r7, #24]
 80097aa:	0151      	lsls	r1, r2, #5
 80097ac:	69fa      	ldr	r2, [r7, #28]
 80097ae:	440a      	add	r2, r1
 80097b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097b4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80097b8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80097ba:	69bb      	ldr	r3, [r7, #24]
 80097bc:	015a      	lsls	r2, r3, #5
 80097be:	69fb      	ldr	r3, [r7, #28]
 80097c0:	4413      	add	r3, r2
 80097c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097c6:	691b      	ldr	r3, [r3, #16]
 80097c8:	69ba      	ldr	r2, [r7, #24]
 80097ca:	0151      	lsls	r1, r2, #5
 80097cc:	69fa      	ldr	r2, [r7, #28]
 80097ce:	440a      	add	r2, r1
 80097d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80097d8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80097da:	79fb      	ldrb	r3, [r7, #7]
 80097dc:	2b01      	cmp	r3, #1
 80097de:	d14b      	bne.n	8009878 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	695b      	ldr	r3, [r3, #20]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d009      	beq.n	80097fc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	015a      	lsls	r2, r3, #5
 80097ec:	69fb      	ldr	r3, [r7, #28]
 80097ee:	4413      	add	r3, r2
 80097f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097f4:	461a      	mov	r2, r3
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	695b      	ldr	r3, [r3, #20]
 80097fa:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	791b      	ldrb	r3, [r3, #4]
 8009800:	2b01      	cmp	r3, #1
 8009802:	d128      	bne.n	8009856 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009804:	69fb      	ldr	r3, [r7, #28]
 8009806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800980a:	689b      	ldr	r3, [r3, #8]
 800980c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009810:	2b00      	cmp	r3, #0
 8009812:	d110      	bne.n	8009836 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	015a      	lsls	r2, r3, #5
 8009818:	69fb      	ldr	r3, [r7, #28]
 800981a:	4413      	add	r3, r2
 800981c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	69ba      	ldr	r2, [r7, #24]
 8009824:	0151      	lsls	r1, r2, #5
 8009826:	69fa      	ldr	r2, [r7, #28]
 8009828:	440a      	add	r2, r1
 800982a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800982e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009832:	6013      	str	r3, [r2, #0]
 8009834:	e00f      	b.n	8009856 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009836:	69bb      	ldr	r3, [r7, #24]
 8009838:	015a      	lsls	r2, r3, #5
 800983a:	69fb      	ldr	r3, [r7, #28]
 800983c:	4413      	add	r3, r2
 800983e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	69ba      	ldr	r2, [r7, #24]
 8009846:	0151      	lsls	r1, r2, #5
 8009848:	69fa      	ldr	r2, [r7, #28]
 800984a:	440a      	add	r2, r1
 800984c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009854:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009856:	69bb      	ldr	r3, [r7, #24]
 8009858:	015a      	lsls	r2, r3, #5
 800985a:	69fb      	ldr	r3, [r7, #28]
 800985c:	4413      	add	r3, r2
 800985e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	69ba      	ldr	r2, [r7, #24]
 8009866:	0151      	lsls	r1, r2, #5
 8009868:	69fa      	ldr	r2, [r7, #28]
 800986a:	440a      	add	r2, r1
 800986c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009870:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009874:	6013      	str	r3, [r2, #0]
 8009876:	e133      	b.n	8009ae0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009878:	69bb      	ldr	r3, [r7, #24]
 800987a:	015a      	lsls	r2, r3, #5
 800987c:	69fb      	ldr	r3, [r7, #28]
 800987e:	4413      	add	r3, r2
 8009880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	69ba      	ldr	r2, [r7, #24]
 8009888:	0151      	lsls	r1, r2, #5
 800988a:	69fa      	ldr	r2, [r7, #28]
 800988c:	440a      	add	r2, r1
 800988e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009892:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009896:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	791b      	ldrb	r3, [r3, #4]
 800989c:	2b01      	cmp	r3, #1
 800989e:	d015      	beq.n	80098cc <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	699b      	ldr	r3, [r3, #24]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	f000 811b 	beq.w	8009ae0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	781b      	ldrb	r3, [r3, #0]
 80098b6:	f003 030f 	and.w	r3, r3, #15
 80098ba:	2101      	movs	r1, #1
 80098bc:	fa01 f303 	lsl.w	r3, r1, r3
 80098c0:	69f9      	ldr	r1, [r7, #28]
 80098c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80098c6:	4313      	orrs	r3, r2
 80098c8:	634b      	str	r3, [r1, #52]	; 0x34
 80098ca:	e109      	b.n	8009ae0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80098cc:	69fb      	ldr	r3, [r7, #28]
 80098ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098d2:	689b      	ldr	r3, [r3, #8]
 80098d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d110      	bne.n	80098fe <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80098dc:	69bb      	ldr	r3, [r7, #24]
 80098de:	015a      	lsls	r2, r3, #5
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	4413      	add	r3, r2
 80098e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	69ba      	ldr	r2, [r7, #24]
 80098ec:	0151      	lsls	r1, r2, #5
 80098ee:	69fa      	ldr	r2, [r7, #28]
 80098f0:	440a      	add	r2, r1
 80098f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80098fa:	6013      	str	r3, [r2, #0]
 80098fc:	e00f      	b.n	800991e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80098fe:	69bb      	ldr	r3, [r7, #24]
 8009900:	015a      	lsls	r2, r3, #5
 8009902:	69fb      	ldr	r3, [r7, #28]
 8009904:	4413      	add	r3, r2
 8009906:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	69ba      	ldr	r2, [r7, #24]
 800990e:	0151      	lsls	r1, r2, #5
 8009910:	69fa      	ldr	r2, [r7, #28]
 8009912:	440a      	add	r2, r1
 8009914:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800991c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	6919      	ldr	r1, [r3, #16]
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	781a      	ldrb	r2, [r3, #0]
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	699b      	ldr	r3, [r3, #24]
 800992a:	b298      	uxth	r0, r3
 800992c:	79fb      	ldrb	r3, [r7, #7]
 800992e:	9300      	str	r3, [sp, #0]
 8009930:	4603      	mov	r3, r0
 8009932:	68f8      	ldr	r0, [r7, #12]
 8009934:	f000 fade 	bl	8009ef4 <USB_WritePacket>
 8009938:	e0d2      	b.n	8009ae0 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800993a:	69bb      	ldr	r3, [r7, #24]
 800993c:	015a      	lsls	r2, r3, #5
 800993e:	69fb      	ldr	r3, [r7, #28]
 8009940:	4413      	add	r3, r2
 8009942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	69ba      	ldr	r2, [r7, #24]
 800994a:	0151      	lsls	r1, r2, #5
 800994c:	69fa      	ldr	r2, [r7, #28]
 800994e:	440a      	add	r2, r1
 8009950:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009954:	0cdb      	lsrs	r3, r3, #19
 8009956:	04db      	lsls	r3, r3, #19
 8009958:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	015a      	lsls	r2, r3, #5
 800995e:	69fb      	ldr	r3, [r7, #28]
 8009960:	4413      	add	r3, r2
 8009962:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009966:	691b      	ldr	r3, [r3, #16]
 8009968:	69ba      	ldr	r2, [r7, #24]
 800996a:	0151      	lsls	r1, r2, #5
 800996c:	69fa      	ldr	r2, [r7, #28]
 800996e:	440a      	add	r2, r1
 8009970:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009974:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009978:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800997c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	699b      	ldr	r3, [r3, #24]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d126      	bne.n	80099d4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009986:	69bb      	ldr	r3, [r7, #24]
 8009988:	015a      	lsls	r2, r3, #5
 800998a:	69fb      	ldr	r3, [r7, #28]
 800998c:	4413      	add	r3, r2
 800998e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009992:	691a      	ldr	r2, [r3, #16]
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	68db      	ldr	r3, [r3, #12]
 8009998:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800999c:	69b9      	ldr	r1, [r7, #24]
 800999e:	0148      	lsls	r0, r1, #5
 80099a0:	69f9      	ldr	r1, [r7, #28]
 80099a2:	4401      	add	r1, r0
 80099a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80099a8:	4313      	orrs	r3, r2
 80099aa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80099ac:	69bb      	ldr	r3, [r7, #24]
 80099ae:	015a      	lsls	r2, r3, #5
 80099b0:	69fb      	ldr	r3, [r7, #28]
 80099b2:	4413      	add	r3, r2
 80099b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099b8:	691b      	ldr	r3, [r3, #16]
 80099ba:	69ba      	ldr	r2, [r7, #24]
 80099bc:	0151      	lsls	r1, r2, #5
 80099be:	69fa      	ldr	r2, [r7, #28]
 80099c0:	440a      	add	r2, r1
 80099c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80099ca:	6113      	str	r3, [r2, #16]
 80099cc:	e03a      	b.n	8009a44 <USB_EPStartXfer+0x3e4>
 80099ce:	bf00      	nop
 80099d0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	699a      	ldr	r2, [r3, #24]
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	68db      	ldr	r3, [r3, #12]
 80099dc:	4413      	add	r3, r2
 80099de:	1e5a      	subs	r2, r3, #1
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	68db      	ldr	r3, [r3, #12]
 80099e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80099e8:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	8afa      	ldrh	r2, [r7, #22]
 80099f0:	fb03 f202 	mul.w	r2, r3, r2
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80099f8:	69bb      	ldr	r3, [r7, #24]
 80099fa:	015a      	lsls	r2, r3, #5
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	4413      	add	r3, r2
 8009a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a04:	691a      	ldr	r2, [r3, #16]
 8009a06:	8afb      	ldrh	r3, [r7, #22]
 8009a08:	04d9      	lsls	r1, r3, #19
 8009a0a:	4b38      	ldr	r3, [pc, #224]	; (8009aec <USB_EPStartXfer+0x48c>)
 8009a0c:	400b      	ands	r3, r1
 8009a0e:	69b9      	ldr	r1, [r7, #24]
 8009a10:	0148      	lsls	r0, r1, #5
 8009a12:	69f9      	ldr	r1, [r7, #28]
 8009a14:	4401      	add	r1, r0
 8009a16:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009a1e:	69bb      	ldr	r3, [r7, #24]
 8009a20:	015a      	lsls	r2, r3, #5
 8009a22:	69fb      	ldr	r3, [r7, #28]
 8009a24:	4413      	add	r3, r2
 8009a26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a2a:	691a      	ldr	r2, [r3, #16]
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	69db      	ldr	r3, [r3, #28]
 8009a30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a34:	69b9      	ldr	r1, [r7, #24]
 8009a36:	0148      	lsls	r0, r1, #5
 8009a38:	69f9      	ldr	r1, [r7, #28]
 8009a3a:	4401      	add	r1, r0
 8009a3c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009a40:	4313      	orrs	r3, r2
 8009a42:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009a44:	79fb      	ldrb	r3, [r7, #7]
 8009a46:	2b01      	cmp	r3, #1
 8009a48:	d10d      	bne.n	8009a66 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d009      	beq.n	8009a66 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	6919      	ldr	r1, [r3, #16]
 8009a56:	69bb      	ldr	r3, [r7, #24]
 8009a58:	015a      	lsls	r2, r3, #5
 8009a5a:	69fb      	ldr	r3, [r7, #28]
 8009a5c:	4413      	add	r3, r2
 8009a5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a62:	460a      	mov	r2, r1
 8009a64:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	791b      	ldrb	r3, [r3, #4]
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d128      	bne.n	8009ac0 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009a6e:	69fb      	ldr	r3, [r7, #28]
 8009a70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a74:	689b      	ldr	r3, [r3, #8]
 8009a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d110      	bne.n	8009aa0 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009a7e:	69bb      	ldr	r3, [r7, #24]
 8009a80:	015a      	lsls	r2, r3, #5
 8009a82:	69fb      	ldr	r3, [r7, #28]
 8009a84:	4413      	add	r3, r2
 8009a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	69ba      	ldr	r2, [r7, #24]
 8009a8e:	0151      	lsls	r1, r2, #5
 8009a90:	69fa      	ldr	r2, [r7, #28]
 8009a92:	440a      	add	r2, r1
 8009a94:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009a9c:	6013      	str	r3, [r2, #0]
 8009a9e:	e00f      	b.n	8009ac0 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009aa0:	69bb      	ldr	r3, [r7, #24]
 8009aa2:	015a      	lsls	r2, r3, #5
 8009aa4:	69fb      	ldr	r3, [r7, #28]
 8009aa6:	4413      	add	r3, r2
 8009aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	69ba      	ldr	r2, [r7, #24]
 8009ab0:	0151      	lsls	r1, r2, #5
 8009ab2:	69fa      	ldr	r2, [r7, #28]
 8009ab4:	440a      	add	r2, r1
 8009ab6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009abe:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	015a      	lsls	r2, r3, #5
 8009ac4:	69fb      	ldr	r3, [r7, #28]
 8009ac6:	4413      	add	r3, r2
 8009ac8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	69ba      	ldr	r2, [r7, #24]
 8009ad0:	0151      	lsls	r1, r2, #5
 8009ad2:	69fa      	ldr	r2, [r7, #28]
 8009ad4:	440a      	add	r2, r1
 8009ad6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ada:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009ade:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009ae0:	2300      	movs	r3, #0
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3720      	adds	r7, #32
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	1ff80000 	.word	0x1ff80000

08009af0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b087      	sub	sp, #28
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	4613      	mov	r3, r2
 8009afc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	781b      	ldrb	r3, [r3, #0]
 8009b06:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	785b      	ldrb	r3, [r3, #1]
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	f040 80ce 	bne.w	8009cae <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009b12:	68bb      	ldr	r3, [r7, #8]
 8009b14:	699b      	ldr	r3, [r3, #24]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d132      	bne.n	8009b80 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	015a      	lsls	r2, r3, #5
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	4413      	add	r3, r2
 8009b22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b26:	691b      	ldr	r3, [r3, #16]
 8009b28:	693a      	ldr	r2, [r7, #16]
 8009b2a:	0151      	lsls	r1, r2, #5
 8009b2c:	697a      	ldr	r2, [r7, #20]
 8009b2e:	440a      	add	r2, r1
 8009b30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b34:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009b38:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009b3c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	015a      	lsls	r2, r3, #5
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	4413      	add	r3, r2
 8009b46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b4a:	691b      	ldr	r3, [r3, #16]
 8009b4c:	693a      	ldr	r2, [r7, #16]
 8009b4e:	0151      	lsls	r1, r2, #5
 8009b50:	697a      	ldr	r2, [r7, #20]
 8009b52:	440a      	add	r2, r1
 8009b54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b58:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009b5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	015a      	lsls	r2, r3, #5
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	4413      	add	r3, r2
 8009b66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b6a:	691b      	ldr	r3, [r3, #16]
 8009b6c:	693a      	ldr	r2, [r7, #16]
 8009b6e:	0151      	lsls	r1, r2, #5
 8009b70:	697a      	ldr	r2, [r7, #20]
 8009b72:	440a      	add	r2, r1
 8009b74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b78:	0cdb      	lsrs	r3, r3, #19
 8009b7a:	04db      	lsls	r3, r3, #19
 8009b7c:	6113      	str	r3, [r2, #16]
 8009b7e:	e04e      	b.n	8009c1e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	015a      	lsls	r2, r3, #5
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	4413      	add	r3, r2
 8009b88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b8c:	691b      	ldr	r3, [r3, #16]
 8009b8e:	693a      	ldr	r2, [r7, #16]
 8009b90:	0151      	lsls	r1, r2, #5
 8009b92:	697a      	ldr	r2, [r7, #20]
 8009b94:	440a      	add	r2, r1
 8009b96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b9a:	0cdb      	lsrs	r3, r3, #19
 8009b9c:	04db      	lsls	r3, r3, #19
 8009b9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	015a      	lsls	r2, r3, #5
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	4413      	add	r3, r2
 8009ba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bac:	691b      	ldr	r3, [r3, #16]
 8009bae:	693a      	ldr	r2, [r7, #16]
 8009bb0:	0151      	lsls	r1, r2, #5
 8009bb2:	697a      	ldr	r2, [r7, #20]
 8009bb4:	440a      	add	r2, r1
 8009bb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009bbe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009bc2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	699a      	ldr	r2, [r3, #24]
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d903      	bls.n	8009bd8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	68da      	ldr	r2, [r3, #12]
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	015a      	lsls	r2, r3, #5
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	4413      	add	r3, r2
 8009be0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009be4:	691b      	ldr	r3, [r3, #16]
 8009be6:	693a      	ldr	r2, [r7, #16]
 8009be8:	0151      	lsls	r1, r2, #5
 8009bea:	697a      	ldr	r2, [r7, #20]
 8009bec:	440a      	add	r2, r1
 8009bee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bf2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009bf6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	015a      	lsls	r2, r3, #5
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	4413      	add	r3, r2
 8009c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c04:	691a      	ldr	r2, [r3, #16]
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	699b      	ldr	r3, [r3, #24]
 8009c0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c0e:	6939      	ldr	r1, [r7, #16]
 8009c10:	0148      	lsls	r0, r1, #5
 8009c12:	6979      	ldr	r1, [r7, #20]
 8009c14:	4401      	add	r1, r0
 8009c16:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009c1e:	79fb      	ldrb	r3, [r7, #7]
 8009c20:	2b01      	cmp	r3, #1
 8009c22:	d11e      	bne.n	8009c62 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	695b      	ldr	r3, [r3, #20]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d009      	beq.n	8009c40 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009c2c:	693b      	ldr	r3, [r7, #16]
 8009c2e:	015a      	lsls	r2, r3, #5
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	4413      	add	r3, r2
 8009c34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c38:	461a      	mov	r2, r3
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	695b      	ldr	r3, [r3, #20]
 8009c3e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	015a      	lsls	r2, r3, #5
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	4413      	add	r3, r2
 8009c48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	693a      	ldr	r2, [r7, #16]
 8009c50:	0151      	lsls	r1, r2, #5
 8009c52:	697a      	ldr	r2, [r7, #20]
 8009c54:	440a      	add	r2, r1
 8009c56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c5a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c5e:	6013      	str	r3, [r2, #0]
 8009c60:	e097      	b.n	8009d92 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c62:	693b      	ldr	r3, [r7, #16]
 8009c64:	015a      	lsls	r2, r3, #5
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	4413      	add	r3, r2
 8009c6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	693a      	ldr	r2, [r7, #16]
 8009c72:	0151      	lsls	r1, r2, #5
 8009c74:	697a      	ldr	r2, [r7, #20]
 8009c76:	440a      	add	r2, r1
 8009c78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c7c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c80:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	699b      	ldr	r3, [r3, #24]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	f000 8083 	beq.w	8009d92 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	f003 030f 	and.w	r3, r3, #15
 8009c9c:	2101      	movs	r1, #1
 8009c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8009ca2:	6979      	ldr	r1, [r7, #20]
 8009ca4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	634b      	str	r3, [r1, #52]	; 0x34
 8009cac:	e071      	b.n	8009d92 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009cae:	693b      	ldr	r3, [r7, #16]
 8009cb0:	015a      	lsls	r2, r3, #5
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	4413      	add	r3, r2
 8009cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cba:	691b      	ldr	r3, [r3, #16]
 8009cbc:	693a      	ldr	r2, [r7, #16]
 8009cbe:	0151      	lsls	r1, r2, #5
 8009cc0:	697a      	ldr	r2, [r7, #20]
 8009cc2:	440a      	add	r2, r1
 8009cc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cc8:	0cdb      	lsrs	r3, r3, #19
 8009cca:	04db      	lsls	r3, r3, #19
 8009ccc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009cce:	693b      	ldr	r3, [r7, #16]
 8009cd0:	015a      	lsls	r2, r3, #5
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	4413      	add	r3, r2
 8009cd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cda:	691b      	ldr	r3, [r3, #16]
 8009cdc:	693a      	ldr	r2, [r7, #16]
 8009cde:	0151      	lsls	r1, r2, #5
 8009ce0:	697a      	ldr	r2, [r7, #20]
 8009ce2:	440a      	add	r2, r1
 8009ce4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ce8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009cec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009cf0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	699b      	ldr	r3, [r3, #24]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d003      	beq.n	8009d02 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	68da      	ldr	r2, [r3, #12]
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	68da      	ldr	r2, [r3, #12]
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009d0a:	693b      	ldr	r3, [r7, #16]
 8009d0c:	015a      	lsls	r2, r3, #5
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	4413      	add	r3, r2
 8009d12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d16:	691b      	ldr	r3, [r3, #16]
 8009d18:	693a      	ldr	r2, [r7, #16]
 8009d1a:	0151      	lsls	r1, r2, #5
 8009d1c:	697a      	ldr	r2, [r7, #20]
 8009d1e:	440a      	add	r2, r1
 8009d20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d24:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009d28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	015a      	lsls	r2, r3, #5
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	4413      	add	r3, r2
 8009d32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d36:	691a      	ldr	r2, [r3, #16]
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	69db      	ldr	r3, [r3, #28]
 8009d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d40:	6939      	ldr	r1, [r7, #16]
 8009d42:	0148      	lsls	r0, r1, #5
 8009d44:	6979      	ldr	r1, [r7, #20]
 8009d46:	4401      	add	r1, r0
 8009d48:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009d50:	79fb      	ldrb	r3, [r7, #7]
 8009d52:	2b01      	cmp	r3, #1
 8009d54:	d10d      	bne.n	8009d72 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	691b      	ldr	r3, [r3, #16]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d009      	beq.n	8009d72 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	6919      	ldr	r1, [r3, #16]
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	015a      	lsls	r2, r3, #5
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	4413      	add	r3, r2
 8009d6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d6e:	460a      	mov	r2, r1
 8009d70:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	015a      	lsls	r2, r3, #5
 8009d76:	697b      	ldr	r3, [r7, #20]
 8009d78:	4413      	add	r3, r2
 8009d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	693a      	ldr	r2, [r7, #16]
 8009d82:	0151      	lsls	r1, r2, #5
 8009d84:	697a      	ldr	r2, [r7, #20]
 8009d86:	440a      	add	r2, r1
 8009d88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009d8c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009d90:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009d92:	2300      	movs	r3, #0
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	371c      	adds	r7, #28
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9e:	4770      	bx	lr

08009da0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009da0:	b480      	push	{r7}
 8009da2:	b087      	sub	sp, #28
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009daa:	2300      	movs	r3, #0
 8009dac:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009dae:	2300      	movs	r3, #0
 8009db0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	785b      	ldrb	r3, [r3, #1]
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d14a      	bne.n	8009e54 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	015a      	lsls	r2, r3, #5
 8009dc4:	693b      	ldr	r3, [r7, #16]
 8009dc6:	4413      	add	r3, r2
 8009dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009dd6:	f040 8086 	bne.w	8009ee6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	015a      	lsls	r2, r3, #5
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	4413      	add	r3, r2
 8009de4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	683a      	ldr	r2, [r7, #0]
 8009dec:	7812      	ldrb	r2, [r2, #0]
 8009dee:	0151      	lsls	r1, r2, #5
 8009df0:	693a      	ldr	r2, [r7, #16]
 8009df2:	440a      	add	r2, r1
 8009df4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009df8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009dfc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	015a      	lsls	r2, r3, #5
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	4413      	add	r3, r2
 8009e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	683a      	ldr	r2, [r7, #0]
 8009e10:	7812      	ldrb	r2, [r2, #0]
 8009e12:	0151      	lsls	r1, r2, #5
 8009e14:	693a      	ldr	r2, [r7, #16]
 8009e16:	440a      	add	r2, r1
 8009e18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009e20:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	3301      	adds	r3, #1
 8009e26:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	f242 7210 	movw	r2, #10000	; 0x2710
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	d902      	bls.n	8009e38 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009e32:	2301      	movs	r3, #1
 8009e34:	75fb      	strb	r3, [r7, #23]
          break;
 8009e36:	e056      	b.n	8009ee6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	781b      	ldrb	r3, [r3, #0]
 8009e3c:	015a      	lsls	r2, r3, #5
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	4413      	add	r3, r2
 8009e42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e4c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e50:	d0e7      	beq.n	8009e22 <USB_EPStopXfer+0x82>
 8009e52:	e048      	b.n	8009ee6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	781b      	ldrb	r3, [r3, #0]
 8009e58:	015a      	lsls	r2, r3, #5
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	4413      	add	r3, r2
 8009e5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e6c:	d13b      	bne.n	8009ee6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	781b      	ldrb	r3, [r3, #0]
 8009e72:	015a      	lsls	r2, r3, #5
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	4413      	add	r3, r2
 8009e78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	683a      	ldr	r2, [r7, #0]
 8009e80:	7812      	ldrb	r2, [r2, #0]
 8009e82:	0151      	lsls	r1, r2, #5
 8009e84:	693a      	ldr	r2, [r7, #16]
 8009e86:	440a      	add	r2, r1
 8009e88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e8c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009e90:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	781b      	ldrb	r3, [r3, #0]
 8009e96:	015a      	lsls	r2, r3, #5
 8009e98:	693b      	ldr	r3, [r7, #16]
 8009e9a:	4413      	add	r3, r2
 8009e9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	683a      	ldr	r2, [r7, #0]
 8009ea4:	7812      	ldrb	r2, [r2, #0]
 8009ea6:	0151      	lsls	r1, r2, #5
 8009ea8:	693a      	ldr	r2, [r7, #16]
 8009eaa:	440a      	add	r2, r1
 8009eac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009eb0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009eb4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f242 7210 	movw	r2, #10000	; 0x2710
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d902      	bls.n	8009ecc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	75fb      	strb	r3, [r7, #23]
          break;
 8009eca:	e00c      	b.n	8009ee6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	781b      	ldrb	r3, [r3, #0]
 8009ed0:	015a      	lsls	r2, r3, #5
 8009ed2:	693b      	ldr	r3, [r7, #16]
 8009ed4:	4413      	add	r3, r2
 8009ed6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009ee0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ee4:	d0e7      	beq.n	8009eb6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	371c      	adds	r7, #28
 8009eec:	46bd      	mov	sp, r7
 8009eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef2:	4770      	bx	lr

08009ef4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b089      	sub	sp, #36	; 0x24
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	60f8      	str	r0, [r7, #12]
 8009efc:	60b9      	str	r1, [r7, #8]
 8009efe:	4611      	mov	r1, r2
 8009f00:	461a      	mov	r2, r3
 8009f02:	460b      	mov	r3, r1
 8009f04:	71fb      	strb	r3, [r7, #7]
 8009f06:	4613      	mov	r3, r2
 8009f08:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009f0e:	68bb      	ldr	r3, [r7, #8]
 8009f10:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009f12:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d123      	bne.n	8009f62 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009f1a:	88bb      	ldrh	r3, [r7, #4]
 8009f1c:	3303      	adds	r3, #3
 8009f1e:	089b      	lsrs	r3, r3, #2
 8009f20:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009f22:	2300      	movs	r3, #0
 8009f24:	61bb      	str	r3, [r7, #24]
 8009f26:	e018      	b.n	8009f5a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009f28:	79fb      	ldrb	r3, [r7, #7]
 8009f2a:	031a      	lsls	r2, r3, #12
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	4413      	add	r3, r2
 8009f30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f34:	461a      	mov	r2, r3
 8009f36:	69fb      	ldr	r3, [r7, #28]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009f3c:	69fb      	ldr	r3, [r7, #28]
 8009f3e:	3301      	adds	r3, #1
 8009f40:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009f42:	69fb      	ldr	r3, [r7, #28]
 8009f44:	3301      	adds	r3, #1
 8009f46:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009f48:	69fb      	ldr	r3, [r7, #28]
 8009f4a:	3301      	adds	r3, #1
 8009f4c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	3301      	adds	r3, #1
 8009f52:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009f54:	69bb      	ldr	r3, [r7, #24]
 8009f56:	3301      	adds	r3, #1
 8009f58:	61bb      	str	r3, [r7, #24]
 8009f5a:	69ba      	ldr	r2, [r7, #24]
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	d3e2      	bcc.n	8009f28 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009f62:	2300      	movs	r3, #0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3724      	adds	r7, #36	; 0x24
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b08b      	sub	sp, #44	; 0x2c
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	60f8      	str	r0, [r7, #12]
 8009f78:	60b9      	str	r1, [r7, #8]
 8009f7a:	4613      	mov	r3, r2
 8009f7c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009f86:	88fb      	ldrh	r3, [r7, #6]
 8009f88:	089b      	lsrs	r3, r3, #2
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009f8e:	88fb      	ldrh	r3, [r7, #6]
 8009f90:	f003 0303 	and.w	r3, r3, #3
 8009f94:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009f96:	2300      	movs	r3, #0
 8009f98:	623b      	str	r3, [r7, #32]
 8009f9a:	e014      	b.n	8009fc6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009f9c:	69bb      	ldr	r3, [r7, #24]
 8009f9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fa2:	681a      	ldr	r2, [r3, #0]
 8009fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fa6:	601a      	str	r2, [r3, #0]
    pDest++;
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009faa:	3301      	adds	r3, #1
 8009fac:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb0:	3301      	adds	r3, #1
 8009fb2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fbc:	3301      	adds	r3, #1
 8009fbe:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009fc0:	6a3b      	ldr	r3, [r7, #32]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	623b      	str	r3, [r7, #32]
 8009fc6:	6a3a      	ldr	r2, [r7, #32]
 8009fc8:	697b      	ldr	r3, [r7, #20]
 8009fca:	429a      	cmp	r2, r3
 8009fcc:	d3e6      	bcc.n	8009f9c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009fce:	8bfb      	ldrh	r3, [r7, #30]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d01e      	beq.n	800a012 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fde:	461a      	mov	r2, r3
 8009fe0:	f107 0310 	add.w	r3, r7, #16
 8009fe4:	6812      	ldr	r2, [r2, #0]
 8009fe6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009fe8:	693a      	ldr	r2, [r7, #16]
 8009fea:	6a3b      	ldr	r3, [r7, #32]
 8009fec:	b2db      	uxtb	r3, r3
 8009fee:	00db      	lsls	r3, r3, #3
 8009ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8009ff4:	b2da      	uxtb	r2, r3
 8009ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ff8:	701a      	strb	r2, [r3, #0]
      i++;
 8009ffa:	6a3b      	ldr	r3, [r7, #32]
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	623b      	str	r3, [r7, #32]
      pDest++;
 800a000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a002:	3301      	adds	r3, #1
 800a004:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a006:	8bfb      	ldrh	r3, [r7, #30]
 800a008:	3b01      	subs	r3, #1
 800a00a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a00c:	8bfb      	ldrh	r3, [r7, #30]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d1ea      	bne.n	8009fe8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a014:	4618      	mov	r0, r3
 800a016:	372c      	adds	r7, #44	; 0x2c
 800a018:	46bd      	mov	sp, r7
 800a01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01e:	4770      	bx	lr

0800a020 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a020:	b480      	push	{r7}
 800a022:	b085      	sub	sp, #20
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
 800a028:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a02e:	683b      	ldr	r3, [r7, #0]
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	785b      	ldrb	r3, [r3, #1]
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d12c      	bne.n	800a096 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	015a      	lsls	r2, r3, #5
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	4413      	add	r3, r2
 800a044:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	db12      	blt.n	800a074 <USB_EPSetStall+0x54>
 800a04e:	68bb      	ldr	r3, [r7, #8]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d00f      	beq.n	800a074 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	015a      	lsls	r2, r3, #5
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	4413      	add	r3, r2
 800a05c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	68ba      	ldr	r2, [r7, #8]
 800a064:	0151      	lsls	r1, r2, #5
 800a066:	68fa      	ldr	r2, [r7, #12]
 800a068:	440a      	add	r2, r1
 800a06a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a06e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a072:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	015a      	lsls	r2, r3, #5
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	4413      	add	r3, r2
 800a07c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	68ba      	ldr	r2, [r7, #8]
 800a084:	0151      	lsls	r1, r2, #5
 800a086:	68fa      	ldr	r2, [r7, #12]
 800a088:	440a      	add	r2, r1
 800a08a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a08e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a092:	6013      	str	r3, [r2, #0]
 800a094:	e02b      	b.n	800a0ee <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	015a      	lsls	r2, r3, #5
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	4413      	add	r3, r2
 800a09e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	db12      	blt.n	800a0ce <USB_EPSetStall+0xae>
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d00f      	beq.n	800a0ce <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	015a      	lsls	r2, r3, #5
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	4413      	add	r3, r2
 800a0b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	68ba      	ldr	r2, [r7, #8]
 800a0be:	0151      	lsls	r1, r2, #5
 800a0c0:	68fa      	ldr	r2, [r7, #12]
 800a0c2:	440a      	add	r2, r1
 800a0c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0c8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a0cc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	015a      	lsls	r2, r3, #5
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	4413      	add	r3, r2
 800a0d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	68ba      	ldr	r2, [r7, #8]
 800a0de:	0151      	lsls	r1, r2, #5
 800a0e0:	68fa      	ldr	r2, [r7, #12]
 800a0e2:	440a      	add	r2, r1
 800a0e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a0ec:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a0ee:	2300      	movs	r3, #0
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3714      	adds	r7, #20
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr

0800a0fc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b085      	sub	sp, #20
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
 800a104:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	785b      	ldrb	r3, [r3, #1]
 800a114:	2b01      	cmp	r3, #1
 800a116:	d128      	bne.n	800a16a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	015a      	lsls	r2, r3, #5
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	4413      	add	r3, r2
 800a120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	68ba      	ldr	r2, [r7, #8]
 800a128:	0151      	lsls	r1, r2, #5
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	440a      	add	r2, r1
 800a12e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a132:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a136:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	791b      	ldrb	r3, [r3, #4]
 800a13c:	2b03      	cmp	r3, #3
 800a13e:	d003      	beq.n	800a148 <USB_EPClearStall+0x4c>
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	791b      	ldrb	r3, [r3, #4]
 800a144:	2b02      	cmp	r3, #2
 800a146:	d138      	bne.n	800a1ba <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	015a      	lsls	r2, r3, #5
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	4413      	add	r3, r2
 800a150:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	68ba      	ldr	r2, [r7, #8]
 800a158:	0151      	lsls	r1, r2, #5
 800a15a:	68fa      	ldr	r2, [r7, #12]
 800a15c:	440a      	add	r2, r1
 800a15e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a162:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a166:	6013      	str	r3, [r2, #0]
 800a168:	e027      	b.n	800a1ba <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	015a      	lsls	r2, r3, #5
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	4413      	add	r3, r2
 800a172:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	68ba      	ldr	r2, [r7, #8]
 800a17a:	0151      	lsls	r1, r2, #5
 800a17c:	68fa      	ldr	r2, [r7, #12]
 800a17e:	440a      	add	r2, r1
 800a180:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a184:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a188:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	791b      	ldrb	r3, [r3, #4]
 800a18e:	2b03      	cmp	r3, #3
 800a190:	d003      	beq.n	800a19a <USB_EPClearStall+0x9e>
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	791b      	ldrb	r3, [r3, #4]
 800a196:	2b02      	cmp	r3, #2
 800a198:	d10f      	bne.n	800a1ba <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	015a      	lsls	r2, r3, #5
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	4413      	add	r3, r2
 800a1a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	68ba      	ldr	r2, [r7, #8]
 800a1aa:	0151      	lsls	r1, r2, #5
 800a1ac:	68fa      	ldr	r2, [r7, #12]
 800a1ae:	440a      	add	r2, r1
 800a1b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a1b8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a1ba:	2300      	movs	r3, #0
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3714      	adds	r7, #20
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr

0800a1c8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b085      	sub	sp, #20
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	68fa      	ldr	r2, [r7, #12]
 800a1e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a1e6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a1ea:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1f2:	681a      	ldr	r2, [r3, #0]
 800a1f4:	78fb      	ldrb	r3, [r7, #3]
 800a1f6:	011b      	lsls	r3, r3, #4
 800a1f8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a1fc:	68f9      	ldr	r1, [r7, #12]
 800a1fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a202:	4313      	orrs	r3, r2
 800a204:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a206:	2300      	movs	r3, #0
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3714      	adds	r7, #20
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr

0800a214 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a214:	b480      	push	{r7}
 800a216:	b085      	sub	sp, #20
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	68fa      	ldr	r2, [r7, #12]
 800a22a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a22e:	f023 0303 	bic.w	r3, r3, #3
 800a232:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a23a:	685b      	ldr	r3, [r3, #4]
 800a23c:	68fa      	ldr	r2, [r7, #12]
 800a23e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a242:	f023 0302 	bic.w	r3, r3, #2
 800a246:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a248:	2300      	movs	r3, #0
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3714      	adds	r7, #20
 800a24e:	46bd      	mov	sp, r7
 800a250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a254:	4770      	bx	lr

0800a256 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a256:	b480      	push	{r7}
 800a258:	b085      	sub	sp, #20
 800a25a:	af00      	add	r7, sp, #0
 800a25c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	68fa      	ldr	r2, [r7, #12]
 800a26c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a270:	f023 0303 	bic.w	r3, r3, #3
 800a274:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	68fa      	ldr	r2, [r7, #12]
 800a280:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a284:	f043 0302 	orr.w	r3, r3, #2
 800a288:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a28a:	2300      	movs	r3, #0
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3714      	adds	r7, #20
 800a290:	46bd      	mov	sp, r7
 800a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a296:	4770      	bx	lr

0800a298 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a298:	b480      	push	{r7}
 800a29a:	b085      	sub	sp, #20
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	695b      	ldr	r3, [r3, #20]
 800a2a4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	699b      	ldr	r3, [r3, #24]
 800a2aa:	68fa      	ldr	r2, [r7, #12]
 800a2ac:	4013      	ands	r3, r2
 800a2ae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3714      	adds	r7, #20
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr

0800a2be <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a2be:	b480      	push	{r7}
 800a2c0:	b085      	sub	sp, #20
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2d0:	699b      	ldr	r3, [r3, #24]
 800a2d2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2da:	69db      	ldr	r3, [r3, #28]
 800a2dc:	68ba      	ldr	r2, [r7, #8]
 800a2de:	4013      	ands	r3, r2
 800a2e0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	0c1b      	lsrs	r3, r3, #16
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3714      	adds	r7, #20
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f0:	4770      	bx	lr

0800a2f2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a2f2:	b480      	push	{r7}
 800a2f4:	b085      	sub	sp, #20
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a304:	699b      	ldr	r3, [r3, #24]
 800a306:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a30e:	69db      	ldr	r3, [r3, #28]
 800a310:	68ba      	ldr	r2, [r7, #8]
 800a312:	4013      	ands	r3, r2
 800a314:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	b29b      	uxth	r3, r3
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3714      	adds	r7, #20
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr

0800a326 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a326:	b480      	push	{r7}
 800a328:	b085      	sub	sp, #20
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
 800a32e:	460b      	mov	r3, r1
 800a330:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a336:	78fb      	ldrb	r3, [r7, #3]
 800a338:	015a      	lsls	r2, r3, #5
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	4413      	add	r3, r2
 800a33e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a342:	689b      	ldr	r3, [r3, #8]
 800a344:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a34c:	695b      	ldr	r3, [r3, #20]
 800a34e:	68ba      	ldr	r2, [r7, #8]
 800a350:	4013      	ands	r3, r2
 800a352:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a354:	68bb      	ldr	r3, [r7, #8]
}
 800a356:	4618      	mov	r0, r3
 800a358:	3714      	adds	r7, #20
 800a35a:	46bd      	mov	sp, r7
 800a35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a360:	4770      	bx	lr

0800a362 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a362:	b480      	push	{r7}
 800a364:	b087      	sub	sp, #28
 800a366:	af00      	add	r7, sp, #0
 800a368:	6078      	str	r0, [r7, #4]
 800a36a:	460b      	mov	r3, r1
 800a36c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a378:	691b      	ldr	r3, [r3, #16]
 800a37a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a384:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a386:	78fb      	ldrb	r3, [r7, #3]
 800a388:	f003 030f 	and.w	r3, r3, #15
 800a38c:	68fa      	ldr	r2, [r7, #12]
 800a38e:	fa22 f303 	lsr.w	r3, r2, r3
 800a392:	01db      	lsls	r3, r3, #7
 800a394:	b2db      	uxtb	r3, r3
 800a396:	693a      	ldr	r2, [r7, #16]
 800a398:	4313      	orrs	r3, r2
 800a39a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a39c:	78fb      	ldrb	r3, [r7, #3]
 800a39e:	015a      	lsls	r2, r3, #5
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	4413      	add	r3, r2
 800a3a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	693a      	ldr	r2, [r7, #16]
 800a3ac:	4013      	ands	r3, r2
 800a3ae:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a3b0:	68bb      	ldr	r3, [r7, #8]
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	371c      	adds	r7, #28
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr

0800a3be <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a3be:	b480      	push	{r7}
 800a3c0:	b083      	sub	sp, #12
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	695b      	ldr	r3, [r3, #20]
 800a3ca:	f003 0301 	and.w	r3, r3, #1
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	370c      	adds	r7, #12
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a3da:	b480      	push	{r7}
 800a3dc:	b085      	sub	sp, #20
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	68fa      	ldr	r2, [r7, #12]
 800a3f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3f4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a3f8:	f023 0307 	bic.w	r3, r3, #7
 800a3fc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	68fa      	ldr	r2, [r7, #12]
 800a408:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a40c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a410:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a412:	2300      	movs	r3, #0
}
 800a414:	4618      	mov	r0, r3
 800a416:	3714      	adds	r7, #20
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr

0800a420 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a420:	b480      	push	{r7}
 800a422:	b087      	sub	sp, #28
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	460b      	mov	r3, r1
 800a42a:	607a      	str	r2, [r7, #4]
 800a42c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	333c      	adds	r3, #60	; 0x3c
 800a436:	3304      	adds	r3, #4
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	4a26      	ldr	r2, [pc, #152]	; (800a4d8 <USB_EP0_OutStart+0xb8>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d90a      	bls.n	800a45a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a450:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a454:	d101      	bne.n	800a45a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a456:	2300      	movs	r3, #0
 800a458:	e037      	b.n	800a4ca <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a45a:	697b      	ldr	r3, [r7, #20]
 800a45c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a460:	461a      	mov	r2, r3
 800a462:	2300      	movs	r3, #0
 800a464:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a46c:	691b      	ldr	r3, [r3, #16]
 800a46e:	697a      	ldr	r2, [r7, #20]
 800a470:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a474:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a478:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a480:	691b      	ldr	r3, [r3, #16]
 800a482:	697a      	ldr	r2, [r7, #20]
 800a484:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a488:	f043 0318 	orr.w	r3, r3, #24
 800a48c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a494:	691b      	ldr	r3, [r3, #16]
 800a496:	697a      	ldr	r2, [r7, #20]
 800a498:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a49c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a4a0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a4a2:	7afb      	ldrb	r3, [r7, #11]
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	d10f      	bne.n	800a4c8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a4b4:	697b      	ldr	r3, [r7, #20]
 800a4b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	697a      	ldr	r2, [r7, #20]
 800a4be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a4c2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a4c6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a4c8:	2300      	movs	r3, #0
}
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	371c      	adds	r7, #28
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d4:	4770      	bx	lr
 800a4d6:	bf00      	nop
 800a4d8:	4f54300a 	.word	0x4f54300a

0800a4dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b085      	sub	sp, #20
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	3301      	adds	r3, #1
 800a4ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	4a13      	ldr	r2, [pc, #76]	; (800a540 <USB_CoreReset+0x64>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d901      	bls.n	800a4fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a4f6:	2303      	movs	r3, #3
 800a4f8:	e01b      	b.n	800a532 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	691b      	ldr	r3, [r3, #16]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	daf2      	bge.n	800a4e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a502:	2300      	movs	r3, #0
 800a504:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	691b      	ldr	r3, [r3, #16]
 800a50a:	f043 0201 	orr.w	r2, r3, #1
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	3301      	adds	r3, #1
 800a516:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	4a09      	ldr	r2, [pc, #36]	; (800a540 <USB_CoreReset+0x64>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d901      	bls.n	800a524 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a520:	2303      	movs	r3, #3
 800a522:	e006      	b.n	800a532 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	691b      	ldr	r3, [r3, #16]
 800a528:	f003 0301 	and.w	r3, r3, #1
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d0f0      	beq.n	800a512 <USB_CoreReset+0x36>

  return HAL_OK;
 800a530:	2300      	movs	r3, #0
}
 800a532:	4618      	mov	r0, r3
 800a534:	3714      	adds	r7, #20
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr
 800a53e:	bf00      	nop
 800a540:	00030d40 	.word	0x00030d40

0800a544 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b084      	sub	sp, #16
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	460b      	mov	r3, r1
 800a54e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a550:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a554:	f005 fb68 	bl	800fc28 <USBD_static_malloc>
 800a558:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d109      	bne.n	800a574 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	32b0      	adds	r2, #176	; 0xb0
 800a56a:	2100      	movs	r1, #0
 800a56c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a570:	2302      	movs	r3, #2
 800a572:	e0d4      	b.n	800a71e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a574:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800a578:	2100      	movs	r1, #0
 800a57a:	68f8      	ldr	r0, [r7, #12]
 800a57c:	f005 fbe0 	bl	800fd40 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	32b0      	adds	r2, #176	; 0xb0
 800a58a:	68f9      	ldr	r1, [r7, #12]
 800a58c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	32b0      	adds	r2, #176	; 0xb0
 800a59a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	7c1b      	ldrb	r3, [r3, #16]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d138      	bne.n	800a61e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a5ac:	4b5e      	ldr	r3, [pc, #376]	; (800a728 <USBD_CDC_Init+0x1e4>)
 800a5ae:	7819      	ldrb	r1, [r3, #0]
 800a5b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a5b4:	2202      	movs	r2, #2
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f005 fa13 	bl	800f9e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a5bc:	4b5a      	ldr	r3, [pc, #360]	; (800a728 <USBD_CDC_Init+0x1e4>)
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	f003 020f 	and.w	r2, r3, #15
 800a5c4:	6879      	ldr	r1, [r7, #4]
 800a5c6:	4613      	mov	r3, r2
 800a5c8:	009b      	lsls	r3, r3, #2
 800a5ca:	4413      	add	r3, r2
 800a5cc:	009b      	lsls	r3, r3, #2
 800a5ce:	440b      	add	r3, r1
 800a5d0:	3324      	adds	r3, #36	; 0x24
 800a5d2:	2201      	movs	r2, #1
 800a5d4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a5d6:	4b55      	ldr	r3, [pc, #340]	; (800a72c <USBD_CDC_Init+0x1e8>)
 800a5d8:	7819      	ldrb	r1, [r3, #0]
 800a5da:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a5de:	2202      	movs	r2, #2
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f005 f9fe 	bl	800f9e2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a5e6:	4b51      	ldr	r3, [pc, #324]	; (800a72c <USBD_CDC_Init+0x1e8>)
 800a5e8:	781b      	ldrb	r3, [r3, #0]
 800a5ea:	f003 020f 	and.w	r2, r3, #15
 800a5ee:	6879      	ldr	r1, [r7, #4]
 800a5f0:	4613      	mov	r3, r2
 800a5f2:	009b      	lsls	r3, r3, #2
 800a5f4:	4413      	add	r3, r2
 800a5f6:	009b      	lsls	r3, r3, #2
 800a5f8:	440b      	add	r3, r1
 800a5fa:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a5fe:	2201      	movs	r2, #1
 800a600:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a602:	4b4b      	ldr	r3, [pc, #300]	; (800a730 <USBD_CDC_Init+0x1ec>)
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	f003 020f 	and.w	r2, r3, #15
 800a60a:	6879      	ldr	r1, [r7, #4]
 800a60c:	4613      	mov	r3, r2
 800a60e:	009b      	lsls	r3, r3, #2
 800a610:	4413      	add	r3, r2
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	440b      	add	r3, r1
 800a616:	3326      	adds	r3, #38	; 0x26
 800a618:	2210      	movs	r2, #16
 800a61a:	801a      	strh	r2, [r3, #0]
 800a61c:	e035      	b.n	800a68a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a61e:	4b42      	ldr	r3, [pc, #264]	; (800a728 <USBD_CDC_Init+0x1e4>)
 800a620:	7819      	ldrb	r1, [r3, #0]
 800a622:	2340      	movs	r3, #64	; 0x40
 800a624:	2202      	movs	r2, #2
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f005 f9db 	bl	800f9e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a62c:	4b3e      	ldr	r3, [pc, #248]	; (800a728 <USBD_CDC_Init+0x1e4>)
 800a62e:	781b      	ldrb	r3, [r3, #0]
 800a630:	f003 020f 	and.w	r2, r3, #15
 800a634:	6879      	ldr	r1, [r7, #4]
 800a636:	4613      	mov	r3, r2
 800a638:	009b      	lsls	r3, r3, #2
 800a63a:	4413      	add	r3, r2
 800a63c:	009b      	lsls	r3, r3, #2
 800a63e:	440b      	add	r3, r1
 800a640:	3324      	adds	r3, #36	; 0x24
 800a642:	2201      	movs	r2, #1
 800a644:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a646:	4b39      	ldr	r3, [pc, #228]	; (800a72c <USBD_CDC_Init+0x1e8>)
 800a648:	7819      	ldrb	r1, [r3, #0]
 800a64a:	2340      	movs	r3, #64	; 0x40
 800a64c:	2202      	movs	r2, #2
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f005 f9c7 	bl	800f9e2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a654:	4b35      	ldr	r3, [pc, #212]	; (800a72c <USBD_CDC_Init+0x1e8>)
 800a656:	781b      	ldrb	r3, [r3, #0]
 800a658:	f003 020f 	and.w	r2, r3, #15
 800a65c:	6879      	ldr	r1, [r7, #4]
 800a65e:	4613      	mov	r3, r2
 800a660:	009b      	lsls	r3, r3, #2
 800a662:	4413      	add	r3, r2
 800a664:	009b      	lsls	r3, r3, #2
 800a666:	440b      	add	r3, r1
 800a668:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a66c:	2201      	movs	r2, #1
 800a66e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a670:	4b2f      	ldr	r3, [pc, #188]	; (800a730 <USBD_CDC_Init+0x1ec>)
 800a672:	781b      	ldrb	r3, [r3, #0]
 800a674:	f003 020f 	and.w	r2, r3, #15
 800a678:	6879      	ldr	r1, [r7, #4]
 800a67a:	4613      	mov	r3, r2
 800a67c:	009b      	lsls	r3, r3, #2
 800a67e:	4413      	add	r3, r2
 800a680:	009b      	lsls	r3, r3, #2
 800a682:	440b      	add	r3, r1
 800a684:	3326      	adds	r3, #38	; 0x26
 800a686:	2210      	movs	r2, #16
 800a688:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a68a:	4b29      	ldr	r3, [pc, #164]	; (800a730 <USBD_CDC_Init+0x1ec>)
 800a68c:	7819      	ldrb	r1, [r3, #0]
 800a68e:	2308      	movs	r3, #8
 800a690:	2203      	movs	r2, #3
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f005 f9a5 	bl	800f9e2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a698:	4b25      	ldr	r3, [pc, #148]	; (800a730 <USBD_CDC_Init+0x1ec>)
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	f003 020f 	and.w	r2, r3, #15
 800a6a0:	6879      	ldr	r1, [r7, #4]
 800a6a2:	4613      	mov	r3, r2
 800a6a4:	009b      	lsls	r3, r3, #2
 800a6a6:	4413      	add	r3, r2
 800a6a8:	009b      	lsls	r3, r3, #2
 800a6aa:	440b      	add	r3, r1
 800a6ac:	3324      	adds	r3, #36	; 0x24
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a6c0:	687a      	ldr	r2, [r7, #4]
 800a6c2:	33b0      	adds	r3, #176	; 0xb0
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	4413      	add	r3, r2
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d101      	bne.n	800a6ec <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a6e8:	2302      	movs	r3, #2
 800a6ea:	e018      	b.n	800a71e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	7c1b      	ldrb	r3, [r3, #16]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d10a      	bne.n	800a70a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a6f4:	4b0d      	ldr	r3, [pc, #52]	; (800a72c <USBD_CDC_Init+0x1e8>)
 800a6f6:	7819      	ldrb	r1, [r3, #0]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a6fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a702:	6878      	ldr	r0, [r7, #4]
 800a704:	f005 fa5c 	bl	800fbc0 <USBD_LL_PrepareReceive>
 800a708:	e008      	b.n	800a71c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a70a:	4b08      	ldr	r3, [pc, #32]	; (800a72c <USBD_CDC_Init+0x1e8>)
 800a70c:	7819      	ldrb	r1, [r3, #0]
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a714:	2340      	movs	r3, #64	; 0x40
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f005 fa52 	bl	800fbc0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a71c:	2300      	movs	r3, #0
}
 800a71e:	4618      	mov	r0, r3
 800a720:	3710      	adds	r7, #16
 800a722:	46bd      	mov	sp, r7
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	2000062f 	.word	0x2000062f
 800a72c:	20000630 	.word	0x20000630
 800a730:	20000631 	.word	0x20000631

0800a734 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b082      	sub	sp, #8
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	460b      	mov	r3, r1
 800a73e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a740:	4b3a      	ldr	r3, [pc, #232]	; (800a82c <USBD_CDC_DeInit+0xf8>)
 800a742:	781b      	ldrb	r3, [r3, #0]
 800a744:	4619      	mov	r1, r3
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f005 f971 	bl	800fa2e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a74c:	4b37      	ldr	r3, [pc, #220]	; (800a82c <USBD_CDC_DeInit+0xf8>)
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	f003 020f 	and.w	r2, r3, #15
 800a754:	6879      	ldr	r1, [r7, #4]
 800a756:	4613      	mov	r3, r2
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	4413      	add	r3, r2
 800a75c:	009b      	lsls	r3, r3, #2
 800a75e:	440b      	add	r3, r1
 800a760:	3324      	adds	r3, #36	; 0x24
 800a762:	2200      	movs	r2, #0
 800a764:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a766:	4b32      	ldr	r3, [pc, #200]	; (800a830 <USBD_CDC_DeInit+0xfc>)
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	4619      	mov	r1, r3
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f005 f95e 	bl	800fa2e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a772:	4b2f      	ldr	r3, [pc, #188]	; (800a830 <USBD_CDC_DeInit+0xfc>)
 800a774:	781b      	ldrb	r3, [r3, #0]
 800a776:	f003 020f 	and.w	r2, r3, #15
 800a77a:	6879      	ldr	r1, [r7, #4]
 800a77c:	4613      	mov	r3, r2
 800a77e:	009b      	lsls	r3, r3, #2
 800a780:	4413      	add	r3, r2
 800a782:	009b      	lsls	r3, r3, #2
 800a784:	440b      	add	r3, r1
 800a786:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a78a:	2200      	movs	r2, #0
 800a78c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a78e:	4b29      	ldr	r3, [pc, #164]	; (800a834 <USBD_CDC_DeInit+0x100>)
 800a790:	781b      	ldrb	r3, [r3, #0]
 800a792:	4619      	mov	r1, r3
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f005 f94a 	bl	800fa2e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a79a:	4b26      	ldr	r3, [pc, #152]	; (800a834 <USBD_CDC_DeInit+0x100>)
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	f003 020f 	and.w	r2, r3, #15
 800a7a2:	6879      	ldr	r1, [r7, #4]
 800a7a4:	4613      	mov	r3, r2
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	4413      	add	r3, r2
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	440b      	add	r3, r1
 800a7ae:	3324      	adds	r3, #36	; 0x24
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a7b4:	4b1f      	ldr	r3, [pc, #124]	; (800a834 <USBD_CDC_DeInit+0x100>)
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	f003 020f 	and.w	r2, r3, #15
 800a7bc:	6879      	ldr	r1, [r7, #4]
 800a7be:	4613      	mov	r3, r2
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	4413      	add	r3, r2
 800a7c4:	009b      	lsls	r3, r3, #2
 800a7c6:	440b      	add	r3, r1
 800a7c8:	3326      	adds	r3, #38	; 0x26
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	32b0      	adds	r2, #176	; 0xb0
 800a7d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d01f      	beq.n	800a820 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a7e6:	687a      	ldr	r2, [r7, #4]
 800a7e8:	33b0      	adds	r3, #176	; 0xb0
 800a7ea:	009b      	lsls	r3, r3, #2
 800a7ec:	4413      	add	r3, r2
 800a7ee:	685b      	ldr	r3, [r3, #4]
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	32b0      	adds	r2, #176	; 0xb0
 800a7fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a802:	4618      	mov	r0, r3
 800a804:	f005 fa1e 	bl	800fc44 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	32b0      	adds	r2, #176	; 0xb0
 800a812:	2100      	movs	r1, #0
 800a814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a820:	2300      	movs	r3, #0
}
 800a822:	4618      	mov	r0, r3
 800a824:	3708      	adds	r7, #8
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	2000062f 	.word	0x2000062f
 800a830:	20000630 	.word	0x20000630
 800a834:	20000631 	.word	0x20000631

0800a838 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b086      	sub	sp, #24
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
 800a840:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	32b0      	adds	r2, #176	; 0xb0
 800a84c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a850:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a852:	2300      	movs	r3, #0
 800a854:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a856:	2300      	movs	r3, #0
 800a858:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a85a:	2300      	movs	r3, #0
 800a85c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a85e:	693b      	ldr	r3, [r7, #16]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d101      	bne.n	800a868 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a864:	2303      	movs	r3, #3
 800a866:	e0bf      	b.n	800a9e8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	781b      	ldrb	r3, [r3, #0]
 800a86c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a870:	2b00      	cmp	r3, #0
 800a872:	d050      	beq.n	800a916 <USBD_CDC_Setup+0xde>
 800a874:	2b20      	cmp	r3, #32
 800a876:	f040 80af 	bne.w	800a9d8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	88db      	ldrh	r3, [r3, #6]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d03a      	beq.n	800a8f8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	b25b      	sxtb	r3, r3
 800a888:	2b00      	cmp	r3, #0
 800a88a:	da1b      	bge.n	800a8c4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	33b0      	adds	r3, #176	; 0xb0
 800a896:	009b      	lsls	r3, r3, #2
 800a898:	4413      	add	r3, r2
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	683a      	ldr	r2, [r7, #0]
 800a8a0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a8a2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a8a4:	683a      	ldr	r2, [r7, #0]
 800a8a6:	88d2      	ldrh	r2, [r2, #6]
 800a8a8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	88db      	ldrh	r3, [r3, #6]
 800a8ae:	2b07      	cmp	r3, #7
 800a8b0:	bf28      	it	cs
 800a8b2:	2307      	movcs	r3, #7
 800a8b4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	89fa      	ldrh	r2, [r7, #14]
 800a8ba:	4619      	mov	r1, r3
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f001 fd43 	bl	800c348 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a8c2:	e090      	b.n	800a9e6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	785a      	ldrb	r2, [r3, #1]
 800a8c8:	693b      	ldr	r3, [r7, #16]
 800a8ca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	88db      	ldrh	r3, [r3, #6]
 800a8d2:	2b3f      	cmp	r3, #63	; 0x3f
 800a8d4:	d803      	bhi.n	800a8de <USBD_CDC_Setup+0xa6>
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	88db      	ldrh	r3, [r3, #6]
 800a8da:	b2da      	uxtb	r2, r3
 800a8dc:	e000      	b.n	800a8e0 <USBD_CDC_Setup+0xa8>
 800a8de:	2240      	movs	r2, #64	; 0x40
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a8e6:	6939      	ldr	r1, [r7, #16]
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800a8ee:	461a      	mov	r2, r3
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f001 fd55 	bl	800c3a0 <USBD_CtlPrepareRx>
      break;
 800a8f6:	e076      	b.n	800a9e6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a8fe:	687a      	ldr	r2, [r7, #4]
 800a900:	33b0      	adds	r3, #176	; 0xb0
 800a902:	009b      	lsls	r3, r3, #2
 800a904:	4413      	add	r3, r2
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	689b      	ldr	r3, [r3, #8]
 800a90a:	683a      	ldr	r2, [r7, #0]
 800a90c:	7850      	ldrb	r0, [r2, #1]
 800a90e:	2200      	movs	r2, #0
 800a910:	6839      	ldr	r1, [r7, #0]
 800a912:	4798      	blx	r3
      break;
 800a914:	e067      	b.n	800a9e6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	785b      	ldrb	r3, [r3, #1]
 800a91a:	2b0b      	cmp	r3, #11
 800a91c:	d851      	bhi.n	800a9c2 <USBD_CDC_Setup+0x18a>
 800a91e:	a201      	add	r2, pc, #4	; (adr r2, 800a924 <USBD_CDC_Setup+0xec>)
 800a920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a924:	0800a955 	.word	0x0800a955
 800a928:	0800a9d1 	.word	0x0800a9d1
 800a92c:	0800a9c3 	.word	0x0800a9c3
 800a930:	0800a9c3 	.word	0x0800a9c3
 800a934:	0800a9c3 	.word	0x0800a9c3
 800a938:	0800a9c3 	.word	0x0800a9c3
 800a93c:	0800a9c3 	.word	0x0800a9c3
 800a940:	0800a9c3 	.word	0x0800a9c3
 800a944:	0800a9c3 	.word	0x0800a9c3
 800a948:	0800a9c3 	.word	0x0800a9c3
 800a94c:	0800a97f 	.word	0x0800a97f
 800a950:	0800a9a9 	.word	0x0800a9a9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a95a:	b2db      	uxtb	r3, r3
 800a95c:	2b03      	cmp	r3, #3
 800a95e:	d107      	bne.n	800a970 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a960:	f107 030a 	add.w	r3, r7, #10
 800a964:	2202      	movs	r2, #2
 800a966:	4619      	mov	r1, r3
 800a968:	6878      	ldr	r0, [r7, #4]
 800a96a:	f001 fced 	bl	800c348 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a96e:	e032      	b.n	800a9d6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a970:	6839      	ldr	r1, [r7, #0]
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f001 fc77 	bl	800c266 <USBD_CtlError>
            ret = USBD_FAIL;
 800a978:	2303      	movs	r3, #3
 800a97a:	75fb      	strb	r3, [r7, #23]
          break;
 800a97c:	e02b      	b.n	800a9d6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a984:	b2db      	uxtb	r3, r3
 800a986:	2b03      	cmp	r3, #3
 800a988:	d107      	bne.n	800a99a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a98a:	f107 030d 	add.w	r3, r7, #13
 800a98e:	2201      	movs	r2, #1
 800a990:	4619      	mov	r1, r3
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f001 fcd8 	bl	800c348 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a998:	e01d      	b.n	800a9d6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a99a:	6839      	ldr	r1, [r7, #0]
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f001 fc62 	bl	800c266 <USBD_CtlError>
            ret = USBD_FAIL;
 800a9a2:	2303      	movs	r3, #3
 800a9a4:	75fb      	strb	r3, [r7, #23]
          break;
 800a9a6:	e016      	b.n	800a9d6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9ae:	b2db      	uxtb	r3, r3
 800a9b0:	2b03      	cmp	r3, #3
 800a9b2:	d00f      	beq.n	800a9d4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a9b4:	6839      	ldr	r1, [r7, #0]
 800a9b6:	6878      	ldr	r0, [r7, #4]
 800a9b8:	f001 fc55 	bl	800c266 <USBD_CtlError>
            ret = USBD_FAIL;
 800a9bc:	2303      	movs	r3, #3
 800a9be:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a9c0:	e008      	b.n	800a9d4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a9c2:	6839      	ldr	r1, [r7, #0]
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f001 fc4e 	bl	800c266 <USBD_CtlError>
          ret = USBD_FAIL;
 800a9ca:	2303      	movs	r3, #3
 800a9cc:	75fb      	strb	r3, [r7, #23]
          break;
 800a9ce:	e002      	b.n	800a9d6 <USBD_CDC_Setup+0x19e>
          break;
 800a9d0:	bf00      	nop
 800a9d2:	e008      	b.n	800a9e6 <USBD_CDC_Setup+0x1ae>
          break;
 800a9d4:	bf00      	nop
      }
      break;
 800a9d6:	e006      	b.n	800a9e6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a9d8:	6839      	ldr	r1, [r7, #0]
 800a9da:	6878      	ldr	r0, [r7, #4]
 800a9dc:	f001 fc43 	bl	800c266 <USBD_CtlError>
      ret = USBD_FAIL;
 800a9e0:	2303      	movs	r3, #3
 800a9e2:	75fb      	strb	r3, [r7, #23]
      break;
 800a9e4:	bf00      	nop
  }

  return (uint8_t)ret;
 800a9e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3718      	adds	r7, #24
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b084      	sub	sp, #16
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800aa02:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	32b0      	adds	r2, #176	; 0xb0
 800aa0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d101      	bne.n	800aa1a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800aa16:	2303      	movs	r3, #3
 800aa18:	e065      	b.n	800aae6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	32b0      	adds	r2, #176	; 0xb0
 800aa24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa28:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800aa2a:	78fb      	ldrb	r3, [r7, #3]
 800aa2c:	f003 020f 	and.w	r2, r3, #15
 800aa30:	6879      	ldr	r1, [r7, #4]
 800aa32:	4613      	mov	r3, r2
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	4413      	add	r3, r2
 800aa38:	009b      	lsls	r3, r3, #2
 800aa3a:	440b      	add	r3, r1
 800aa3c:	3318      	adds	r3, #24
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d02f      	beq.n	800aaa4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800aa44:	78fb      	ldrb	r3, [r7, #3]
 800aa46:	f003 020f 	and.w	r2, r3, #15
 800aa4a:	6879      	ldr	r1, [r7, #4]
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	4413      	add	r3, r2
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	440b      	add	r3, r1
 800aa56:	3318      	adds	r3, #24
 800aa58:	681a      	ldr	r2, [r3, #0]
 800aa5a:	78fb      	ldrb	r3, [r7, #3]
 800aa5c:	f003 010f 	and.w	r1, r3, #15
 800aa60:	68f8      	ldr	r0, [r7, #12]
 800aa62:	460b      	mov	r3, r1
 800aa64:	00db      	lsls	r3, r3, #3
 800aa66:	440b      	add	r3, r1
 800aa68:	009b      	lsls	r3, r3, #2
 800aa6a:	4403      	add	r3, r0
 800aa6c:	3348      	adds	r3, #72	; 0x48
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	fbb2 f1f3 	udiv	r1, r2, r3
 800aa74:	fb01 f303 	mul.w	r3, r1, r3
 800aa78:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d112      	bne.n	800aaa4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800aa7e:	78fb      	ldrb	r3, [r7, #3]
 800aa80:	f003 020f 	and.w	r2, r3, #15
 800aa84:	6879      	ldr	r1, [r7, #4]
 800aa86:	4613      	mov	r3, r2
 800aa88:	009b      	lsls	r3, r3, #2
 800aa8a:	4413      	add	r3, r2
 800aa8c:	009b      	lsls	r3, r3, #2
 800aa8e:	440b      	add	r3, r1
 800aa90:	3318      	adds	r3, #24
 800aa92:	2200      	movs	r2, #0
 800aa94:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800aa96:	78f9      	ldrb	r1, [r7, #3]
 800aa98:	2300      	movs	r3, #0
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f005 f86e 	bl	800fb7e <USBD_LL_Transmit>
 800aaa2:	e01f      	b.n	800aae4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800aab2:	687a      	ldr	r2, [r7, #4]
 800aab4:	33b0      	adds	r3, #176	; 0xb0
 800aab6:	009b      	lsls	r3, r3, #2
 800aab8:	4413      	add	r3, r2
 800aaba:	685b      	ldr	r3, [r3, #4]
 800aabc:	691b      	ldr	r3, [r3, #16]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d010      	beq.n	800aae4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800aac8:	687a      	ldr	r2, [r7, #4]
 800aaca:	33b0      	adds	r3, #176	; 0xb0
 800aacc:	009b      	lsls	r3, r3, #2
 800aace:	4413      	add	r3, r2
 800aad0:	685b      	ldr	r3, [r3, #4]
 800aad2:	691b      	ldr	r3, [r3, #16]
 800aad4:	68ba      	ldr	r2, [r7, #8]
 800aad6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800aada:	68ba      	ldr	r2, [r7, #8]
 800aadc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800aae0:	78fa      	ldrb	r2, [r7, #3]
 800aae2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800aae4:	2300      	movs	r3, #0
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3710      	adds	r7, #16
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}

0800aaee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aaee:	b580      	push	{r7, lr}
 800aaf0:	b084      	sub	sp, #16
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	6078      	str	r0, [r7, #4]
 800aaf6:	460b      	mov	r3, r1
 800aaf8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	32b0      	adds	r2, #176	; 0xb0
 800ab04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab08:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	32b0      	adds	r2, #176	; 0xb0
 800ab14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d101      	bne.n	800ab20 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ab1c:	2303      	movs	r3, #3
 800ab1e:	e01a      	b.n	800ab56 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800ab20:	78fb      	ldrb	r3, [r7, #3]
 800ab22:	4619      	mov	r1, r3
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f005 f86c 	bl	800fc02 <USBD_LL_GetRxDataSize>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ab38:	687a      	ldr	r2, [r7, #4]
 800ab3a:	33b0      	adds	r3, #176	; 0xb0
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	4413      	add	r3, r2
 800ab40:	685b      	ldr	r3, [r3, #4]
 800ab42:	68db      	ldr	r3, [r3, #12]
 800ab44:	68fa      	ldr	r2, [r7, #12]
 800ab46:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800ab4a:	68fa      	ldr	r2, [r7, #12]
 800ab4c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800ab50:	4611      	mov	r1, r2
 800ab52:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ab54:	2300      	movs	r3, #0
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3710      	adds	r7, #16
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}

0800ab5e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ab5e:	b580      	push	{r7, lr}
 800ab60:	b084      	sub	sp, #16
 800ab62:	af00      	add	r7, sp, #0
 800ab64:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	32b0      	adds	r2, #176	; 0xb0
 800ab70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab74:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d101      	bne.n	800ab80 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ab7c:	2303      	movs	r3, #3
 800ab7e:	e025      	b.n	800abcc <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ab86:	687a      	ldr	r2, [r7, #4]
 800ab88:	33b0      	adds	r3, #176	; 0xb0
 800ab8a:	009b      	lsls	r3, r3, #2
 800ab8c:	4413      	add	r3, r2
 800ab8e:	685b      	ldr	r3, [r3, #4]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d01a      	beq.n	800abca <USBD_CDC_EP0_RxReady+0x6c>
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ab9a:	2bff      	cmp	r3, #255	; 0xff
 800ab9c:	d015      	beq.n	800abca <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800aba4:	687a      	ldr	r2, [r7, #4]
 800aba6:	33b0      	adds	r3, #176	; 0xb0
 800aba8:	009b      	lsls	r3, r3, #2
 800abaa:	4413      	add	r3, r2
 800abac:	685b      	ldr	r3, [r3, #4]
 800abae:	689b      	ldr	r3, [r3, #8]
 800abb0:	68fa      	ldr	r2, [r7, #12]
 800abb2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800abb6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800abb8:	68fa      	ldr	r2, [r7, #12]
 800abba:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800abbe:	b292      	uxth	r2, r2
 800abc0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	22ff      	movs	r2, #255	; 0xff
 800abc6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800abca:	2300      	movs	r3, #0
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3710      	adds	r7, #16
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b086      	sub	sp, #24
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800abdc:	2182      	movs	r1, #130	; 0x82
 800abde:	4818      	ldr	r0, [pc, #96]	; (800ac40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800abe0:	f000 fd09 	bl	800b5f6 <USBD_GetEpDesc>
 800abe4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800abe6:	2101      	movs	r1, #1
 800abe8:	4815      	ldr	r0, [pc, #84]	; (800ac40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800abea:	f000 fd04 	bl	800b5f6 <USBD_GetEpDesc>
 800abee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800abf0:	2181      	movs	r1, #129	; 0x81
 800abf2:	4813      	ldr	r0, [pc, #76]	; (800ac40 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800abf4:	f000 fcff 	bl	800b5f6 <USBD_GetEpDesc>
 800abf8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d002      	beq.n	800ac06 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ac00:	697b      	ldr	r3, [r7, #20]
 800ac02:	2210      	movs	r2, #16
 800ac04:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d006      	beq.n	800ac1a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	2200      	movs	r2, #0
 800ac10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac14:	711a      	strb	r2, [r3, #4]
 800ac16:	2200      	movs	r2, #0
 800ac18:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d006      	beq.n	800ac2e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2200      	movs	r2, #0
 800ac24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac28:	711a      	strb	r2, [r3, #4]
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	2243      	movs	r2, #67	; 0x43
 800ac32:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ac34:	4b02      	ldr	r3, [pc, #8]	; (800ac40 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	3718      	adds	r7, #24
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
 800ac3e:	bf00      	nop
 800ac40:	200005ec 	.word	0x200005ec

0800ac44 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b086      	sub	sp, #24
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ac4c:	2182      	movs	r1, #130	; 0x82
 800ac4e:	4818      	ldr	r0, [pc, #96]	; (800acb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ac50:	f000 fcd1 	bl	800b5f6 <USBD_GetEpDesc>
 800ac54:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ac56:	2101      	movs	r1, #1
 800ac58:	4815      	ldr	r0, [pc, #84]	; (800acb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ac5a:	f000 fccc 	bl	800b5f6 <USBD_GetEpDesc>
 800ac5e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ac60:	2181      	movs	r1, #129	; 0x81
 800ac62:	4813      	ldr	r0, [pc, #76]	; (800acb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ac64:	f000 fcc7 	bl	800b5f6 <USBD_GetEpDesc>
 800ac68:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ac6a:	697b      	ldr	r3, [r7, #20]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d002      	beq.n	800ac76 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	2210      	movs	r2, #16
 800ac74:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d006      	beq.n	800ac8a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	2200      	movs	r2, #0
 800ac80:	711a      	strb	r2, [r3, #4]
 800ac82:	2200      	movs	r2, #0
 800ac84:	f042 0202 	orr.w	r2, r2, #2
 800ac88:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d006      	beq.n	800ac9e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	2200      	movs	r2, #0
 800ac94:	711a      	strb	r2, [r3, #4]
 800ac96:	2200      	movs	r2, #0
 800ac98:	f042 0202 	orr.w	r2, r2, #2
 800ac9c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2243      	movs	r2, #67	; 0x43
 800aca2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aca4:	4b02      	ldr	r3, [pc, #8]	; (800acb0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3718      	adds	r7, #24
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}
 800acae:	bf00      	nop
 800acb0:	200005ec 	.word	0x200005ec

0800acb4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b086      	sub	sp, #24
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800acbc:	2182      	movs	r1, #130	; 0x82
 800acbe:	4818      	ldr	r0, [pc, #96]	; (800ad20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800acc0:	f000 fc99 	bl	800b5f6 <USBD_GetEpDesc>
 800acc4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800acc6:	2101      	movs	r1, #1
 800acc8:	4815      	ldr	r0, [pc, #84]	; (800ad20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800acca:	f000 fc94 	bl	800b5f6 <USBD_GetEpDesc>
 800acce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800acd0:	2181      	movs	r1, #129	; 0x81
 800acd2:	4813      	ldr	r0, [pc, #76]	; (800ad20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800acd4:	f000 fc8f 	bl	800b5f6 <USBD_GetEpDesc>
 800acd8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d002      	beq.n	800ace6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ace0:	697b      	ldr	r3, [r7, #20]
 800ace2:	2210      	movs	r2, #16
 800ace4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d006      	beq.n	800acfa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	2200      	movs	r2, #0
 800acf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800acf4:	711a      	strb	r2, [r3, #4]
 800acf6:	2200      	movs	r2, #0
 800acf8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d006      	beq.n	800ad0e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	2200      	movs	r2, #0
 800ad04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ad08:	711a      	strb	r2, [r3, #4]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2243      	movs	r2, #67	; 0x43
 800ad12:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ad14:	4b02      	ldr	r3, [pc, #8]	; (800ad20 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3718      	adds	r7, #24
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd80      	pop	{r7, pc}
 800ad1e:	bf00      	nop
 800ad20:	200005ec 	.word	0x200005ec

0800ad24 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b083      	sub	sp, #12
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	220a      	movs	r2, #10
 800ad30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ad32:	4b03      	ldr	r3, [pc, #12]	; (800ad40 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	370c      	adds	r7, #12
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr
 800ad40:	200005a8 	.word	0x200005a8

0800ad44 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ad44:	b480      	push	{r7}
 800ad46:	b083      	sub	sp, #12
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
 800ad4c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d101      	bne.n	800ad58 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ad54:	2303      	movs	r3, #3
 800ad56:	e009      	b.n	800ad6c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	33b0      	adds	r3, #176	; 0xb0
 800ad62:	009b      	lsls	r3, r3, #2
 800ad64:	4413      	add	r3, r2
 800ad66:	683a      	ldr	r2, [r7, #0]
 800ad68:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ad6a:	2300      	movs	r3, #0
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	370c      	adds	r7, #12
 800ad70:	46bd      	mov	sp, r7
 800ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad76:	4770      	bx	lr

0800ad78 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b087      	sub	sp, #28
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	60f8      	str	r0, [r7, #12]
 800ad80:	60b9      	str	r1, [r7, #8]
 800ad82:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	32b0      	adds	r2, #176	; 0xb0
 800ad8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad92:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d101      	bne.n	800ad9e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ad9a:	2303      	movs	r3, #3
 800ad9c:	e008      	b.n	800adb0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	68ba      	ldr	r2, [r7, #8]
 800ada2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	687a      	ldr	r2, [r7, #4]
 800adaa:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800adae:	2300      	movs	r3, #0
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	371c      	adds	r7, #28
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr

0800adbc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800adbc:	b480      	push	{r7}
 800adbe:	b085      	sub	sp, #20
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
 800adc4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	32b0      	adds	r2, #176	; 0xb0
 800add0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800add4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d101      	bne.n	800ade0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800addc:	2303      	movs	r3, #3
 800adde:	e004      	b.n	800adea <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	683a      	ldr	r2, [r7, #0]
 800ade4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800ade8:	2300      	movs	r3, #0
}
 800adea:	4618      	mov	r0, r3
 800adec:	3714      	adds	r7, #20
 800adee:	46bd      	mov	sp, r7
 800adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf4:	4770      	bx	lr
	...

0800adf8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	32b0      	adds	r2, #176	; 0xb0
 800ae0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae0e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	32b0      	adds	r2, #176	; 0xb0
 800ae1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d101      	bne.n	800ae26 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ae22:	2303      	movs	r3, #3
 800ae24:	e018      	b.n	800ae58 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	7c1b      	ldrb	r3, [r3, #16]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d10a      	bne.n	800ae44 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ae2e:	4b0c      	ldr	r3, [pc, #48]	; (800ae60 <USBD_CDC_ReceivePacket+0x68>)
 800ae30:	7819      	ldrb	r1, [r3, #0]
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ae38:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f004 febf 	bl	800fbc0 <USBD_LL_PrepareReceive>
 800ae42:	e008      	b.n	800ae56 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ae44:	4b06      	ldr	r3, [pc, #24]	; (800ae60 <USBD_CDC_ReceivePacket+0x68>)
 800ae46:	7819      	ldrb	r1, [r3, #0]
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ae4e:	2340      	movs	r3, #64	; 0x40
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f004 feb5 	bl	800fbc0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ae56:	2300      	movs	r3, #0
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3710      	adds	r7, #16
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}
 800ae60:	20000630 	.word	0x20000630

0800ae64 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b086      	sub	sp, #24
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	60f8      	str	r0, [r7, #12]
 800ae6c:	60b9      	str	r1, [r7, #8]
 800ae6e:	4613      	mov	r3, r2
 800ae70:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d101      	bne.n	800ae7c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ae78:	2303      	movs	r3, #3
 800ae7a:	e01f      	b.n	800aebc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	2200      	movs	r2, #0
 800ae88:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ae94:	68bb      	ldr	r3, [r7, #8]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d003      	beq.n	800aea2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	68ba      	ldr	r2, [r7, #8]
 800ae9e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	2201      	movs	r2, #1
 800aea6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	79fa      	ldrb	r2, [r7, #7]
 800aeae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800aeb0:	68f8      	ldr	r0, [r7, #12]
 800aeb2:	f004 fd2f 	bl	800f914 <USBD_LL_Init>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800aeba:	7dfb      	ldrb	r3, [r7, #23]
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	3718      	adds	r7, #24
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bd80      	pop	{r7, pc}

0800aec4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b084      	sub	sp, #16
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	6078      	str	r0, [r7, #4]
 800aecc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aece:	2300      	movs	r3, #0
 800aed0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d101      	bne.n	800aedc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800aed8:	2303      	movs	r3, #3
 800aeda:	e025      	b.n	800af28 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	683a      	ldr	r2, [r7, #0]
 800aee0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	32ae      	adds	r2, #174	; 0xae
 800aeee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d00f      	beq.n	800af18 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	32ae      	adds	r2, #174	; 0xae
 800af02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af08:	f107 020e 	add.w	r2, r7, #14
 800af0c:	4610      	mov	r0, r2
 800af0e:	4798      	blx	r3
 800af10:	4602      	mov	r2, r0
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800af1e:	1c5a      	adds	r2, r3, #1
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800af26:	2300      	movs	r3, #0
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3710      	adds	r7, #16
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}

0800af30 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b082      	sub	sp, #8
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800af38:	6878      	ldr	r0, [r7, #4]
 800af3a:	f004 fd37 	bl	800f9ac <USBD_LL_Start>
 800af3e:	4603      	mov	r3, r0
}
 800af40:	4618      	mov	r0, r3
 800af42:	3708      	adds	r7, #8
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}

0800af48 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800af48:	b480      	push	{r7}
 800af4a:	b083      	sub	sp, #12
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800af50:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800af52:	4618      	mov	r0, r3
 800af54:	370c      	adds	r7, #12
 800af56:	46bd      	mov	sp, r7
 800af58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5c:	4770      	bx	lr

0800af5e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800af5e:	b580      	push	{r7, lr}
 800af60:	b084      	sub	sp, #16
 800af62:	af00      	add	r7, sp, #0
 800af64:	6078      	str	r0, [r7, #4]
 800af66:	460b      	mov	r3, r1
 800af68:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800af6a:	2300      	movs	r3, #0
 800af6c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af74:	2b00      	cmp	r3, #0
 800af76:	d009      	beq.n	800af8c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	78fa      	ldrb	r2, [r7, #3]
 800af82:	4611      	mov	r1, r2
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	4798      	blx	r3
 800af88:	4603      	mov	r3, r0
 800af8a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800af8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3710      	adds	r7, #16
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}

0800af96 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b084      	sub	sp, #16
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
 800af9e:	460b      	mov	r3, r1
 800afa0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800afa2:	2300      	movs	r3, #0
 800afa4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afac:	685b      	ldr	r3, [r3, #4]
 800afae:	78fa      	ldrb	r2, [r7, #3]
 800afb0:	4611      	mov	r1, r2
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	4798      	blx	r3
 800afb6:	4603      	mov	r3, r0
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d001      	beq.n	800afc0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800afbc:	2303      	movs	r3, #3
 800afbe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800afc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3710      	adds	r7, #16
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}

0800afca <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800afca:	b580      	push	{r7, lr}
 800afcc:	b084      	sub	sp, #16
 800afce:	af00      	add	r7, sp, #0
 800afd0:	6078      	str	r0, [r7, #4]
 800afd2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800afda:	6839      	ldr	r1, [r7, #0]
 800afdc:	4618      	mov	r0, r3
 800afde:	f001 f908 	bl	800c1f2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	2201      	movs	r2, #1
 800afe6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800aff0:	461a      	mov	r2, r3
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800affe:	f003 031f 	and.w	r3, r3, #31
 800b002:	2b02      	cmp	r3, #2
 800b004:	d01a      	beq.n	800b03c <USBD_LL_SetupStage+0x72>
 800b006:	2b02      	cmp	r3, #2
 800b008:	d822      	bhi.n	800b050 <USBD_LL_SetupStage+0x86>
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d002      	beq.n	800b014 <USBD_LL_SetupStage+0x4a>
 800b00e:	2b01      	cmp	r3, #1
 800b010:	d00a      	beq.n	800b028 <USBD_LL_SetupStage+0x5e>
 800b012:	e01d      	b.n	800b050 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b01a:	4619      	mov	r1, r3
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f000 fb5f 	bl	800b6e0 <USBD_StdDevReq>
 800b022:	4603      	mov	r3, r0
 800b024:	73fb      	strb	r3, [r7, #15]
      break;
 800b026:	e020      	b.n	800b06a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b02e:	4619      	mov	r1, r3
 800b030:	6878      	ldr	r0, [r7, #4]
 800b032:	f000 fbc7 	bl	800b7c4 <USBD_StdItfReq>
 800b036:	4603      	mov	r3, r0
 800b038:	73fb      	strb	r3, [r7, #15]
      break;
 800b03a:	e016      	b.n	800b06a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b042:	4619      	mov	r1, r3
 800b044:	6878      	ldr	r0, [r7, #4]
 800b046:	f000 fc29 	bl	800b89c <USBD_StdEPReq>
 800b04a:	4603      	mov	r3, r0
 800b04c:	73fb      	strb	r3, [r7, #15]
      break;
 800b04e:	e00c      	b.n	800b06a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b056:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	4619      	mov	r1, r3
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f004 fd04 	bl	800fa6c <USBD_LL_StallEP>
 800b064:	4603      	mov	r3, r0
 800b066:	73fb      	strb	r3, [r7, #15]
      break;
 800b068:	bf00      	nop
  }

  return ret;
 800b06a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	3710      	adds	r7, #16
 800b070:	46bd      	mov	sp, r7
 800b072:	bd80      	pop	{r7, pc}

0800b074 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b086      	sub	sp, #24
 800b078:	af00      	add	r7, sp, #0
 800b07a:	60f8      	str	r0, [r7, #12]
 800b07c:	460b      	mov	r3, r1
 800b07e:	607a      	str	r2, [r7, #4]
 800b080:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b082:	2300      	movs	r3, #0
 800b084:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b086:	7afb      	ldrb	r3, [r7, #11]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d16e      	bne.n	800b16a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b092:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b09a:	2b03      	cmp	r3, #3
 800b09c:	f040 8098 	bne.w	800b1d0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b0a0:	693b      	ldr	r3, [r7, #16]
 800b0a2:	689a      	ldr	r2, [r3, #8]
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	68db      	ldr	r3, [r3, #12]
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d913      	bls.n	800b0d4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b0ac:	693b      	ldr	r3, [r7, #16]
 800b0ae:	689a      	ldr	r2, [r3, #8]
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	68db      	ldr	r3, [r3, #12]
 800b0b4:	1ad2      	subs	r2, r2, r3
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b0ba:	693b      	ldr	r3, [r7, #16]
 800b0bc:	68da      	ldr	r2, [r3, #12]
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	689b      	ldr	r3, [r3, #8]
 800b0c2:	4293      	cmp	r3, r2
 800b0c4:	bf28      	it	cs
 800b0c6:	4613      	movcs	r3, r2
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	6879      	ldr	r1, [r7, #4]
 800b0cc:	68f8      	ldr	r0, [r7, #12]
 800b0ce:	f001 f984 	bl	800c3da <USBD_CtlContinueRx>
 800b0d2:	e07d      	b.n	800b1d0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b0da:	f003 031f 	and.w	r3, r3, #31
 800b0de:	2b02      	cmp	r3, #2
 800b0e0:	d014      	beq.n	800b10c <USBD_LL_DataOutStage+0x98>
 800b0e2:	2b02      	cmp	r3, #2
 800b0e4:	d81d      	bhi.n	800b122 <USBD_LL_DataOutStage+0xae>
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d002      	beq.n	800b0f0 <USBD_LL_DataOutStage+0x7c>
 800b0ea:	2b01      	cmp	r3, #1
 800b0ec:	d003      	beq.n	800b0f6 <USBD_LL_DataOutStage+0x82>
 800b0ee:	e018      	b.n	800b122 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	75bb      	strb	r3, [r7, #22]
            break;
 800b0f4:	e018      	b.n	800b128 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	4619      	mov	r1, r3
 800b100:	68f8      	ldr	r0, [r7, #12]
 800b102:	f000 fa5e 	bl	800b5c2 <USBD_CoreFindIF>
 800b106:	4603      	mov	r3, r0
 800b108:	75bb      	strb	r3, [r7, #22]
            break;
 800b10a:	e00d      	b.n	800b128 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b112:	b2db      	uxtb	r3, r3
 800b114:	4619      	mov	r1, r3
 800b116:	68f8      	ldr	r0, [r7, #12]
 800b118:	f000 fa60 	bl	800b5dc <USBD_CoreFindEP>
 800b11c:	4603      	mov	r3, r0
 800b11e:	75bb      	strb	r3, [r7, #22]
            break;
 800b120:	e002      	b.n	800b128 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b122:	2300      	movs	r3, #0
 800b124:	75bb      	strb	r3, [r7, #22]
            break;
 800b126:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b128:	7dbb      	ldrb	r3, [r7, #22]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d119      	bne.n	800b162 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b134:	b2db      	uxtb	r3, r3
 800b136:	2b03      	cmp	r3, #3
 800b138:	d113      	bne.n	800b162 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b13a:	7dba      	ldrb	r2, [r7, #22]
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	32ae      	adds	r2, #174	; 0xae
 800b140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b144:	691b      	ldr	r3, [r3, #16]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d00b      	beq.n	800b162 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b14a:	7dba      	ldrb	r2, [r7, #22]
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b152:	7dba      	ldrb	r2, [r7, #22]
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	32ae      	adds	r2, #174	; 0xae
 800b158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b15c:	691b      	ldr	r3, [r3, #16]
 800b15e:	68f8      	ldr	r0, [r7, #12]
 800b160:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b162:	68f8      	ldr	r0, [r7, #12]
 800b164:	f001 f94a 	bl	800c3fc <USBD_CtlSendStatus>
 800b168:	e032      	b.n	800b1d0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b16a:	7afb      	ldrb	r3, [r7, #11]
 800b16c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b170:	b2db      	uxtb	r3, r3
 800b172:	4619      	mov	r1, r3
 800b174:	68f8      	ldr	r0, [r7, #12]
 800b176:	f000 fa31 	bl	800b5dc <USBD_CoreFindEP>
 800b17a:	4603      	mov	r3, r0
 800b17c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b17e:	7dbb      	ldrb	r3, [r7, #22]
 800b180:	2bff      	cmp	r3, #255	; 0xff
 800b182:	d025      	beq.n	800b1d0 <USBD_LL_DataOutStage+0x15c>
 800b184:	7dbb      	ldrb	r3, [r7, #22]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d122      	bne.n	800b1d0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b190:	b2db      	uxtb	r3, r3
 800b192:	2b03      	cmp	r3, #3
 800b194:	d117      	bne.n	800b1c6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b196:	7dba      	ldrb	r2, [r7, #22]
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	32ae      	adds	r2, #174	; 0xae
 800b19c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1a0:	699b      	ldr	r3, [r3, #24]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d00f      	beq.n	800b1c6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b1a6:	7dba      	ldrb	r2, [r7, #22]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b1ae:	7dba      	ldrb	r2, [r7, #22]
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	32ae      	adds	r2, #174	; 0xae
 800b1b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1b8:	699b      	ldr	r3, [r3, #24]
 800b1ba:	7afa      	ldrb	r2, [r7, #11]
 800b1bc:	4611      	mov	r1, r2
 800b1be:	68f8      	ldr	r0, [r7, #12]
 800b1c0:	4798      	blx	r3
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b1c6:	7dfb      	ldrb	r3, [r7, #23]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d001      	beq.n	800b1d0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b1cc:	7dfb      	ldrb	r3, [r7, #23]
 800b1ce:	e000      	b.n	800b1d2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b1d0:	2300      	movs	r3, #0
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3718      	adds	r7, #24
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}

0800b1da <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b1da:	b580      	push	{r7, lr}
 800b1dc:	b086      	sub	sp, #24
 800b1de:	af00      	add	r7, sp, #0
 800b1e0:	60f8      	str	r0, [r7, #12]
 800b1e2:	460b      	mov	r3, r1
 800b1e4:	607a      	str	r2, [r7, #4]
 800b1e6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b1e8:	7afb      	ldrb	r3, [r7, #11]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d16f      	bne.n	800b2ce <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	3314      	adds	r3, #20
 800b1f2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b1fa:	2b02      	cmp	r3, #2
 800b1fc:	d15a      	bne.n	800b2b4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	689a      	ldr	r2, [r3, #8]
 800b202:	693b      	ldr	r3, [r7, #16]
 800b204:	68db      	ldr	r3, [r3, #12]
 800b206:	429a      	cmp	r2, r3
 800b208:	d914      	bls.n	800b234 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b20a:	693b      	ldr	r3, [r7, #16]
 800b20c:	689a      	ldr	r2, [r3, #8]
 800b20e:	693b      	ldr	r3, [r7, #16]
 800b210:	68db      	ldr	r3, [r3, #12]
 800b212:	1ad2      	subs	r2, r2, r3
 800b214:	693b      	ldr	r3, [r7, #16]
 800b216:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b218:	693b      	ldr	r3, [r7, #16]
 800b21a:	689b      	ldr	r3, [r3, #8]
 800b21c:	461a      	mov	r2, r3
 800b21e:	6879      	ldr	r1, [r7, #4]
 800b220:	68f8      	ldr	r0, [r7, #12]
 800b222:	f001 f8ac 	bl	800c37e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b226:	2300      	movs	r3, #0
 800b228:	2200      	movs	r2, #0
 800b22a:	2100      	movs	r1, #0
 800b22c:	68f8      	ldr	r0, [r7, #12]
 800b22e:	f004 fcc7 	bl	800fbc0 <USBD_LL_PrepareReceive>
 800b232:	e03f      	b.n	800b2b4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	68da      	ldr	r2, [r3, #12]
 800b238:	693b      	ldr	r3, [r7, #16]
 800b23a:	689b      	ldr	r3, [r3, #8]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d11c      	bne.n	800b27a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b240:	693b      	ldr	r3, [r7, #16]
 800b242:	685a      	ldr	r2, [r3, #4]
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b248:	429a      	cmp	r2, r3
 800b24a:	d316      	bcc.n	800b27a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	685a      	ldr	r2, [r3, #4]
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b256:	429a      	cmp	r2, r3
 800b258:	d20f      	bcs.n	800b27a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b25a:	2200      	movs	r2, #0
 800b25c:	2100      	movs	r1, #0
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	f001 f88d 	bl	800c37e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	2200      	movs	r2, #0
 800b268:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b26c:	2300      	movs	r3, #0
 800b26e:	2200      	movs	r2, #0
 800b270:	2100      	movs	r1, #0
 800b272:	68f8      	ldr	r0, [r7, #12]
 800b274:	f004 fca4 	bl	800fbc0 <USBD_LL_PrepareReceive>
 800b278:	e01c      	b.n	800b2b4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b280:	b2db      	uxtb	r3, r3
 800b282:	2b03      	cmp	r3, #3
 800b284:	d10f      	bne.n	800b2a6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b28c:	68db      	ldr	r3, [r3, #12]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d009      	beq.n	800b2a6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	2200      	movs	r2, #0
 800b296:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2a0:	68db      	ldr	r3, [r3, #12]
 800b2a2:	68f8      	ldr	r0, [r7, #12]
 800b2a4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b2a6:	2180      	movs	r1, #128	; 0x80
 800b2a8:	68f8      	ldr	r0, [r7, #12]
 800b2aa:	f004 fbdf 	bl	800fa6c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b2ae:	68f8      	ldr	r0, [r7, #12]
 800b2b0:	f001 f8b7 	bl	800c422 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d03a      	beq.n	800b334 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b2be:	68f8      	ldr	r0, [r7, #12]
 800b2c0:	f7ff fe42 	bl	800af48 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b2cc:	e032      	b.n	800b334 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b2ce:	7afb      	ldrb	r3, [r7, #11]
 800b2d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b2d4:	b2db      	uxtb	r3, r3
 800b2d6:	4619      	mov	r1, r3
 800b2d8:	68f8      	ldr	r0, [r7, #12]
 800b2da:	f000 f97f 	bl	800b5dc <USBD_CoreFindEP>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b2e2:	7dfb      	ldrb	r3, [r7, #23]
 800b2e4:	2bff      	cmp	r3, #255	; 0xff
 800b2e6:	d025      	beq.n	800b334 <USBD_LL_DataInStage+0x15a>
 800b2e8:	7dfb      	ldrb	r3, [r7, #23]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d122      	bne.n	800b334 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2f4:	b2db      	uxtb	r3, r3
 800b2f6:	2b03      	cmp	r3, #3
 800b2f8:	d11c      	bne.n	800b334 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b2fa:	7dfa      	ldrb	r2, [r7, #23]
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	32ae      	adds	r2, #174	; 0xae
 800b300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b304:	695b      	ldr	r3, [r3, #20]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d014      	beq.n	800b334 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b30a:	7dfa      	ldrb	r2, [r7, #23]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b312:	7dfa      	ldrb	r2, [r7, #23]
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	32ae      	adds	r2, #174	; 0xae
 800b318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b31c:	695b      	ldr	r3, [r3, #20]
 800b31e:	7afa      	ldrb	r2, [r7, #11]
 800b320:	4611      	mov	r1, r2
 800b322:	68f8      	ldr	r0, [r7, #12]
 800b324:	4798      	blx	r3
 800b326:	4603      	mov	r3, r0
 800b328:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b32a:	7dbb      	ldrb	r3, [r7, #22]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d001      	beq.n	800b334 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b330:	7dbb      	ldrb	r3, [r7, #22]
 800b332:	e000      	b.n	800b336 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b334:	2300      	movs	r3, #0
}
 800b336:	4618      	mov	r0, r3
 800b338:	3718      	adds	r7, #24
 800b33a:	46bd      	mov	sp, r7
 800b33c:	bd80      	pop	{r7, pc}

0800b33e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b33e:	b580      	push	{r7, lr}
 800b340:	b084      	sub	sp, #16
 800b342:	af00      	add	r7, sp, #0
 800b344:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b346:	2300      	movs	r3, #0
 800b348:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2201      	movs	r2, #1
 800b34e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2200      	movs	r2, #0
 800b356:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2200      	movs	r2, #0
 800b35e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2200      	movs	r2, #0
 800b364:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2200      	movs	r2, #0
 800b36c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b376:	2b00      	cmp	r3, #0
 800b378:	d014      	beq.n	800b3a4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b380:	685b      	ldr	r3, [r3, #4]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d00e      	beq.n	800b3a4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b38c:	685b      	ldr	r3, [r3, #4]
 800b38e:	687a      	ldr	r2, [r7, #4]
 800b390:	6852      	ldr	r2, [r2, #4]
 800b392:	b2d2      	uxtb	r2, r2
 800b394:	4611      	mov	r1, r2
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	4798      	blx	r3
 800b39a:	4603      	mov	r3, r0
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d001      	beq.n	800b3a4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b3a0:	2303      	movs	r3, #3
 800b3a2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b3a4:	2340      	movs	r3, #64	; 0x40
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	2100      	movs	r1, #0
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f004 fb19 	bl	800f9e2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2240      	movs	r2, #64	; 0x40
 800b3bc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b3c0:	2340      	movs	r3, #64	; 0x40
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	2180      	movs	r1, #128	; 0x80
 800b3c6:	6878      	ldr	r0, [r7, #4]
 800b3c8:	f004 fb0b 	bl	800f9e2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	2201      	movs	r2, #1
 800b3d0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	2240      	movs	r2, #64	; 0x40
 800b3d6:	621a      	str	r2, [r3, #32]

  return ret;
 800b3d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3da:	4618      	mov	r0, r3
 800b3dc:	3710      	adds	r7, #16
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd80      	pop	{r7, pc}

0800b3e2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b3e2:	b480      	push	{r7}
 800b3e4:	b083      	sub	sp, #12
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
 800b3ea:	460b      	mov	r3, r1
 800b3ec:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	78fa      	ldrb	r2, [r7, #3]
 800b3f2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b3f4:	2300      	movs	r3, #0
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	370c      	adds	r7, #12
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b400:	4770      	bx	lr

0800b402 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b402:	b480      	push	{r7}
 800b404:	b083      	sub	sp, #12
 800b406:	af00      	add	r7, sp, #0
 800b408:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b410:	b2da      	uxtb	r2, r3
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2204      	movs	r2, #4
 800b41c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b420:	2300      	movs	r3, #0
}
 800b422:	4618      	mov	r0, r3
 800b424:	370c      	adds	r7, #12
 800b426:	46bd      	mov	sp, r7
 800b428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42c:	4770      	bx	lr

0800b42e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b42e:	b480      	push	{r7}
 800b430:	b083      	sub	sp, #12
 800b432:	af00      	add	r7, sp, #0
 800b434:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b43c:	b2db      	uxtb	r3, r3
 800b43e:	2b04      	cmp	r3, #4
 800b440:	d106      	bne.n	800b450 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800b448:	b2da      	uxtb	r2, r3
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b450:	2300      	movs	r3, #0
}
 800b452:	4618      	mov	r0, r3
 800b454:	370c      	adds	r7, #12
 800b456:	46bd      	mov	sp, r7
 800b458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45c:	4770      	bx	lr

0800b45e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b45e:	b580      	push	{r7, lr}
 800b460:	b082      	sub	sp, #8
 800b462:	af00      	add	r7, sp, #0
 800b464:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b46c:	b2db      	uxtb	r3, r3
 800b46e:	2b03      	cmp	r3, #3
 800b470:	d110      	bne.n	800b494 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d00b      	beq.n	800b494 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b482:	69db      	ldr	r3, [r3, #28]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d005      	beq.n	800b494 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b48e:	69db      	ldr	r3, [r3, #28]
 800b490:	6878      	ldr	r0, [r7, #4]
 800b492:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b494:	2300      	movs	r3, #0
}
 800b496:	4618      	mov	r0, r3
 800b498:	3708      	adds	r7, #8
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}

0800b49e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b49e:	b580      	push	{r7, lr}
 800b4a0:	b082      	sub	sp, #8
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
 800b4a6:	460b      	mov	r3, r1
 800b4a8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	32ae      	adds	r2, #174	; 0xae
 800b4b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d101      	bne.n	800b4c0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b4bc:	2303      	movs	r3, #3
 800b4be:	e01c      	b.n	800b4fa <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b4c6:	b2db      	uxtb	r3, r3
 800b4c8:	2b03      	cmp	r3, #3
 800b4ca:	d115      	bne.n	800b4f8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	32ae      	adds	r2, #174	; 0xae
 800b4d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4da:	6a1b      	ldr	r3, [r3, #32]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00b      	beq.n	800b4f8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	32ae      	adds	r2, #174	; 0xae
 800b4ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4ee:	6a1b      	ldr	r3, [r3, #32]
 800b4f0:	78fa      	ldrb	r2, [r7, #3]
 800b4f2:	4611      	mov	r1, r2
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b4f8:	2300      	movs	r3, #0
}
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	3708      	adds	r7, #8
 800b4fe:	46bd      	mov	sp, r7
 800b500:	bd80      	pop	{r7, pc}

0800b502 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b502:	b580      	push	{r7, lr}
 800b504:	b082      	sub	sp, #8
 800b506:	af00      	add	r7, sp, #0
 800b508:	6078      	str	r0, [r7, #4]
 800b50a:	460b      	mov	r3, r1
 800b50c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	32ae      	adds	r2, #174	; 0xae
 800b518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d101      	bne.n	800b524 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b520:	2303      	movs	r3, #3
 800b522:	e01c      	b.n	800b55e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b52a:	b2db      	uxtb	r3, r3
 800b52c:	2b03      	cmp	r3, #3
 800b52e:	d115      	bne.n	800b55c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	32ae      	adds	r2, #174	; 0xae
 800b53a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b53e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b540:	2b00      	cmp	r3, #0
 800b542:	d00b      	beq.n	800b55c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	32ae      	adds	r2, #174	; 0xae
 800b54e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b554:	78fa      	ldrb	r2, [r7, #3]
 800b556:	4611      	mov	r1, r2
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b55c:	2300      	movs	r3, #0
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3708      	adds	r7, #8
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}

0800b566 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b566:	b480      	push	{r7}
 800b568:	b083      	sub	sp, #12
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b56e:	2300      	movs	r3, #0
}
 800b570:	4618      	mov	r0, r3
 800b572:	370c      	adds	r7, #12
 800b574:	46bd      	mov	sp, r7
 800b576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57a:	4770      	bx	lr

0800b57c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b084      	sub	sp, #16
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b584:	2300      	movs	r3, #0
 800b586:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2201      	movs	r2, #1
 800b58c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b596:	2b00      	cmp	r3, #0
 800b598:	d00e      	beq.n	800b5b8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b5a0:	685b      	ldr	r3, [r3, #4]
 800b5a2:	687a      	ldr	r2, [r7, #4]
 800b5a4:	6852      	ldr	r2, [r2, #4]
 800b5a6:	b2d2      	uxtb	r2, r2
 800b5a8:	4611      	mov	r1, r2
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	4798      	blx	r3
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d001      	beq.n	800b5b8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b5b4:	2303      	movs	r3, #3
 800b5b6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b5b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3710      	adds	r7, #16
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}

0800b5c2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b5c2:	b480      	push	{r7}
 800b5c4:	b083      	sub	sp, #12
 800b5c6:	af00      	add	r7, sp, #0
 800b5c8:	6078      	str	r0, [r7, #4]
 800b5ca:	460b      	mov	r3, r1
 800b5cc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b5ce:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	370c      	adds	r7, #12
 800b5d4:	46bd      	mov	sp, r7
 800b5d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5da:	4770      	bx	lr

0800b5dc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b5dc:	b480      	push	{r7}
 800b5de:	b083      	sub	sp, #12
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
 800b5e4:	460b      	mov	r3, r1
 800b5e6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b5e8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	370c      	adds	r7, #12
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f4:	4770      	bx	lr

0800b5f6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b5f6:	b580      	push	{r7, lr}
 800b5f8:	b086      	sub	sp, #24
 800b5fa:	af00      	add	r7, sp, #0
 800b5fc:	6078      	str	r0, [r7, #4]
 800b5fe:	460b      	mov	r3, r1
 800b600:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b60a:	2300      	movs	r3, #0
 800b60c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	885b      	ldrh	r3, [r3, #2]
 800b612:	b29a      	uxth	r2, r3
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	781b      	ldrb	r3, [r3, #0]
 800b618:	b29b      	uxth	r3, r3
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d920      	bls.n	800b660 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	b29b      	uxth	r3, r3
 800b624:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b626:	e013      	b.n	800b650 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b628:	f107 030a 	add.w	r3, r7, #10
 800b62c:	4619      	mov	r1, r3
 800b62e:	6978      	ldr	r0, [r7, #20]
 800b630:	f000 f81b 	bl	800b66a <USBD_GetNextDesc>
 800b634:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b636:	697b      	ldr	r3, [r7, #20]
 800b638:	785b      	ldrb	r3, [r3, #1]
 800b63a:	2b05      	cmp	r3, #5
 800b63c:	d108      	bne.n	800b650 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b642:	693b      	ldr	r3, [r7, #16]
 800b644:	789b      	ldrb	r3, [r3, #2]
 800b646:	78fa      	ldrb	r2, [r7, #3]
 800b648:	429a      	cmp	r2, r3
 800b64a:	d008      	beq.n	800b65e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b64c:	2300      	movs	r3, #0
 800b64e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	885b      	ldrh	r3, [r3, #2]
 800b654:	b29a      	uxth	r2, r3
 800b656:	897b      	ldrh	r3, [r7, #10]
 800b658:	429a      	cmp	r2, r3
 800b65a:	d8e5      	bhi.n	800b628 <USBD_GetEpDesc+0x32>
 800b65c:	e000      	b.n	800b660 <USBD_GetEpDesc+0x6a>
          break;
 800b65e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b660:	693b      	ldr	r3, [r7, #16]
}
 800b662:	4618      	mov	r0, r3
 800b664:	3718      	adds	r7, #24
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}

0800b66a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b66a:	b480      	push	{r7}
 800b66c:	b085      	sub	sp, #20
 800b66e:	af00      	add	r7, sp, #0
 800b670:	6078      	str	r0, [r7, #4]
 800b672:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	881a      	ldrh	r2, [r3, #0]
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	b29b      	uxth	r3, r3
 800b682:	4413      	add	r3, r2
 800b684:	b29a      	uxth	r2, r3
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	781b      	ldrb	r3, [r3, #0]
 800b68e:	461a      	mov	r2, r3
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	4413      	add	r3, r2
 800b694:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b696:	68fb      	ldr	r3, [r7, #12]
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3714      	adds	r7, #20
 800b69c:	46bd      	mov	sp, r7
 800b69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a2:	4770      	bx	lr

0800b6a4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b087      	sub	sp, #28
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	781b      	ldrb	r3, [r3, #0]
 800b6b4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	3301      	adds	r3, #1
 800b6ba:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b6bc:	697b      	ldr	r3, [r7, #20]
 800b6be:	781b      	ldrb	r3, [r3, #0]
 800b6c0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b6c2:	8a3b      	ldrh	r3, [r7, #16]
 800b6c4:	021b      	lsls	r3, r3, #8
 800b6c6:	b21a      	sxth	r2, r3
 800b6c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b6cc:	4313      	orrs	r3, r2
 800b6ce:	b21b      	sxth	r3, r3
 800b6d0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b6d2:	89fb      	ldrh	r3, [r7, #14]
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	371c      	adds	r7, #28
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6de:	4770      	bx	lr

0800b6e0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b084      	sub	sp, #16
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
 800b6e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b6f6:	2b40      	cmp	r3, #64	; 0x40
 800b6f8:	d005      	beq.n	800b706 <USBD_StdDevReq+0x26>
 800b6fa:	2b40      	cmp	r3, #64	; 0x40
 800b6fc:	d857      	bhi.n	800b7ae <USBD_StdDevReq+0xce>
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d00f      	beq.n	800b722 <USBD_StdDevReq+0x42>
 800b702:	2b20      	cmp	r3, #32
 800b704:	d153      	bne.n	800b7ae <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	32ae      	adds	r2, #174	; 0xae
 800b710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	6839      	ldr	r1, [r7, #0]
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	4798      	blx	r3
 800b71c:	4603      	mov	r3, r0
 800b71e:	73fb      	strb	r3, [r7, #15]
      break;
 800b720:	e04a      	b.n	800b7b8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b722:	683b      	ldr	r3, [r7, #0]
 800b724:	785b      	ldrb	r3, [r3, #1]
 800b726:	2b09      	cmp	r3, #9
 800b728:	d83b      	bhi.n	800b7a2 <USBD_StdDevReq+0xc2>
 800b72a:	a201      	add	r2, pc, #4	; (adr r2, 800b730 <USBD_StdDevReq+0x50>)
 800b72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b730:	0800b785 	.word	0x0800b785
 800b734:	0800b799 	.word	0x0800b799
 800b738:	0800b7a3 	.word	0x0800b7a3
 800b73c:	0800b78f 	.word	0x0800b78f
 800b740:	0800b7a3 	.word	0x0800b7a3
 800b744:	0800b763 	.word	0x0800b763
 800b748:	0800b759 	.word	0x0800b759
 800b74c:	0800b7a3 	.word	0x0800b7a3
 800b750:	0800b77b 	.word	0x0800b77b
 800b754:	0800b76d 	.word	0x0800b76d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b758:	6839      	ldr	r1, [r7, #0]
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f000 fa3c 	bl	800bbd8 <USBD_GetDescriptor>
          break;
 800b760:	e024      	b.n	800b7ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b762:	6839      	ldr	r1, [r7, #0]
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f000 fba1 	bl	800beac <USBD_SetAddress>
          break;
 800b76a:	e01f      	b.n	800b7ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b76c:	6839      	ldr	r1, [r7, #0]
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 fbe0 	bl	800bf34 <USBD_SetConfig>
 800b774:	4603      	mov	r3, r0
 800b776:	73fb      	strb	r3, [r7, #15]
          break;
 800b778:	e018      	b.n	800b7ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b77a:	6839      	ldr	r1, [r7, #0]
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f000 fc83 	bl	800c088 <USBD_GetConfig>
          break;
 800b782:	e013      	b.n	800b7ac <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b784:	6839      	ldr	r1, [r7, #0]
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f000 fcb4 	bl	800c0f4 <USBD_GetStatus>
          break;
 800b78c:	e00e      	b.n	800b7ac <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b78e:	6839      	ldr	r1, [r7, #0]
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f000 fce3 	bl	800c15c <USBD_SetFeature>
          break;
 800b796:	e009      	b.n	800b7ac <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b798:	6839      	ldr	r1, [r7, #0]
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	f000 fd07 	bl	800c1ae <USBD_ClrFeature>
          break;
 800b7a0:	e004      	b.n	800b7ac <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b7a2:	6839      	ldr	r1, [r7, #0]
 800b7a4:	6878      	ldr	r0, [r7, #4]
 800b7a6:	f000 fd5e 	bl	800c266 <USBD_CtlError>
          break;
 800b7aa:	bf00      	nop
      }
      break;
 800b7ac:	e004      	b.n	800b7b8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b7ae:	6839      	ldr	r1, [r7, #0]
 800b7b0:	6878      	ldr	r0, [r7, #4]
 800b7b2:	f000 fd58 	bl	800c266 <USBD_CtlError>
      break;
 800b7b6:	bf00      	nop
  }

  return ret;
 800b7b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3710      	adds	r7, #16
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bd80      	pop	{r7, pc}
 800b7c2:	bf00      	nop

0800b7c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b084      	sub	sp, #16
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
 800b7cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	781b      	ldrb	r3, [r3, #0]
 800b7d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b7da:	2b40      	cmp	r3, #64	; 0x40
 800b7dc:	d005      	beq.n	800b7ea <USBD_StdItfReq+0x26>
 800b7de:	2b40      	cmp	r3, #64	; 0x40
 800b7e0:	d852      	bhi.n	800b888 <USBD_StdItfReq+0xc4>
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d001      	beq.n	800b7ea <USBD_StdItfReq+0x26>
 800b7e6:	2b20      	cmp	r3, #32
 800b7e8:	d14e      	bne.n	800b888 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b7f0:	b2db      	uxtb	r3, r3
 800b7f2:	3b01      	subs	r3, #1
 800b7f4:	2b02      	cmp	r3, #2
 800b7f6:	d840      	bhi.n	800b87a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b7f8:	683b      	ldr	r3, [r7, #0]
 800b7fa:	889b      	ldrh	r3, [r3, #4]
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	2b01      	cmp	r3, #1
 800b800:	d836      	bhi.n	800b870 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b802:	683b      	ldr	r3, [r7, #0]
 800b804:	889b      	ldrh	r3, [r3, #4]
 800b806:	b2db      	uxtb	r3, r3
 800b808:	4619      	mov	r1, r3
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f7ff fed9 	bl	800b5c2 <USBD_CoreFindIF>
 800b810:	4603      	mov	r3, r0
 800b812:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b814:	7bbb      	ldrb	r3, [r7, #14]
 800b816:	2bff      	cmp	r3, #255	; 0xff
 800b818:	d01d      	beq.n	800b856 <USBD_StdItfReq+0x92>
 800b81a:	7bbb      	ldrb	r3, [r7, #14]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d11a      	bne.n	800b856 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b820:	7bba      	ldrb	r2, [r7, #14]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	32ae      	adds	r2, #174	; 0xae
 800b826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b82a:	689b      	ldr	r3, [r3, #8]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d00f      	beq.n	800b850 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b830:	7bba      	ldrb	r2, [r7, #14]
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b838:	7bba      	ldrb	r2, [r7, #14]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	32ae      	adds	r2, #174	; 0xae
 800b83e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	6839      	ldr	r1, [r7, #0]
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	4798      	blx	r3
 800b84a:	4603      	mov	r3, r0
 800b84c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b84e:	e004      	b.n	800b85a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b850:	2303      	movs	r3, #3
 800b852:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b854:	e001      	b.n	800b85a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b856:	2303      	movs	r3, #3
 800b858:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	88db      	ldrh	r3, [r3, #6]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d110      	bne.n	800b884 <USBD_StdItfReq+0xc0>
 800b862:	7bfb      	ldrb	r3, [r7, #15]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d10d      	bne.n	800b884 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f000 fdc7 	bl	800c3fc <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b86e:	e009      	b.n	800b884 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b870:	6839      	ldr	r1, [r7, #0]
 800b872:	6878      	ldr	r0, [r7, #4]
 800b874:	f000 fcf7 	bl	800c266 <USBD_CtlError>
          break;
 800b878:	e004      	b.n	800b884 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b87a:	6839      	ldr	r1, [r7, #0]
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f000 fcf2 	bl	800c266 <USBD_CtlError>
          break;
 800b882:	e000      	b.n	800b886 <USBD_StdItfReq+0xc2>
          break;
 800b884:	bf00      	nop
      }
      break;
 800b886:	e004      	b.n	800b892 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b888:	6839      	ldr	r1, [r7, #0]
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f000 fceb 	bl	800c266 <USBD_CtlError>
      break;
 800b890:	bf00      	nop
  }

  return ret;
 800b892:	7bfb      	ldrb	r3, [r7, #15]
}
 800b894:	4618      	mov	r0, r3
 800b896:	3710      	adds	r7, #16
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}

0800b89c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
 800b8a4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	889b      	ldrh	r3, [r3, #4]
 800b8ae:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	781b      	ldrb	r3, [r3, #0]
 800b8b4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b8b8:	2b40      	cmp	r3, #64	; 0x40
 800b8ba:	d007      	beq.n	800b8cc <USBD_StdEPReq+0x30>
 800b8bc:	2b40      	cmp	r3, #64	; 0x40
 800b8be:	f200 817f 	bhi.w	800bbc0 <USBD_StdEPReq+0x324>
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d02a      	beq.n	800b91c <USBD_StdEPReq+0x80>
 800b8c6:	2b20      	cmp	r3, #32
 800b8c8:	f040 817a 	bne.w	800bbc0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b8cc:	7bbb      	ldrb	r3, [r7, #14]
 800b8ce:	4619      	mov	r1, r3
 800b8d0:	6878      	ldr	r0, [r7, #4]
 800b8d2:	f7ff fe83 	bl	800b5dc <USBD_CoreFindEP>
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b8da:	7b7b      	ldrb	r3, [r7, #13]
 800b8dc:	2bff      	cmp	r3, #255	; 0xff
 800b8de:	f000 8174 	beq.w	800bbca <USBD_StdEPReq+0x32e>
 800b8e2:	7b7b      	ldrb	r3, [r7, #13]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	f040 8170 	bne.w	800bbca <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b8ea:	7b7a      	ldrb	r2, [r7, #13]
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b8f2:	7b7a      	ldrb	r2, [r7, #13]
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	32ae      	adds	r2, #174	; 0xae
 800b8f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8fc:	689b      	ldr	r3, [r3, #8]
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	f000 8163 	beq.w	800bbca <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b904:	7b7a      	ldrb	r2, [r7, #13]
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	32ae      	adds	r2, #174	; 0xae
 800b90a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b90e:	689b      	ldr	r3, [r3, #8]
 800b910:	6839      	ldr	r1, [r7, #0]
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	4798      	blx	r3
 800b916:	4603      	mov	r3, r0
 800b918:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b91a:	e156      	b.n	800bbca <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	785b      	ldrb	r3, [r3, #1]
 800b920:	2b03      	cmp	r3, #3
 800b922:	d008      	beq.n	800b936 <USBD_StdEPReq+0x9a>
 800b924:	2b03      	cmp	r3, #3
 800b926:	f300 8145 	bgt.w	800bbb4 <USBD_StdEPReq+0x318>
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	f000 809b 	beq.w	800ba66 <USBD_StdEPReq+0x1ca>
 800b930:	2b01      	cmp	r3, #1
 800b932:	d03c      	beq.n	800b9ae <USBD_StdEPReq+0x112>
 800b934:	e13e      	b.n	800bbb4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b93c:	b2db      	uxtb	r3, r3
 800b93e:	2b02      	cmp	r3, #2
 800b940:	d002      	beq.n	800b948 <USBD_StdEPReq+0xac>
 800b942:	2b03      	cmp	r3, #3
 800b944:	d016      	beq.n	800b974 <USBD_StdEPReq+0xd8>
 800b946:	e02c      	b.n	800b9a2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b948:	7bbb      	ldrb	r3, [r7, #14]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d00d      	beq.n	800b96a <USBD_StdEPReq+0xce>
 800b94e:	7bbb      	ldrb	r3, [r7, #14]
 800b950:	2b80      	cmp	r3, #128	; 0x80
 800b952:	d00a      	beq.n	800b96a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b954:	7bbb      	ldrb	r3, [r7, #14]
 800b956:	4619      	mov	r1, r3
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f004 f887 	bl	800fa6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b95e:	2180      	movs	r1, #128	; 0x80
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f004 f883 	bl	800fa6c <USBD_LL_StallEP>
 800b966:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b968:	e020      	b.n	800b9ac <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b96a:	6839      	ldr	r1, [r7, #0]
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f000 fc7a 	bl	800c266 <USBD_CtlError>
              break;
 800b972:	e01b      	b.n	800b9ac <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	885b      	ldrh	r3, [r3, #2]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d10e      	bne.n	800b99a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b97c:	7bbb      	ldrb	r3, [r7, #14]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d00b      	beq.n	800b99a <USBD_StdEPReq+0xfe>
 800b982:	7bbb      	ldrb	r3, [r7, #14]
 800b984:	2b80      	cmp	r3, #128	; 0x80
 800b986:	d008      	beq.n	800b99a <USBD_StdEPReq+0xfe>
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	88db      	ldrh	r3, [r3, #6]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d104      	bne.n	800b99a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b990:	7bbb      	ldrb	r3, [r7, #14]
 800b992:	4619      	mov	r1, r3
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f004 f869 	bl	800fa6c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f000 fd2e 	bl	800c3fc <USBD_CtlSendStatus>

              break;
 800b9a0:	e004      	b.n	800b9ac <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b9a2:	6839      	ldr	r1, [r7, #0]
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f000 fc5e 	bl	800c266 <USBD_CtlError>
              break;
 800b9aa:	bf00      	nop
          }
          break;
 800b9ac:	e107      	b.n	800bbbe <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9b4:	b2db      	uxtb	r3, r3
 800b9b6:	2b02      	cmp	r3, #2
 800b9b8:	d002      	beq.n	800b9c0 <USBD_StdEPReq+0x124>
 800b9ba:	2b03      	cmp	r3, #3
 800b9bc:	d016      	beq.n	800b9ec <USBD_StdEPReq+0x150>
 800b9be:	e04b      	b.n	800ba58 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b9c0:	7bbb      	ldrb	r3, [r7, #14]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d00d      	beq.n	800b9e2 <USBD_StdEPReq+0x146>
 800b9c6:	7bbb      	ldrb	r3, [r7, #14]
 800b9c8:	2b80      	cmp	r3, #128	; 0x80
 800b9ca:	d00a      	beq.n	800b9e2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b9cc:	7bbb      	ldrb	r3, [r7, #14]
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	6878      	ldr	r0, [r7, #4]
 800b9d2:	f004 f84b 	bl	800fa6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b9d6:	2180      	movs	r1, #128	; 0x80
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f004 f847 	bl	800fa6c <USBD_LL_StallEP>
 800b9de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b9e0:	e040      	b.n	800ba64 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b9e2:	6839      	ldr	r1, [r7, #0]
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f000 fc3e 	bl	800c266 <USBD_CtlError>
              break;
 800b9ea:	e03b      	b.n	800ba64 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	885b      	ldrh	r3, [r3, #2]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d136      	bne.n	800ba62 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b9f4:	7bbb      	ldrb	r3, [r7, #14]
 800b9f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d004      	beq.n	800ba08 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b9fe:	7bbb      	ldrb	r3, [r7, #14]
 800ba00:	4619      	mov	r1, r3
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	f004 f851 	bl	800faaa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ba08:	6878      	ldr	r0, [r7, #4]
 800ba0a:	f000 fcf7 	bl	800c3fc <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ba0e:	7bbb      	ldrb	r3, [r7, #14]
 800ba10:	4619      	mov	r1, r3
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	f7ff fde2 	bl	800b5dc <USBD_CoreFindEP>
 800ba18:	4603      	mov	r3, r0
 800ba1a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ba1c:	7b7b      	ldrb	r3, [r7, #13]
 800ba1e:	2bff      	cmp	r3, #255	; 0xff
 800ba20:	d01f      	beq.n	800ba62 <USBD_StdEPReq+0x1c6>
 800ba22:	7b7b      	ldrb	r3, [r7, #13]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d11c      	bne.n	800ba62 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ba28:	7b7a      	ldrb	r2, [r7, #13]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ba30:	7b7a      	ldrb	r2, [r7, #13]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	32ae      	adds	r2, #174	; 0xae
 800ba36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba3a:	689b      	ldr	r3, [r3, #8]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d010      	beq.n	800ba62 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ba40:	7b7a      	ldrb	r2, [r7, #13]
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	32ae      	adds	r2, #174	; 0xae
 800ba46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba4a:	689b      	ldr	r3, [r3, #8]
 800ba4c:	6839      	ldr	r1, [r7, #0]
 800ba4e:	6878      	ldr	r0, [r7, #4]
 800ba50:	4798      	blx	r3
 800ba52:	4603      	mov	r3, r0
 800ba54:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ba56:	e004      	b.n	800ba62 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ba58:	6839      	ldr	r1, [r7, #0]
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f000 fc03 	bl	800c266 <USBD_CtlError>
              break;
 800ba60:	e000      	b.n	800ba64 <USBD_StdEPReq+0x1c8>
              break;
 800ba62:	bf00      	nop
          }
          break;
 800ba64:	e0ab      	b.n	800bbbe <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba6c:	b2db      	uxtb	r3, r3
 800ba6e:	2b02      	cmp	r3, #2
 800ba70:	d002      	beq.n	800ba78 <USBD_StdEPReq+0x1dc>
 800ba72:	2b03      	cmp	r3, #3
 800ba74:	d032      	beq.n	800badc <USBD_StdEPReq+0x240>
 800ba76:	e097      	b.n	800bba8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ba78:	7bbb      	ldrb	r3, [r7, #14]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d007      	beq.n	800ba8e <USBD_StdEPReq+0x1f2>
 800ba7e:	7bbb      	ldrb	r3, [r7, #14]
 800ba80:	2b80      	cmp	r3, #128	; 0x80
 800ba82:	d004      	beq.n	800ba8e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ba84:	6839      	ldr	r1, [r7, #0]
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f000 fbed 	bl	800c266 <USBD_CtlError>
                break;
 800ba8c:	e091      	b.n	800bbb2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ba8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	da0b      	bge.n	800baae <USBD_StdEPReq+0x212>
 800ba96:	7bbb      	ldrb	r3, [r7, #14]
 800ba98:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ba9c:	4613      	mov	r3, r2
 800ba9e:	009b      	lsls	r3, r3, #2
 800baa0:	4413      	add	r3, r2
 800baa2:	009b      	lsls	r3, r3, #2
 800baa4:	3310      	adds	r3, #16
 800baa6:	687a      	ldr	r2, [r7, #4]
 800baa8:	4413      	add	r3, r2
 800baaa:	3304      	adds	r3, #4
 800baac:	e00b      	b.n	800bac6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800baae:	7bbb      	ldrb	r3, [r7, #14]
 800bab0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bab4:	4613      	mov	r3, r2
 800bab6:	009b      	lsls	r3, r3, #2
 800bab8:	4413      	add	r3, r2
 800baba:	009b      	lsls	r3, r3, #2
 800babc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bac0:	687a      	ldr	r2, [r7, #4]
 800bac2:	4413      	add	r3, r2
 800bac4:	3304      	adds	r3, #4
 800bac6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bac8:	68bb      	ldr	r3, [r7, #8]
 800baca:	2200      	movs	r2, #0
 800bacc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	2202      	movs	r2, #2
 800bad2:	4619      	mov	r1, r3
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f000 fc37 	bl	800c348 <USBD_CtlSendData>
              break;
 800bada:	e06a      	b.n	800bbb2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800badc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	da11      	bge.n	800bb08 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bae4:	7bbb      	ldrb	r3, [r7, #14]
 800bae6:	f003 020f 	and.w	r2, r3, #15
 800baea:	6879      	ldr	r1, [r7, #4]
 800baec:	4613      	mov	r3, r2
 800baee:	009b      	lsls	r3, r3, #2
 800baf0:	4413      	add	r3, r2
 800baf2:	009b      	lsls	r3, r3, #2
 800baf4:	440b      	add	r3, r1
 800baf6:	3324      	adds	r3, #36	; 0x24
 800baf8:	881b      	ldrh	r3, [r3, #0]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d117      	bne.n	800bb2e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bafe:	6839      	ldr	r1, [r7, #0]
 800bb00:	6878      	ldr	r0, [r7, #4]
 800bb02:	f000 fbb0 	bl	800c266 <USBD_CtlError>
                  break;
 800bb06:	e054      	b.n	800bbb2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bb08:	7bbb      	ldrb	r3, [r7, #14]
 800bb0a:	f003 020f 	and.w	r2, r3, #15
 800bb0e:	6879      	ldr	r1, [r7, #4]
 800bb10:	4613      	mov	r3, r2
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	4413      	add	r3, r2
 800bb16:	009b      	lsls	r3, r3, #2
 800bb18:	440b      	add	r3, r1
 800bb1a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bb1e:	881b      	ldrh	r3, [r3, #0]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d104      	bne.n	800bb2e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bb24:	6839      	ldr	r1, [r7, #0]
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f000 fb9d 	bl	800c266 <USBD_CtlError>
                  break;
 800bb2c:	e041      	b.n	800bbb2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bb2e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	da0b      	bge.n	800bb4e <USBD_StdEPReq+0x2b2>
 800bb36:	7bbb      	ldrb	r3, [r7, #14]
 800bb38:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bb3c:	4613      	mov	r3, r2
 800bb3e:	009b      	lsls	r3, r3, #2
 800bb40:	4413      	add	r3, r2
 800bb42:	009b      	lsls	r3, r3, #2
 800bb44:	3310      	adds	r3, #16
 800bb46:	687a      	ldr	r2, [r7, #4]
 800bb48:	4413      	add	r3, r2
 800bb4a:	3304      	adds	r3, #4
 800bb4c:	e00b      	b.n	800bb66 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bb4e:	7bbb      	ldrb	r3, [r7, #14]
 800bb50:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bb54:	4613      	mov	r3, r2
 800bb56:	009b      	lsls	r3, r3, #2
 800bb58:	4413      	add	r3, r2
 800bb5a:	009b      	lsls	r3, r3, #2
 800bb5c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bb60:	687a      	ldr	r2, [r7, #4]
 800bb62:	4413      	add	r3, r2
 800bb64:	3304      	adds	r3, #4
 800bb66:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bb68:	7bbb      	ldrb	r3, [r7, #14]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d002      	beq.n	800bb74 <USBD_StdEPReq+0x2d8>
 800bb6e:	7bbb      	ldrb	r3, [r7, #14]
 800bb70:	2b80      	cmp	r3, #128	; 0x80
 800bb72:	d103      	bne.n	800bb7c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800bb74:	68bb      	ldr	r3, [r7, #8]
 800bb76:	2200      	movs	r2, #0
 800bb78:	601a      	str	r2, [r3, #0]
 800bb7a:	e00e      	b.n	800bb9a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bb7c:	7bbb      	ldrb	r3, [r7, #14]
 800bb7e:	4619      	mov	r1, r3
 800bb80:	6878      	ldr	r0, [r7, #4]
 800bb82:	f003 ffb1 	bl	800fae8 <USBD_LL_IsStallEP>
 800bb86:	4603      	mov	r3, r0
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d003      	beq.n	800bb94 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800bb8c:	68bb      	ldr	r3, [r7, #8]
 800bb8e:	2201      	movs	r2, #1
 800bb90:	601a      	str	r2, [r3, #0]
 800bb92:	e002      	b.n	800bb9a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	2200      	movs	r2, #0
 800bb98:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bb9a:	68bb      	ldr	r3, [r7, #8]
 800bb9c:	2202      	movs	r2, #2
 800bb9e:	4619      	mov	r1, r3
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f000 fbd1 	bl	800c348 <USBD_CtlSendData>
              break;
 800bba6:	e004      	b.n	800bbb2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800bba8:	6839      	ldr	r1, [r7, #0]
 800bbaa:	6878      	ldr	r0, [r7, #4]
 800bbac:	f000 fb5b 	bl	800c266 <USBD_CtlError>
              break;
 800bbb0:	bf00      	nop
          }
          break;
 800bbb2:	e004      	b.n	800bbbe <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800bbb4:	6839      	ldr	r1, [r7, #0]
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f000 fb55 	bl	800c266 <USBD_CtlError>
          break;
 800bbbc:	bf00      	nop
      }
      break;
 800bbbe:	e005      	b.n	800bbcc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800bbc0:	6839      	ldr	r1, [r7, #0]
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f000 fb4f 	bl	800c266 <USBD_CtlError>
      break;
 800bbc8:	e000      	b.n	800bbcc <USBD_StdEPReq+0x330>
      break;
 800bbca:	bf00      	nop
  }

  return ret;
 800bbcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbce:	4618      	mov	r0, r3
 800bbd0:	3710      	adds	r7, #16
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	bd80      	pop	{r7, pc}
	...

0800bbd8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b084      	sub	sp, #16
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bbea:	2300      	movs	r3, #0
 800bbec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	885b      	ldrh	r3, [r3, #2]
 800bbf2:	0a1b      	lsrs	r3, r3, #8
 800bbf4:	b29b      	uxth	r3, r3
 800bbf6:	3b01      	subs	r3, #1
 800bbf8:	2b06      	cmp	r3, #6
 800bbfa:	f200 8128 	bhi.w	800be4e <USBD_GetDescriptor+0x276>
 800bbfe:	a201      	add	r2, pc, #4	; (adr r2, 800bc04 <USBD_GetDescriptor+0x2c>)
 800bc00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc04:	0800bc21 	.word	0x0800bc21
 800bc08:	0800bc39 	.word	0x0800bc39
 800bc0c:	0800bc79 	.word	0x0800bc79
 800bc10:	0800be4f 	.word	0x0800be4f
 800bc14:	0800be4f 	.word	0x0800be4f
 800bc18:	0800bdef 	.word	0x0800bdef
 800bc1c:	0800be1b 	.word	0x0800be1b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	687a      	ldr	r2, [r7, #4]
 800bc2a:	7c12      	ldrb	r2, [r2, #16]
 800bc2c:	f107 0108 	add.w	r1, r7, #8
 800bc30:	4610      	mov	r0, r2
 800bc32:	4798      	blx	r3
 800bc34:	60f8      	str	r0, [r7, #12]
      break;
 800bc36:	e112      	b.n	800be5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	7c1b      	ldrb	r3, [r3, #16]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d10d      	bne.n	800bc5c <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc48:	f107 0208 	add.w	r2, r7, #8
 800bc4c:	4610      	mov	r0, r2
 800bc4e:	4798      	blx	r3
 800bc50:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	3301      	adds	r3, #1
 800bc56:	2202      	movs	r2, #2
 800bc58:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bc5a:	e100      	b.n	800be5e <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc64:	f107 0208 	add.w	r2, r7, #8
 800bc68:	4610      	mov	r0, r2
 800bc6a:	4798      	blx	r3
 800bc6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	3301      	adds	r3, #1
 800bc72:	2202      	movs	r2, #2
 800bc74:	701a      	strb	r2, [r3, #0]
      break;
 800bc76:	e0f2      	b.n	800be5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	885b      	ldrh	r3, [r3, #2]
 800bc7c:	b2db      	uxtb	r3, r3
 800bc7e:	2b05      	cmp	r3, #5
 800bc80:	f200 80ac 	bhi.w	800bddc <USBD_GetDescriptor+0x204>
 800bc84:	a201      	add	r2, pc, #4	; (adr r2, 800bc8c <USBD_GetDescriptor+0xb4>)
 800bc86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc8a:	bf00      	nop
 800bc8c:	0800bca5 	.word	0x0800bca5
 800bc90:	0800bcd9 	.word	0x0800bcd9
 800bc94:	0800bd0d 	.word	0x0800bd0d
 800bc98:	0800bd41 	.word	0x0800bd41
 800bc9c:	0800bd75 	.word	0x0800bd75
 800bca0:	0800bda9 	.word	0x0800bda9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d00b      	beq.n	800bcc8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcb6:	685b      	ldr	r3, [r3, #4]
 800bcb8:	687a      	ldr	r2, [r7, #4]
 800bcba:	7c12      	ldrb	r2, [r2, #16]
 800bcbc:	f107 0108 	add.w	r1, r7, #8
 800bcc0:	4610      	mov	r0, r2
 800bcc2:	4798      	blx	r3
 800bcc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bcc6:	e091      	b.n	800bdec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bcc8:	6839      	ldr	r1, [r7, #0]
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f000 facb 	bl	800c266 <USBD_CtlError>
            err++;
 800bcd0:	7afb      	ldrb	r3, [r7, #11]
 800bcd2:	3301      	adds	r3, #1
 800bcd4:	72fb      	strb	r3, [r7, #11]
          break;
 800bcd6:	e089      	b.n	800bdec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcde:	689b      	ldr	r3, [r3, #8]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d00b      	beq.n	800bcfc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcea:	689b      	ldr	r3, [r3, #8]
 800bcec:	687a      	ldr	r2, [r7, #4]
 800bcee:	7c12      	ldrb	r2, [r2, #16]
 800bcf0:	f107 0108 	add.w	r1, r7, #8
 800bcf4:	4610      	mov	r0, r2
 800bcf6:	4798      	blx	r3
 800bcf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bcfa:	e077      	b.n	800bdec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bcfc:	6839      	ldr	r1, [r7, #0]
 800bcfe:	6878      	ldr	r0, [r7, #4]
 800bd00:	f000 fab1 	bl	800c266 <USBD_CtlError>
            err++;
 800bd04:	7afb      	ldrb	r3, [r7, #11]
 800bd06:	3301      	adds	r3, #1
 800bd08:	72fb      	strb	r3, [r7, #11]
          break;
 800bd0a:	e06f      	b.n	800bdec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd12:	68db      	ldr	r3, [r3, #12]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d00b      	beq.n	800bd30 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd1e:	68db      	ldr	r3, [r3, #12]
 800bd20:	687a      	ldr	r2, [r7, #4]
 800bd22:	7c12      	ldrb	r2, [r2, #16]
 800bd24:	f107 0108 	add.w	r1, r7, #8
 800bd28:	4610      	mov	r0, r2
 800bd2a:	4798      	blx	r3
 800bd2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bd2e:	e05d      	b.n	800bdec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd30:	6839      	ldr	r1, [r7, #0]
 800bd32:	6878      	ldr	r0, [r7, #4]
 800bd34:	f000 fa97 	bl	800c266 <USBD_CtlError>
            err++;
 800bd38:	7afb      	ldrb	r3, [r7, #11]
 800bd3a:	3301      	adds	r3, #1
 800bd3c:	72fb      	strb	r3, [r7, #11]
          break;
 800bd3e:	e055      	b.n	800bdec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd46:	691b      	ldr	r3, [r3, #16]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d00b      	beq.n	800bd64 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd52:	691b      	ldr	r3, [r3, #16]
 800bd54:	687a      	ldr	r2, [r7, #4]
 800bd56:	7c12      	ldrb	r2, [r2, #16]
 800bd58:	f107 0108 	add.w	r1, r7, #8
 800bd5c:	4610      	mov	r0, r2
 800bd5e:	4798      	blx	r3
 800bd60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bd62:	e043      	b.n	800bdec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd64:	6839      	ldr	r1, [r7, #0]
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f000 fa7d 	bl	800c266 <USBD_CtlError>
            err++;
 800bd6c:	7afb      	ldrb	r3, [r7, #11]
 800bd6e:	3301      	adds	r3, #1
 800bd70:	72fb      	strb	r3, [r7, #11]
          break;
 800bd72:	e03b      	b.n	800bdec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd7a:	695b      	ldr	r3, [r3, #20]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d00b      	beq.n	800bd98 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd86:	695b      	ldr	r3, [r3, #20]
 800bd88:	687a      	ldr	r2, [r7, #4]
 800bd8a:	7c12      	ldrb	r2, [r2, #16]
 800bd8c:	f107 0108 	add.w	r1, r7, #8
 800bd90:	4610      	mov	r0, r2
 800bd92:	4798      	blx	r3
 800bd94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bd96:	e029      	b.n	800bdec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd98:	6839      	ldr	r1, [r7, #0]
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	f000 fa63 	bl	800c266 <USBD_CtlError>
            err++;
 800bda0:	7afb      	ldrb	r3, [r7, #11]
 800bda2:	3301      	adds	r3, #1
 800bda4:	72fb      	strb	r3, [r7, #11]
          break;
 800bda6:	e021      	b.n	800bdec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bdae:	699b      	ldr	r3, [r3, #24]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d00b      	beq.n	800bdcc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bdba:	699b      	ldr	r3, [r3, #24]
 800bdbc:	687a      	ldr	r2, [r7, #4]
 800bdbe:	7c12      	ldrb	r2, [r2, #16]
 800bdc0:	f107 0108 	add.w	r1, r7, #8
 800bdc4:	4610      	mov	r0, r2
 800bdc6:	4798      	blx	r3
 800bdc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bdca:	e00f      	b.n	800bdec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bdcc:	6839      	ldr	r1, [r7, #0]
 800bdce:	6878      	ldr	r0, [r7, #4]
 800bdd0:	f000 fa49 	bl	800c266 <USBD_CtlError>
            err++;
 800bdd4:	7afb      	ldrb	r3, [r7, #11]
 800bdd6:	3301      	adds	r3, #1
 800bdd8:	72fb      	strb	r3, [r7, #11]
          break;
 800bdda:	e007      	b.n	800bdec <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bddc:	6839      	ldr	r1, [r7, #0]
 800bdde:	6878      	ldr	r0, [r7, #4]
 800bde0:	f000 fa41 	bl	800c266 <USBD_CtlError>
          err++;
 800bde4:	7afb      	ldrb	r3, [r7, #11]
 800bde6:	3301      	adds	r3, #1
 800bde8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bdea:	bf00      	nop
      }
      break;
 800bdec:	e037      	b.n	800be5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	7c1b      	ldrb	r3, [r3, #16]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d109      	bne.n	800be0a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdfe:	f107 0208 	add.w	r2, r7, #8
 800be02:	4610      	mov	r0, r2
 800be04:	4798      	blx	r3
 800be06:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800be08:	e029      	b.n	800be5e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800be0a:	6839      	ldr	r1, [r7, #0]
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f000 fa2a 	bl	800c266 <USBD_CtlError>
        err++;
 800be12:	7afb      	ldrb	r3, [r7, #11]
 800be14:	3301      	adds	r3, #1
 800be16:	72fb      	strb	r3, [r7, #11]
      break;
 800be18:	e021      	b.n	800be5e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	7c1b      	ldrb	r3, [r3, #16]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d10d      	bne.n	800be3e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be2a:	f107 0208 	add.w	r2, r7, #8
 800be2e:	4610      	mov	r0, r2
 800be30:	4798      	blx	r3
 800be32:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	3301      	adds	r3, #1
 800be38:	2207      	movs	r2, #7
 800be3a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800be3c:	e00f      	b.n	800be5e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800be3e:	6839      	ldr	r1, [r7, #0]
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f000 fa10 	bl	800c266 <USBD_CtlError>
        err++;
 800be46:	7afb      	ldrb	r3, [r7, #11]
 800be48:	3301      	adds	r3, #1
 800be4a:	72fb      	strb	r3, [r7, #11]
      break;
 800be4c:	e007      	b.n	800be5e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800be4e:	6839      	ldr	r1, [r7, #0]
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f000 fa08 	bl	800c266 <USBD_CtlError>
      err++;
 800be56:	7afb      	ldrb	r3, [r7, #11]
 800be58:	3301      	adds	r3, #1
 800be5a:	72fb      	strb	r3, [r7, #11]
      break;
 800be5c:	bf00      	nop
  }

  if (err != 0U)
 800be5e:	7afb      	ldrb	r3, [r7, #11]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d11e      	bne.n	800bea2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	88db      	ldrh	r3, [r3, #6]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d016      	beq.n	800be9a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800be6c:	893b      	ldrh	r3, [r7, #8]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d00e      	beq.n	800be90 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	88da      	ldrh	r2, [r3, #6]
 800be76:	893b      	ldrh	r3, [r7, #8]
 800be78:	4293      	cmp	r3, r2
 800be7a:	bf28      	it	cs
 800be7c:	4613      	movcs	r3, r2
 800be7e:	b29b      	uxth	r3, r3
 800be80:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800be82:	893b      	ldrh	r3, [r7, #8]
 800be84:	461a      	mov	r2, r3
 800be86:	68f9      	ldr	r1, [r7, #12]
 800be88:	6878      	ldr	r0, [r7, #4]
 800be8a:	f000 fa5d 	bl	800c348 <USBD_CtlSendData>
 800be8e:	e009      	b.n	800bea4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800be90:	6839      	ldr	r1, [r7, #0]
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f000 f9e7 	bl	800c266 <USBD_CtlError>
 800be98:	e004      	b.n	800bea4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800be9a:	6878      	ldr	r0, [r7, #4]
 800be9c:	f000 faae 	bl	800c3fc <USBD_CtlSendStatus>
 800bea0:	e000      	b.n	800bea4 <USBD_GetDescriptor+0x2cc>
    return;
 800bea2:	bf00      	nop
  }
}
 800bea4:	3710      	adds	r7, #16
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bd80      	pop	{r7, pc}
 800beaa:	bf00      	nop

0800beac <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b084      	sub	sp, #16
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
 800beb4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	889b      	ldrh	r3, [r3, #4]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d131      	bne.n	800bf22 <USBD_SetAddress+0x76>
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	88db      	ldrh	r3, [r3, #6]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d12d      	bne.n	800bf22 <USBD_SetAddress+0x76>
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	885b      	ldrh	r3, [r3, #2]
 800beca:	2b7f      	cmp	r3, #127	; 0x7f
 800becc:	d829      	bhi.n	800bf22 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	885b      	ldrh	r3, [r3, #2]
 800bed2:	b2db      	uxtb	r3, r3
 800bed4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bed8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bee0:	b2db      	uxtb	r3, r3
 800bee2:	2b03      	cmp	r3, #3
 800bee4:	d104      	bne.n	800bef0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bee6:	6839      	ldr	r1, [r7, #0]
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f000 f9bc 	bl	800c266 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800beee:	e01d      	b.n	800bf2c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	7bfa      	ldrb	r2, [r7, #15]
 800bef4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bef8:	7bfb      	ldrb	r3, [r7, #15]
 800befa:	4619      	mov	r1, r3
 800befc:	6878      	ldr	r0, [r7, #4]
 800befe:	f003 fe1f 	bl	800fb40 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bf02:	6878      	ldr	r0, [r7, #4]
 800bf04:	f000 fa7a 	bl	800c3fc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bf08:	7bfb      	ldrb	r3, [r7, #15]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d004      	beq.n	800bf18 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2202      	movs	r2, #2
 800bf12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf16:	e009      	b.n	800bf2c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf20:	e004      	b.n	800bf2c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bf22:	6839      	ldr	r1, [r7, #0]
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f000 f99e 	bl	800c266 <USBD_CtlError>
  }
}
 800bf2a:	bf00      	nop
 800bf2c:	bf00      	nop
 800bf2e:	3710      	adds	r7, #16
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b084      	sub	sp, #16
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
 800bf3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	885b      	ldrh	r3, [r3, #2]
 800bf46:	b2da      	uxtb	r2, r3
 800bf48:	4b4e      	ldr	r3, [pc, #312]	; (800c084 <USBD_SetConfig+0x150>)
 800bf4a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bf4c:	4b4d      	ldr	r3, [pc, #308]	; (800c084 <USBD_SetConfig+0x150>)
 800bf4e:	781b      	ldrb	r3, [r3, #0]
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d905      	bls.n	800bf60 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bf54:	6839      	ldr	r1, [r7, #0]
 800bf56:	6878      	ldr	r0, [r7, #4]
 800bf58:	f000 f985 	bl	800c266 <USBD_CtlError>
    return USBD_FAIL;
 800bf5c:	2303      	movs	r3, #3
 800bf5e:	e08c      	b.n	800c07a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf66:	b2db      	uxtb	r3, r3
 800bf68:	2b02      	cmp	r3, #2
 800bf6a:	d002      	beq.n	800bf72 <USBD_SetConfig+0x3e>
 800bf6c:	2b03      	cmp	r3, #3
 800bf6e:	d029      	beq.n	800bfc4 <USBD_SetConfig+0x90>
 800bf70:	e075      	b.n	800c05e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bf72:	4b44      	ldr	r3, [pc, #272]	; (800c084 <USBD_SetConfig+0x150>)
 800bf74:	781b      	ldrb	r3, [r3, #0]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d020      	beq.n	800bfbc <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bf7a:	4b42      	ldr	r3, [pc, #264]	; (800c084 <USBD_SetConfig+0x150>)
 800bf7c:	781b      	ldrb	r3, [r3, #0]
 800bf7e:	461a      	mov	r2, r3
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bf84:	4b3f      	ldr	r3, [pc, #252]	; (800c084 <USBD_SetConfig+0x150>)
 800bf86:	781b      	ldrb	r3, [r3, #0]
 800bf88:	4619      	mov	r1, r3
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	f7fe ffe7 	bl	800af5e <USBD_SetClassConfig>
 800bf90:	4603      	mov	r3, r0
 800bf92:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bf94:	7bfb      	ldrb	r3, [r7, #15]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d008      	beq.n	800bfac <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bf9a:	6839      	ldr	r1, [r7, #0]
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f000 f962 	bl	800c266 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	2202      	movs	r2, #2
 800bfa6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bfaa:	e065      	b.n	800c078 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 fa25 	bl	800c3fc <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2203      	movs	r2, #3
 800bfb6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800bfba:	e05d      	b.n	800c078 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bfbc:	6878      	ldr	r0, [r7, #4]
 800bfbe:	f000 fa1d 	bl	800c3fc <USBD_CtlSendStatus>
      break;
 800bfc2:	e059      	b.n	800c078 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bfc4:	4b2f      	ldr	r3, [pc, #188]	; (800c084 <USBD_SetConfig+0x150>)
 800bfc6:	781b      	ldrb	r3, [r3, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d112      	bne.n	800bff2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2202      	movs	r2, #2
 800bfd0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800bfd4:	4b2b      	ldr	r3, [pc, #172]	; (800c084 <USBD_SetConfig+0x150>)
 800bfd6:	781b      	ldrb	r3, [r3, #0]
 800bfd8:	461a      	mov	r2, r3
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bfde:	4b29      	ldr	r3, [pc, #164]	; (800c084 <USBD_SetConfig+0x150>)
 800bfe0:	781b      	ldrb	r3, [r3, #0]
 800bfe2:	4619      	mov	r1, r3
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f7fe ffd6 	bl	800af96 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bfea:	6878      	ldr	r0, [r7, #4]
 800bfec:	f000 fa06 	bl	800c3fc <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bff0:	e042      	b.n	800c078 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bff2:	4b24      	ldr	r3, [pc, #144]	; (800c084 <USBD_SetConfig+0x150>)
 800bff4:	781b      	ldrb	r3, [r3, #0]
 800bff6:	461a      	mov	r2, r3
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	685b      	ldr	r3, [r3, #4]
 800bffc:	429a      	cmp	r2, r3
 800bffe:	d02a      	beq.n	800c056 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	685b      	ldr	r3, [r3, #4]
 800c004:	b2db      	uxtb	r3, r3
 800c006:	4619      	mov	r1, r3
 800c008:	6878      	ldr	r0, [r7, #4]
 800c00a:	f7fe ffc4 	bl	800af96 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c00e:	4b1d      	ldr	r3, [pc, #116]	; (800c084 <USBD_SetConfig+0x150>)
 800c010:	781b      	ldrb	r3, [r3, #0]
 800c012:	461a      	mov	r2, r3
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c018:	4b1a      	ldr	r3, [pc, #104]	; (800c084 <USBD_SetConfig+0x150>)
 800c01a:	781b      	ldrb	r3, [r3, #0]
 800c01c:	4619      	mov	r1, r3
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f7fe ff9d 	bl	800af5e <USBD_SetClassConfig>
 800c024:	4603      	mov	r3, r0
 800c026:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c028:	7bfb      	ldrb	r3, [r7, #15]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d00f      	beq.n	800c04e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c02e:	6839      	ldr	r1, [r7, #0]
 800c030:	6878      	ldr	r0, [r7, #4]
 800c032:	f000 f918 	bl	800c266 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	685b      	ldr	r3, [r3, #4]
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	4619      	mov	r1, r3
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f7fe ffa9 	bl	800af96 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2202      	movs	r2, #2
 800c048:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c04c:	e014      	b.n	800c078 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f000 f9d4 	bl	800c3fc <USBD_CtlSendStatus>
      break;
 800c054:	e010      	b.n	800c078 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c056:	6878      	ldr	r0, [r7, #4]
 800c058:	f000 f9d0 	bl	800c3fc <USBD_CtlSendStatus>
      break;
 800c05c:	e00c      	b.n	800c078 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c05e:	6839      	ldr	r1, [r7, #0]
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f000 f900 	bl	800c266 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c066:	4b07      	ldr	r3, [pc, #28]	; (800c084 <USBD_SetConfig+0x150>)
 800c068:	781b      	ldrb	r3, [r3, #0]
 800c06a:	4619      	mov	r1, r3
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f7fe ff92 	bl	800af96 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c072:	2303      	movs	r3, #3
 800c074:	73fb      	strb	r3, [r7, #15]
      break;
 800c076:	bf00      	nop
  }

  return ret;
 800c078:	7bfb      	ldrb	r3, [r7, #15]
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	3710      	adds	r7, #16
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}
 800c082:	bf00      	nop
 800c084:	20000934 	.word	0x20000934

0800c088 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b082      	sub	sp, #8
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	88db      	ldrh	r3, [r3, #6]
 800c096:	2b01      	cmp	r3, #1
 800c098:	d004      	beq.n	800c0a4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c09a:	6839      	ldr	r1, [r7, #0]
 800c09c:	6878      	ldr	r0, [r7, #4]
 800c09e:	f000 f8e2 	bl	800c266 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c0a2:	e023      	b.n	800c0ec <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0aa:	b2db      	uxtb	r3, r3
 800c0ac:	2b02      	cmp	r3, #2
 800c0ae:	dc02      	bgt.n	800c0b6 <USBD_GetConfig+0x2e>
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	dc03      	bgt.n	800c0bc <USBD_GetConfig+0x34>
 800c0b4:	e015      	b.n	800c0e2 <USBD_GetConfig+0x5a>
 800c0b6:	2b03      	cmp	r3, #3
 800c0b8:	d00b      	beq.n	800c0d2 <USBD_GetConfig+0x4a>
 800c0ba:	e012      	b.n	800c0e2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	2200      	movs	r2, #0
 800c0c0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	3308      	adds	r3, #8
 800c0c6:	2201      	movs	r2, #1
 800c0c8:	4619      	mov	r1, r3
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f000 f93c 	bl	800c348 <USBD_CtlSendData>
        break;
 800c0d0:	e00c      	b.n	800c0ec <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	3304      	adds	r3, #4
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	4619      	mov	r1, r3
 800c0da:	6878      	ldr	r0, [r7, #4]
 800c0dc:	f000 f934 	bl	800c348 <USBD_CtlSendData>
        break;
 800c0e0:	e004      	b.n	800c0ec <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c0e2:	6839      	ldr	r1, [r7, #0]
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f000 f8be 	bl	800c266 <USBD_CtlError>
        break;
 800c0ea:	bf00      	nop
}
 800c0ec:	bf00      	nop
 800c0ee:	3708      	adds	r7, #8
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}

0800c0f4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b082      	sub	sp, #8
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]
 800c0fc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c104:	b2db      	uxtb	r3, r3
 800c106:	3b01      	subs	r3, #1
 800c108:	2b02      	cmp	r3, #2
 800c10a:	d81e      	bhi.n	800c14a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	88db      	ldrh	r3, [r3, #6]
 800c110:	2b02      	cmp	r3, #2
 800c112:	d004      	beq.n	800c11e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c114:	6839      	ldr	r1, [r7, #0]
 800c116:	6878      	ldr	r0, [r7, #4]
 800c118:	f000 f8a5 	bl	800c266 <USBD_CtlError>
        break;
 800c11c:	e01a      	b.n	800c154 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	2201      	movs	r2, #1
 800c122:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d005      	beq.n	800c13a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	68db      	ldr	r3, [r3, #12]
 800c132:	f043 0202 	orr.w	r2, r3, #2
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	330c      	adds	r3, #12
 800c13e:	2202      	movs	r2, #2
 800c140:	4619      	mov	r1, r3
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	f000 f900 	bl	800c348 <USBD_CtlSendData>
      break;
 800c148:	e004      	b.n	800c154 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c14a:	6839      	ldr	r1, [r7, #0]
 800c14c:	6878      	ldr	r0, [r7, #4]
 800c14e:	f000 f88a 	bl	800c266 <USBD_CtlError>
      break;
 800c152:	bf00      	nop
  }
}
 800c154:	bf00      	nop
 800c156:	3708      	adds	r7, #8
 800c158:	46bd      	mov	sp, r7
 800c15a:	bd80      	pop	{r7, pc}

0800c15c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b082      	sub	sp, #8
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
 800c164:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	885b      	ldrh	r3, [r3, #2]
 800c16a:	2b01      	cmp	r3, #1
 800c16c:	d107      	bne.n	800c17e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2201      	movs	r2, #1
 800c172:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f000 f940 	bl	800c3fc <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c17c:	e013      	b.n	800c1a6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c17e:	683b      	ldr	r3, [r7, #0]
 800c180:	885b      	ldrh	r3, [r3, #2]
 800c182:	2b02      	cmp	r3, #2
 800c184:	d10b      	bne.n	800c19e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	889b      	ldrh	r3, [r3, #4]
 800c18a:	0a1b      	lsrs	r3, r3, #8
 800c18c:	b29b      	uxth	r3, r3
 800c18e:	b2da      	uxtb	r2, r3
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	f000 f930 	bl	800c3fc <USBD_CtlSendStatus>
}
 800c19c:	e003      	b.n	800c1a6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c19e:	6839      	ldr	r1, [r7, #0]
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f000 f860 	bl	800c266 <USBD_CtlError>
}
 800c1a6:	bf00      	nop
 800c1a8:	3708      	adds	r7, #8
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}

0800c1ae <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1ae:	b580      	push	{r7, lr}
 800c1b0:	b082      	sub	sp, #8
 800c1b2:	af00      	add	r7, sp, #0
 800c1b4:	6078      	str	r0, [r7, #4]
 800c1b6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c1be:	b2db      	uxtb	r3, r3
 800c1c0:	3b01      	subs	r3, #1
 800c1c2:	2b02      	cmp	r3, #2
 800c1c4:	d80b      	bhi.n	800c1de <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c1c6:	683b      	ldr	r3, [r7, #0]
 800c1c8:	885b      	ldrh	r3, [r3, #2]
 800c1ca:	2b01      	cmp	r3, #1
 800c1cc:	d10c      	bne.n	800c1e8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f000 f910 	bl	800c3fc <USBD_CtlSendStatus>
      }
      break;
 800c1dc:	e004      	b.n	800c1e8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c1de:	6839      	ldr	r1, [r7, #0]
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	f000 f840 	bl	800c266 <USBD_CtlError>
      break;
 800c1e6:	e000      	b.n	800c1ea <USBD_ClrFeature+0x3c>
      break;
 800c1e8:	bf00      	nop
  }
}
 800c1ea:	bf00      	nop
 800c1ec:	3708      	adds	r7, #8
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}

0800c1f2 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c1f2:	b580      	push	{r7, lr}
 800c1f4:	b084      	sub	sp, #16
 800c1f6:	af00      	add	r7, sp, #0
 800c1f8:	6078      	str	r0, [r7, #4]
 800c1fa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c1fc:	683b      	ldr	r3, [r7, #0]
 800c1fe:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	781a      	ldrb	r2, [r3, #0]
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	3301      	adds	r3, #1
 800c20c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	781a      	ldrb	r2, [r3, #0]
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	3301      	adds	r3, #1
 800c21a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c21c:	68f8      	ldr	r0, [r7, #12]
 800c21e:	f7ff fa41 	bl	800b6a4 <SWAPBYTE>
 800c222:	4603      	mov	r3, r0
 800c224:	461a      	mov	r2, r3
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	3301      	adds	r3, #1
 800c22e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	3301      	adds	r3, #1
 800c234:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c236:	68f8      	ldr	r0, [r7, #12]
 800c238:	f7ff fa34 	bl	800b6a4 <SWAPBYTE>
 800c23c:	4603      	mov	r3, r0
 800c23e:	461a      	mov	r2, r3
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	3301      	adds	r3, #1
 800c248:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	3301      	adds	r3, #1
 800c24e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c250:	68f8      	ldr	r0, [r7, #12]
 800c252:	f7ff fa27 	bl	800b6a4 <SWAPBYTE>
 800c256:	4603      	mov	r3, r0
 800c258:	461a      	mov	r2, r3
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	80da      	strh	r2, [r3, #6]
}
 800c25e:	bf00      	nop
 800c260:	3710      	adds	r7, #16
 800c262:	46bd      	mov	sp, r7
 800c264:	bd80      	pop	{r7, pc}

0800c266 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c266:	b580      	push	{r7, lr}
 800c268:	b082      	sub	sp, #8
 800c26a:	af00      	add	r7, sp, #0
 800c26c:	6078      	str	r0, [r7, #4]
 800c26e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c270:	2180      	movs	r1, #128	; 0x80
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f003 fbfa 	bl	800fa6c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c278:	2100      	movs	r1, #0
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f003 fbf6 	bl	800fa6c <USBD_LL_StallEP>
}
 800c280:	bf00      	nop
 800c282:	3708      	adds	r7, #8
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b086      	sub	sp, #24
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	60f8      	str	r0, [r7, #12]
 800c290:	60b9      	str	r1, [r7, #8]
 800c292:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c294:	2300      	movs	r3, #0
 800c296:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d036      	beq.n	800c30c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c2a2:	6938      	ldr	r0, [r7, #16]
 800c2a4:	f000 f836 	bl	800c314 <USBD_GetLen>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	3301      	adds	r3, #1
 800c2ac:	b29b      	uxth	r3, r3
 800c2ae:	005b      	lsls	r3, r3, #1
 800c2b0:	b29a      	uxth	r2, r3
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c2b6:	7dfb      	ldrb	r3, [r7, #23]
 800c2b8:	68ba      	ldr	r2, [r7, #8]
 800c2ba:	4413      	add	r3, r2
 800c2bc:	687a      	ldr	r2, [r7, #4]
 800c2be:	7812      	ldrb	r2, [r2, #0]
 800c2c0:	701a      	strb	r2, [r3, #0]
  idx++;
 800c2c2:	7dfb      	ldrb	r3, [r7, #23]
 800c2c4:	3301      	adds	r3, #1
 800c2c6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c2c8:	7dfb      	ldrb	r3, [r7, #23]
 800c2ca:	68ba      	ldr	r2, [r7, #8]
 800c2cc:	4413      	add	r3, r2
 800c2ce:	2203      	movs	r2, #3
 800c2d0:	701a      	strb	r2, [r3, #0]
  idx++;
 800c2d2:	7dfb      	ldrb	r3, [r7, #23]
 800c2d4:	3301      	adds	r3, #1
 800c2d6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c2d8:	e013      	b.n	800c302 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c2da:	7dfb      	ldrb	r3, [r7, #23]
 800c2dc:	68ba      	ldr	r2, [r7, #8]
 800c2de:	4413      	add	r3, r2
 800c2e0:	693a      	ldr	r2, [r7, #16]
 800c2e2:	7812      	ldrb	r2, [r2, #0]
 800c2e4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	3301      	adds	r3, #1
 800c2ea:	613b      	str	r3, [r7, #16]
    idx++;
 800c2ec:	7dfb      	ldrb	r3, [r7, #23]
 800c2ee:	3301      	adds	r3, #1
 800c2f0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c2f2:	7dfb      	ldrb	r3, [r7, #23]
 800c2f4:	68ba      	ldr	r2, [r7, #8]
 800c2f6:	4413      	add	r3, r2
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	701a      	strb	r2, [r3, #0]
    idx++;
 800c2fc:	7dfb      	ldrb	r3, [r7, #23]
 800c2fe:	3301      	adds	r3, #1
 800c300:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c302:	693b      	ldr	r3, [r7, #16]
 800c304:	781b      	ldrb	r3, [r3, #0]
 800c306:	2b00      	cmp	r3, #0
 800c308:	d1e7      	bne.n	800c2da <USBD_GetString+0x52>
 800c30a:	e000      	b.n	800c30e <USBD_GetString+0x86>
    return;
 800c30c:	bf00      	nop
  }
}
 800c30e:	3718      	adds	r7, #24
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}

0800c314 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c314:	b480      	push	{r7}
 800c316:	b085      	sub	sp, #20
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c31c:	2300      	movs	r3, #0
 800c31e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c324:	e005      	b.n	800c332 <USBD_GetLen+0x1e>
  {
    len++;
 800c326:	7bfb      	ldrb	r3, [r7, #15]
 800c328:	3301      	adds	r3, #1
 800c32a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c32c:	68bb      	ldr	r3, [r7, #8]
 800c32e:	3301      	adds	r3, #1
 800c330:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c332:	68bb      	ldr	r3, [r7, #8]
 800c334:	781b      	ldrb	r3, [r3, #0]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d1f5      	bne.n	800c326 <USBD_GetLen+0x12>
  }

  return len;
 800c33a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	3714      	adds	r7, #20
 800c340:	46bd      	mov	sp, r7
 800c342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c346:	4770      	bx	lr

0800c348 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b084      	sub	sp, #16
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	60f8      	str	r0, [r7, #12]
 800c350:	60b9      	str	r1, [r7, #8]
 800c352:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	2202      	movs	r2, #2
 800c358:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	687a      	ldr	r2, [r7, #4]
 800c360:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	687a      	ldr	r2, [r7, #4]
 800c366:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	68ba      	ldr	r2, [r7, #8]
 800c36c:	2100      	movs	r1, #0
 800c36e:	68f8      	ldr	r0, [r7, #12]
 800c370:	f003 fc05 	bl	800fb7e <USBD_LL_Transmit>

  return USBD_OK;
 800c374:	2300      	movs	r3, #0
}
 800c376:	4618      	mov	r0, r3
 800c378:	3710      	adds	r7, #16
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bd80      	pop	{r7, pc}

0800c37e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c37e:	b580      	push	{r7, lr}
 800c380:	b084      	sub	sp, #16
 800c382:	af00      	add	r7, sp, #0
 800c384:	60f8      	str	r0, [r7, #12]
 800c386:	60b9      	str	r1, [r7, #8]
 800c388:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	68ba      	ldr	r2, [r7, #8]
 800c38e:	2100      	movs	r1, #0
 800c390:	68f8      	ldr	r0, [r7, #12]
 800c392:	f003 fbf4 	bl	800fb7e <USBD_LL_Transmit>

  return USBD_OK;
 800c396:	2300      	movs	r3, #0
}
 800c398:	4618      	mov	r0, r3
 800c39a:	3710      	adds	r7, #16
 800c39c:	46bd      	mov	sp, r7
 800c39e:	bd80      	pop	{r7, pc}

0800c3a0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b084      	sub	sp, #16
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	60f8      	str	r0, [r7, #12]
 800c3a8:	60b9      	str	r1, [r7, #8]
 800c3aa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	2203      	movs	r2, #3
 800c3b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	687a      	ldr	r2, [r7, #4]
 800c3b8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	687a      	ldr	r2, [r7, #4]
 800c3c0:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	68ba      	ldr	r2, [r7, #8]
 800c3c8:	2100      	movs	r1, #0
 800c3ca:	68f8      	ldr	r0, [r7, #12]
 800c3cc:	f003 fbf8 	bl	800fbc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c3d0:	2300      	movs	r3, #0
}
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	3710      	adds	r7, #16
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bd80      	pop	{r7, pc}

0800c3da <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c3da:	b580      	push	{r7, lr}
 800c3dc:	b084      	sub	sp, #16
 800c3de:	af00      	add	r7, sp, #0
 800c3e0:	60f8      	str	r0, [r7, #12]
 800c3e2:	60b9      	str	r1, [r7, #8]
 800c3e4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	68ba      	ldr	r2, [r7, #8]
 800c3ea:	2100      	movs	r1, #0
 800c3ec:	68f8      	ldr	r0, [r7, #12]
 800c3ee:	f003 fbe7 	bl	800fbc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c3f2:	2300      	movs	r3, #0
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3710      	adds	r7, #16
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}

0800c3fc <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b082      	sub	sp, #8
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2204      	movs	r2, #4
 800c408:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c40c:	2300      	movs	r3, #0
 800c40e:	2200      	movs	r2, #0
 800c410:	2100      	movs	r1, #0
 800c412:	6878      	ldr	r0, [r7, #4]
 800c414:	f003 fbb3 	bl	800fb7e <USBD_LL_Transmit>

  return USBD_OK;
 800c418:	2300      	movs	r3, #0
}
 800c41a:	4618      	mov	r0, r3
 800c41c:	3708      	adds	r7, #8
 800c41e:	46bd      	mov	sp, r7
 800c420:	bd80      	pop	{r7, pc}

0800c422 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c422:	b580      	push	{r7, lr}
 800c424:	b082      	sub	sp, #8
 800c426:	af00      	add	r7, sp, #0
 800c428:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2205      	movs	r2, #5
 800c42e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c432:	2300      	movs	r3, #0
 800c434:	2200      	movs	r2, #0
 800c436:	2100      	movs	r1, #0
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f003 fbc1 	bl	800fbc0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c43e:	2300      	movs	r3, #0
}
 800c440:	4618      	mov	r0, r3
 800c442:	3708      	adds	r7, #8
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <__NVIC_SetPriority>:
{
 800c448:	b480      	push	{r7}
 800c44a:	b083      	sub	sp, #12
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	4603      	mov	r3, r0
 800c450:	6039      	str	r1, [r7, #0]
 800c452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	db0a      	blt.n	800c472 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	b2da      	uxtb	r2, r3
 800c460:	490c      	ldr	r1, [pc, #48]	; (800c494 <__NVIC_SetPriority+0x4c>)
 800c462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c466:	0112      	lsls	r2, r2, #4
 800c468:	b2d2      	uxtb	r2, r2
 800c46a:	440b      	add	r3, r1
 800c46c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800c470:	e00a      	b.n	800c488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	b2da      	uxtb	r2, r3
 800c476:	4908      	ldr	r1, [pc, #32]	; (800c498 <__NVIC_SetPriority+0x50>)
 800c478:	79fb      	ldrb	r3, [r7, #7]
 800c47a:	f003 030f 	and.w	r3, r3, #15
 800c47e:	3b04      	subs	r3, #4
 800c480:	0112      	lsls	r2, r2, #4
 800c482:	b2d2      	uxtb	r2, r2
 800c484:	440b      	add	r3, r1
 800c486:	761a      	strb	r2, [r3, #24]
}
 800c488:	bf00      	nop
 800c48a:	370c      	adds	r7, #12
 800c48c:	46bd      	mov	sp, r7
 800c48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c492:	4770      	bx	lr
 800c494:	e000e100 	.word	0xe000e100
 800c498:	e000ed00 	.word	0xe000ed00

0800c49c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c49c:	b580      	push	{r7, lr}
 800c49e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c4a0:	4b05      	ldr	r3, [pc, #20]	; (800c4b8 <SysTick_Handler+0x1c>)
 800c4a2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c4a4:	f001 feb2 	bl	800e20c <xTaskGetSchedulerState>
 800c4a8:	4603      	mov	r3, r0
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	d001      	beq.n	800c4b2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c4ae:	f002 fc9b 	bl	800ede8 <xPortSysTickHandler>
  }
}
 800c4b2:	bf00      	nop
 800c4b4:	bd80      	pop	{r7, pc}
 800c4b6:	bf00      	nop
 800c4b8:	e000e010 	.word	0xe000e010

0800c4bc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c4c0:	2100      	movs	r1, #0
 800c4c2:	f06f 0004 	mvn.w	r0, #4
 800c4c6:	f7ff ffbf 	bl	800c448 <__NVIC_SetPriority>
#endif
}
 800c4ca:	bf00      	nop
 800c4cc:	bd80      	pop	{r7, pc}
	...

0800c4d0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c4d0:	b480      	push	{r7}
 800c4d2:	b083      	sub	sp, #12
 800c4d4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c4d6:	f3ef 8305 	mrs	r3, IPSR
 800c4da:	603b      	str	r3, [r7, #0]
  return(result);
 800c4dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d003      	beq.n	800c4ea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c4e2:	f06f 0305 	mvn.w	r3, #5
 800c4e6:	607b      	str	r3, [r7, #4]
 800c4e8:	e00c      	b.n	800c504 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c4ea:	4b0a      	ldr	r3, [pc, #40]	; (800c514 <osKernelInitialize+0x44>)
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d105      	bne.n	800c4fe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c4f2:	4b08      	ldr	r3, [pc, #32]	; (800c514 <osKernelInitialize+0x44>)
 800c4f4:	2201      	movs	r2, #1
 800c4f6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	607b      	str	r3, [r7, #4]
 800c4fc:	e002      	b.n	800c504 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c4fe:	f04f 33ff 	mov.w	r3, #4294967295
 800c502:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c504:	687b      	ldr	r3, [r7, #4]
}
 800c506:	4618      	mov	r0, r3
 800c508:	370c      	adds	r7, #12
 800c50a:	46bd      	mov	sp, r7
 800c50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c510:	4770      	bx	lr
 800c512:	bf00      	nop
 800c514:	20000938 	.word	0x20000938

0800c518 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c518:	b580      	push	{r7, lr}
 800c51a:	b082      	sub	sp, #8
 800c51c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c51e:	f3ef 8305 	mrs	r3, IPSR
 800c522:	603b      	str	r3, [r7, #0]
  return(result);
 800c524:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c526:	2b00      	cmp	r3, #0
 800c528:	d003      	beq.n	800c532 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c52a:	f06f 0305 	mvn.w	r3, #5
 800c52e:	607b      	str	r3, [r7, #4]
 800c530:	e010      	b.n	800c554 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c532:	4b0b      	ldr	r3, [pc, #44]	; (800c560 <osKernelStart+0x48>)
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	2b01      	cmp	r3, #1
 800c538:	d109      	bne.n	800c54e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c53a:	f7ff ffbf 	bl	800c4bc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c53e:	4b08      	ldr	r3, [pc, #32]	; (800c560 <osKernelStart+0x48>)
 800c540:	2202      	movs	r2, #2
 800c542:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c544:	f001 fa1a 	bl	800d97c <vTaskStartScheduler>
      stat = osOK;
 800c548:	2300      	movs	r3, #0
 800c54a:	607b      	str	r3, [r7, #4]
 800c54c:	e002      	b.n	800c554 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c54e:	f04f 33ff 	mov.w	r3, #4294967295
 800c552:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c554:	687b      	ldr	r3, [r7, #4]
}
 800c556:	4618      	mov	r0, r3
 800c558:	3708      	adds	r7, #8
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop
 800c560:	20000938 	.word	0x20000938

0800c564 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c564:	b580      	push	{r7, lr}
 800c566:	b08e      	sub	sp, #56	; 0x38
 800c568:	af04      	add	r7, sp, #16
 800c56a:	60f8      	str	r0, [r7, #12]
 800c56c:	60b9      	str	r1, [r7, #8]
 800c56e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c570:	2300      	movs	r3, #0
 800c572:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c574:	f3ef 8305 	mrs	r3, IPSR
 800c578:	617b      	str	r3, [r7, #20]
  return(result);
 800c57a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d17f      	bne.n	800c680 <osThreadNew+0x11c>
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d07c      	beq.n	800c680 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800c586:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c58a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c58c:	2318      	movs	r3, #24
 800c58e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c590:	2300      	movs	r3, #0
 800c592:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800c594:	f04f 33ff 	mov.w	r3, #4294967295
 800c598:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d045      	beq.n	800c62c <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d002      	beq.n	800c5ae <osThreadNew+0x4a>
        name = attr->name;
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	699b      	ldr	r3, [r3, #24]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d002      	beq.n	800c5bc <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	699b      	ldr	r3, [r3, #24]
 800c5ba:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c5bc:	69fb      	ldr	r3, [r7, #28]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d008      	beq.n	800c5d4 <osThreadNew+0x70>
 800c5c2:	69fb      	ldr	r3, [r7, #28]
 800c5c4:	2b38      	cmp	r3, #56	; 0x38
 800c5c6:	d805      	bhi.n	800c5d4 <osThreadNew+0x70>
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	685b      	ldr	r3, [r3, #4]
 800c5cc:	f003 0301 	and.w	r3, r3, #1
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d001      	beq.n	800c5d8 <osThreadNew+0x74>
        return (NULL);
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	e054      	b.n	800c682 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	695b      	ldr	r3, [r3, #20]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d003      	beq.n	800c5e8 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	695b      	ldr	r3, [r3, #20]
 800c5e4:	089b      	lsrs	r3, r3, #2
 800c5e6:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	689b      	ldr	r3, [r3, #8]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d00e      	beq.n	800c60e <osThreadNew+0xaa>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	68db      	ldr	r3, [r3, #12]
 800c5f4:	2b6b      	cmp	r3, #107	; 0x6b
 800c5f6:	d90a      	bls.n	800c60e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d006      	beq.n	800c60e <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	695b      	ldr	r3, [r3, #20]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d002      	beq.n	800c60e <osThreadNew+0xaa>
        mem = 1;
 800c608:	2301      	movs	r3, #1
 800c60a:	61bb      	str	r3, [r7, #24]
 800c60c:	e010      	b.n	800c630 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	689b      	ldr	r3, [r3, #8]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d10c      	bne.n	800c630 <osThreadNew+0xcc>
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	68db      	ldr	r3, [r3, #12]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d108      	bne.n	800c630 <osThreadNew+0xcc>
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	691b      	ldr	r3, [r3, #16]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d104      	bne.n	800c630 <osThreadNew+0xcc>
          mem = 0;
 800c626:	2300      	movs	r3, #0
 800c628:	61bb      	str	r3, [r7, #24]
 800c62a:	e001      	b.n	800c630 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800c62c:	2300      	movs	r3, #0
 800c62e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c630:	69bb      	ldr	r3, [r7, #24]
 800c632:	2b01      	cmp	r3, #1
 800c634:	d110      	bne.n	800c658 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c63a:	687a      	ldr	r2, [r7, #4]
 800c63c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c63e:	9202      	str	r2, [sp, #8]
 800c640:	9301      	str	r3, [sp, #4]
 800c642:	69fb      	ldr	r3, [r7, #28]
 800c644:	9300      	str	r3, [sp, #0]
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	6a3a      	ldr	r2, [r7, #32]
 800c64a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c64c:	68f8      	ldr	r0, [r7, #12]
 800c64e:	f000 feb9 	bl	800d3c4 <xTaskCreateStatic>
 800c652:	4603      	mov	r3, r0
 800c654:	613b      	str	r3, [r7, #16]
 800c656:	e013      	b.n	800c680 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800c658:	69bb      	ldr	r3, [r7, #24]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d110      	bne.n	800c680 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c65e:	6a3b      	ldr	r3, [r7, #32]
 800c660:	b29a      	uxth	r2, r3
 800c662:	f107 0310 	add.w	r3, r7, #16
 800c666:	9301      	str	r3, [sp, #4]
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	9300      	str	r3, [sp, #0]
 800c66c:	68bb      	ldr	r3, [r7, #8]
 800c66e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c670:	68f8      	ldr	r0, [r7, #12]
 800c672:	f000 ff04 	bl	800d47e <xTaskCreate>
 800c676:	4603      	mov	r3, r0
 800c678:	2b01      	cmp	r3, #1
 800c67a:	d001      	beq.n	800c680 <osThreadNew+0x11c>
            hTask = NULL;
 800c67c:	2300      	movs	r3, #0
 800c67e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c680:	693b      	ldr	r3, [r7, #16]
}
 800c682:	4618      	mov	r0, r3
 800c684:	3728      	adds	r7, #40	; 0x28
 800c686:	46bd      	mov	sp, r7
 800c688:	bd80      	pop	{r7, pc}

0800c68a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c68a:	b580      	push	{r7, lr}
 800c68c:	b084      	sub	sp, #16
 800c68e:	af00      	add	r7, sp, #0
 800c690:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c692:	f3ef 8305 	mrs	r3, IPSR
 800c696:	60bb      	str	r3, [r7, #8]
  return(result);
 800c698:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d003      	beq.n	800c6a6 <osDelay+0x1c>
    stat = osErrorISR;
 800c69e:	f06f 0305 	mvn.w	r3, #5
 800c6a2:	60fb      	str	r3, [r7, #12]
 800c6a4:	e007      	b.n	800c6b6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d002      	beq.n	800c6b6 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f001 f829 	bl	800d708 <vTaskDelay>
    }
  }

  return (stat);
 800c6b6:	68fb      	ldr	r3, [r7, #12]
}
 800c6b8:	4618      	mov	r0, r3
 800c6ba:	3710      	adds	r7, #16
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	bd80      	pop	{r7, pc}

0800c6c0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b08a      	sub	sp, #40	; 0x28
 800c6c4:	af02      	add	r7, sp, #8
 800c6c6:	60f8      	str	r0, [r7, #12]
 800c6c8:	60b9      	str	r1, [r7, #8]
 800c6ca:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c6d0:	f3ef 8305 	mrs	r3, IPSR
 800c6d4:	613b      	str	r3, [r7, #16]
  return(result);
 800c6d6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d15f      	bne.n	800c79c <osMessageQueueNew+0xdc>
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d05c      	beq.n	800c79c <osMessageQueueNew+0xdc>
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d059      	beq.n	800c79c <osMessageQueueNew+0xdc>
    mem = -1;
 800c6e8:	f04f 33ff 	mov.w	r3, #4294967295
 800c6ec:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d029      	beq.n	800c748 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	689b      	ldr	r3, [r3, #8]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d012      	beq.n	800c722 <osMessageQueueNew+0x62>
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	68db      	ldr	r3, [r3, #12]
 800c700:	2b4f      	cmp	r3, #79	; 0x4f
 800c702:	d90e      	bls.n	800c722 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d00a      	beq.n	800c722 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	695a      	ldr	r2, [r3, #20]
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	68b9      	ldr	r1, [r7, #8]
 800c714:	fb01 f303 	mul.w	r3, r1, r3
 800c718:	429a      	cmp	r2, r3
 800c71a:	d302      	bcc.n	800c722 <osMessageQueueNew+0x62>
        mem = 1;
 800c71c:	2301      	movs	r3, #1
 800c71e:	61bb      	str	r3, [r7, #24]
 800c720:	e014      	b.n	800c74c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	689b      	ldr	r3, [r3, #8]
 800c726:	2b00      	cmp	r3, #0
 800c728:	d110      	bne.n	800c74c <osMessageQueueNew+0x8c>
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	68db      	ldr	r3, [r3, #12]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d10c      	bne.n	800c74c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c736:	2b00      	cmp	r3, #0
 800c738:	d108      	bne.n	800c74c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	695b      	ldr	r3, [r3, #20]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d104      	bne.n	800c74c <osMessageQueueNew+0x8c>
          mem = 0;
 800c742:	2300      	movs	r3, #0
 800c744:	61bb      	str	r3, [r7, #24]
 800c746:	e001      	b.n	800c74c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800c748:	2300      	movs	r3, #0
 800c74a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c74c:	69bb      	ldr	r3, [r7, #24]
 800c74e:	2b01      	cmp	r3, #1
 800c750:	d10b      	bne.n	800c76a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	691a      	ldr	r2, [r3, #16]
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	2100      	movs	r1, #0
 800c75c:	9100      	str	r1, [sp, #0]
 800c75e:	68b9      	ldr	r1, [r7, #8]
 800c760:	68f8      	ldr	r0, [r7, #12]
 800c762:	f000 f971 	bl	800ca48 <xQueueGenericCreateStatic>
 800c766:	61f8      	str	r0, [r7, #28]
 800c768:	e008      	b.n	800c77c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800c76a:	69bb      	ldr	r3, [r7, #24]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d105      	bne.n	800c77c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800c770:	2200      	movs	r2, #0
 800c772:	68b9      	ldr	r1, [r7, #8]
 800c774:	68f8      	ldr	r0, [r7, #12]
 800c776:	f000 f9df 	bl	800cb38 <xQueueGenericCreate>
 800c77a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800c77c:	69fb      	ldr	r3, [r7, #28]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d00c      	beq.n	800c79c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d003      	beq.n	800c790 <osMessageQueueNew+0xd0>
        name = attr->name;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	617b      	str	r3, [r7, #20]
 800c78e:	e001      	b.n	800c794 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800c790:	2300      	movs	r3, #0
 800c792:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800c794:	6979      	ldr	r1, [r7, #20]
 800c796:	69f8      	ldr	r0, [r7, #28]
 800c798:	f000 fdb6 	bl	800d308 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800c79c:	69fb      	ldr	r3, [r7, #28]
}
 800c79e:	4618      	mov	r0, r3
 800c7a0:	3720      	adds	r7, #32
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}
	...

0800c7a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c7a8:	b480      	push	{r7}
 800c7aa:	b085      	sub	sp, #20
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	60f8      	str	r0, [r7, #12]
 800c7b0:	60b9      	str	r1, [r7, #8]
 800c7b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	4a07      	ldr	r2, [pc, #28]	; (800c7d4 <vApplicationGetIdleTaskMemory+0x2c>)
 800c7b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	4a06      	ldr	r2, [pc, #24]	; (800c7d8 <vApplicationGetIdleTaskMemory+0x30>)
 800c7be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c7c6:	601a      	str	r2, [r3, #0]
}
 800c7c8:	bf00      	nop
 800c7ca:	3714      	adds	r7, #20
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d2:	4770      	bx	lr
 800c7d4:	2000093c 	.word	0x2000093c
 800c7d8:	200009a8 	.word	0x200009a8

0800c7dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c7dc:	b480      	push	{r7}
 800c7de:	b085      	sub	sp, #20
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	4a07      	ldr	r2, [pc, #28]	; (800c808 <vApplicationGetTimerTaskMemory+0x2c>)
 800c7ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c7ee:	68bb      	ldr	r3, [r7, #8]
 800c7f0:	4a06      	ldr	r2, [pc, #24]	; (800c80c <vApplicationGetTimerTaskMemory+0x30>)
 800c7f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c7fa:	601a      	str	r2, [r3, #0]
}
 800c7fc:	bf00      	nop
 800c7fe:	3714      	adds	r7, #20
 800c800:	46bd      	mov	sp, r7
 800c802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c806:	4770      	bx	lr
 800c808:	20000da8 	.word	0x20000da8
 800c80c:	20000e14 	.word	0x20000e14

0800c810 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c810:	b480      	push	{r7}
 800c812:	b083      	sub	sp, #12
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f103 0208 	add.w	r2, r3, #8
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	f04f 32ff 	mov.w	r2, #4294967295
 800c828:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f103 0208 	add.w	r2, r3, #8
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	f103 0208 	add.w	r2, r3, #8
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	2200      	movs	r2, #0
 800c842:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c844:	bf00      	nop
 800c846:	370c      	adds	r7, #12
 800c848:	46bd      	mov	sp, r7
 800c84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84e:	4770      	bx	lr

0800c850 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c850:	b480      	push	{r7}
 800c852:	b083      	sub	sp, #12
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2200      	movs	r2, #0
 800c85c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c85e:	bf00      	nop
 800c860:	370c      	adds	r7, #12
 800c862:	46bd      	mov	sp, r7
 800c864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c868:	4770      	bx	lr

0800c86a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c86a:	b480      	push	{r7}
 800c86c:	b085      	sub	sp, #20
 800c86e:	af00      	add	r7, sp, #0
 800c870:	6078      	str	r0, [r7, #4]
 800c872:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	685b      	ldr	r3, [r3, #4]
 800c878:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	68fa      	ldr	r2, [r7, #12]
 800c87e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	689a      	ldr	r2, [r3, #8]
 800c884:	683b      	ldr	r3, [r7, #0]
 800c886:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	689b      	ldr	r3, [r3, #8]
 800c88c:	683a      	ldr	r2, [r7, #0]
 800c88e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	683a      	ldr	r2, [r7, #0]
 800c894:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	687a      	ldr	r2, [r7, #4]
 800c89a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	1c5a      	adds	r2, r3, #1
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	601a      	str	r2, [r3, #0]
}
 800c8a6:	bf00      	nop
 800c8a8:	3714      	adds	r7, #20
 800c8aa:	46bd      	mov	sp, r7
 800c8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b0:	4770      	bx	lr

0800c8b2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c8b2:	b480      	push	{r7}
 800c8b4:	b085      	sub	sp, #20
 800c8b6:	af00      	add	r7, sp, #0
 800c8b8:	6078      	str	r0, [r7, #4]
 800c8ba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8c8:	d103      	bne.n	800c8d2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	691b      	ldr	r3, [r3, #16]
 800c8ce:	60fb      	str	r3, [r7, #12]
 800c8d0:	e00c      	b.n	800c8ec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	3308      	adds	r3, #8
 800c8d6:	60fb      	str	r3, [r7, #12]
 800c8d8:	e002      	b.n	800c8e0 <vListInsert+0x2e>
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	685b      	ldr	r3, [r3, #4]
 800c8de:	60fb      	str	r3, [r7, #12]
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	685b      	ldr	r3, [r3, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	68ba      	ldr	r2, [r7, #8]
 800c8e8:	429a      	cmp	r2, r3
 800c8ea:	d2f6      	bcs.n	800c8da <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	685a      	ldr	r2, [r3, #4]
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c8f4:	683b      	ldr	r3, [r7, #0]
 800c8f6:	685b      	ldr	r3, [r3, #4]
 800c8f8:	683a      	ldr	r2, [r7, #0]
 800c8fa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	68fa      	ldr	r2, [r7, #12]
 800c900:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	683a      	ldr	r2, [r7, #0]
 800c906:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	687a      	ldr	r2, [r7, #4]
 800c90c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	1c5a      	adds	r2, r3, #1
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	601a      	str	r2, [r3, #0]
}
 800c918:	bf00      	nop
 800c91a:	3714      	adds	r7, #20
 800c91c:	46bd      	mov	sp, r7
 800c91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c922:	4770      	bx	lr

0800c924 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c924:	b480      	push	{r7}
 800c926:	b085      	sub	sp, #20
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	691b      	ldr	r3, [r3, #16]
 800c930:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	685b      	ldr	r3, [r3, #4]
 800c936:	687a      	ldr	r2, [r7, #4]
 800c938:	6892      	ldr	r2, [r2, #8]
 800c93a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	689b      	ldr	r3, [r3, #8]
 800c940:	687a      	ldr	r2, [r7, #4]
 800c942:	6852      	ldr	r2, [r2, #4]
 800c944:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	685b      	ldr	r3, [r3, #4]
 800c94a:	687a      	ldr	r2, [r7, #4]
 800c94c:	429a      	cmp	r2, r3
 800c94e:	d103      	bne.n	800c958 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	689a      	ldr	r2, [r3, #8]
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2200      	movs	r2, #0
 800c95c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	1e5a      	subs	r2, r3, #1
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	681b      	ldr	r3, [r3, #0]
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	3714      	adds	r7, #20
 800c970:	46bd      	mov	sp, r7
 800c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c976:	4770      	bx	lr

0800c978 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b084      	sub	sp, #16
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
 800c980:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d10a      	bne.n	800c9a2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c98c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c990:	f383 8811 	msr	BASEPRI, r3
 800c994:	f3bf 8f6f 	isb	sy
 800c998:	f3bf 8f4f 	dsb	sy
 800c99c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c99e:	bf00      	nop
 800c9a0:	e7fe      	b.n	800c9a0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c9a2:	f002 f98f 	bl	800ecc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681a      	ldr	r2, [r3, #0]
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9ae:	68f9      	ldr	r1, [r7, #12]
 800c9b0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c9b2:	fb01 f303 	mul.w	r3, r1, r3
 800c9b6:	441a      	add	r2, r3
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	2200      	movs	r2, #0
 800c9c0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681a      	ldr	r2, [r3, #0]
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	681a      	ldr	r2, [r3, #0]
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9d2:	3b01      	subs	r3, #1
 800c9d4:	68f9      	ldr	r1, [r7, #12]
 800c9d6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c9d8:	fb01 f303 	mul.w	r3, r1, r3
 800c9dc:	441a      	add	r2, r3
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	22ff      	movs	r2, #255	; 0xff
 800c9e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	22ff      	movs	r2, #255	; 0xff
 800c9ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d114      	bne.n	800ca22 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	691b      	ldr	r3, [r3, #16]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	d01a      	beq.n	800ca36 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	3310      	adds	r3, #16
 800ca04:	4618      	mov	r0, r3
 800ca06:	f001 fa43 	bl	800de90 <xTaskRemoveFromEventList>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d012      	beq.n	800ca36 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ca10:	4b0c      	ldr	r3, [pc, #48]	; (800ca44 <xQueueGenericReset+0xcc>)
 800ca12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca16:	601a      	str	r2, [r3, #0]
 800ca18:	f3bf 8f4f 	dsb	sy
 800ca1c:	f3bf 8f6f 	isb	sy
 800ca20:	e009      	b.n	800ca36 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	3310      	adds	r3, #16
 800ca26:	4618      	mov	r0, r3
 800ca28:	f7ff fef2 	bl	800c810 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	3324      	adds	r3, #36	; 0x24
 800ca30:	4618      	mov	r0, r3
 800ca32:	f7ff feed 	bl	800c810 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ca36:	f002 f975 	bl	800ed24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ca3a:	2301      	movs	r3, #1
}
 800ca3c:	4618      	mov	r0, r3
 800ca3e:	3710      	adds	r7, #16
 800ca40:	46bd      	mov	sp, r7
 800ca42:	bd80      	pop	{r7, pc}
 800ca44:	e000ed04 	.word	0xe000ed04

0800ca48 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ca48:	b580      	push	{r7, lr}
 800ca4a:	b08e      	sub	sp, #56	; 0x38
 800ca4c:	af02      	add	r7, sp, #8
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	60b9      	str	r1, [r7, #8]
 800ca52:	607a      	str	r2, [r7, #4]
 800ca54:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d10a      	bne.n	800ca72 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ca5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca60:	f383 8811 	msr	BASEPRI, r3
 800ca64:	f3bf 8f6f 	isb	sy
 800ca68:	f3bf 8f4f 	dsb	sy
 800ca6c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ca6e:	bf00      	nop
 800ca70:	e7fe      	b.n	800ca70 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d10a      	bne.n	800ca8e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ca78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca7c:	f383 8811 	msr	BASEPRI, r3
 800ca80:	f3bf 8f6f 	isb	sy
 800ca84:	f3bf 8f4f 	dsb	sy
 800ca88:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ca8a:	bf00      	nop
 800ca8c:	e7fe      	b.n	800ca8c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d002      	beq.n	800ca9a <xQueueGenericCreateStatic+0x52>
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d001      	beq.n	800ca9e <xQueueGenericCreateStatic+0x56>
 800ca9a:	2301      	movs	r3, #1
 800ca9c:	e000      	b.n	800caa0 <xQueueGenericCreateStatic+0x58>
 800ca9e:	2300      	movs	r3, #0
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d10a      	bne.n	800caba <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800caa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caa8:	f383 8811 	msr	BASEPRI, r3
 800caac:	f3bf 8f6f 	isb	sy
 800cab0:	f3bf 8f4f 	dsb	sy
 800cab4:	623b      	str	r3, [r7, #32]
}
 800cab6:	bf00      	nop
 800cab8:	e7fe      	b.n	800cab8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d102      	bne.n	800cac6 <xQueueGenericCreateStatic+0x7e>
 800cac0:	68bb      	ldr	r3, [r7, #8]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d101      	bne.n	800caca <xQueueGenericCreateStatic+0x82>
 800cac6:	2301      	movs	r3, #1
 800cac8:	e000      	b.n	800cacc <xQueueGenericCreateStatic+0x84>
 800caca:	2300      	movs	r3, #0
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d10a      	bne.n	800cae6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800cad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cad4:	f383 8811 	msr	BASEPRI, r3
 800cad8:	f3bf 8f6f 	isb	sy
 800cadc:	f3bf 8f4f 	dsb	sy
 800cae0:	61fb      	str	r3, [r7, #28]
}
 800cae2:	bf00      	nop
 800cae4:	e7fe      	b.n	800cae4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800cae6:	2350      	movs	r3, #80	; 0x50
 800cae8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800caea:	697b      	ldr	r3, [r7, #20]
 800caec:	2b50      	cmp	r3, #80	; 0x50
 800caee:	d00a      	beq.n	800cb06 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800caf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caf4:	f383 8811 	msr	BASEPRI, r3
 800caf8:	f3bf 8f6f 	isb	sy
 800cafc:	f3bf 8f4f 	dsb	sy
 800cb00:	61bb      	str	r3, [r7, #24]
}
 800cb02:	bf00      	nop
 800cb04:	e7fe      	b.n	800cb04 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800cb06:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800cb0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d00d      	beq.n	800cb2e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cb12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb14:	2201      	movs	r2, #1
 800cb16:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cb1a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800cb1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb20:	9300      	str	r3, [sp, #0]
 800cb22:	4613      	mov	r3, r2
 800cb24:	687a      	ldr	r2, [r7, #4]
 800cb26:	68b9      	ldr	r1, [r7, #8]
 800cb28:	68f8      	ldr	r0, [r7, #12]
 800cb2a:	f000 f83f 	bl	800cbac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cb2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800cb30:	4618      	mov	r0, r3
 800cb32:	3730      	adds	r7, #48	; 0x30
 800cb34:	46bd      	mov	sp, r7
 800cb36:	bd80      	pop	{r7, pc}

0800cb38 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b08a      	sub	sp, #40	; 0x28
 800cb3c:	af02      	add	r7, sp, #8
 800cb3e:	60f8      	str	r0, [r7, #12]
 800cb40:	60b9      	str	r1, [r7, #8]
 800cb42:	4613      	mov	r3, r2
 800cb44:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d10a      	bne.n	800cb62 <xQueueGenericCreate+0x2a>
	__asm volatile
 800cb4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb50:	f383 8811 	msr	BASEPRI, r3
 800cb54:	f3bf 8f6f 	isb	sy
 800cb58:	f3bf 8f4f 	dsb	sy
 800cb5c:	613b      	str	r3, [r7, #16]
}
 800cb5e:	bf00      	nop
 800cb60:	e7fe      	b.n	800cb60 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	68ba      	ldr	r2, [r7, #8]
 800cb66:	fb02 f303 	mul.w	r3, r2, r3
 800cb6a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800cb6c:	69fb      	ldr	r3, [r7, #28]
 800cb6e:	3350      	adds	r3, #80	; 0x50
 800cb70:	4618      	mov	r0, r3
 800cb72:	f002 f9c9 	bl	800ef08 <pvPortMalloc>
 800cb76:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800cb78:	69bb      	ldr	r3, [r7, #24]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d011      	beq.n	800cba2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cb7e:	69bb      	ldr	r3, [r7, #24]
 800cb80:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cb82:	697b      	ldr	r3, [r7, #20]
 800cb84:	3350      	adds	r3, #80	; 0x50
 800cb86:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800cb88:	69bb      	ldr	r3, [r7, #24]
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cb90:	79fa      	ldrb	r2, [r7, #7]
 800cb92:	69bb      	ldr	r3, [r7, #24]
 800cb94:	9300      	str	r3, [sp, #0]
 800cb96:	4613      	mov	r3, r2
 800cb98:	697a      	ldr	r2, [r7, #20]
 800cb9a:	68b9      	ldr	r1, [r7, #8]
 800cb9c:	68f8      	ldr	r0, [r7, #12]
 800cb9e:	f000 f805 	bl	800cbac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cba2:	69bb      	ldr	r3, [r7, #24]
	}
 800cba4:	4618      	mov	r0, r3
 800cba6:	3720      	adds	r7, #32
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	bd80      	pop	{r7, pc}

0800cbac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cbac:	b580      	push	{r7, lr}
 800cbae:	b084      	sub	sp, #16
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	60f8      	str	r0, [r7, #12]
 800cbb4:	60b9      	str	r1, [r7, #8]
 800cbb6:	607a      	str	r2, [r7, #4]
 800cbb8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cbba:	68bb      	ldr	r3, [r7, #8]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d103      	bne.n	800cbc8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cbc0:	69bb      	ldr	r3, [r7, #24]
 800cbc2:	69ba      	ldr	r2, [r7, #24]
 800cbc4:	601a      	str	r2, [r3, #0]
 800cbc6:	e002      	b.n	800cbce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cbc8:	69bb      	ldr	r3, [r7, #24]
 800cbca:	687a      	ldr	r2, [r7, #4]
 800cbcc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cbce:	69bb      	ldr	r3, [r7, #24]
 800cbd0:	68fa      	ldr	r2, [r7, #12]
 800cbd2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cbd4:	69bb      	ldr	r3, [r7, #24]
 800cbd6:	68ba      	ldr	r2, [r7, #8]
 800cbd8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cbda:	2101      	movs	r1, #1
 800cbdc:	69b8      	ldr	r0, [r7, #24]
 800cbde:	f7ff fecb 	bl	800c978 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800cbe2:	69bb      	ldr	r3, [r7, #24]
 800cbe4:	78fa      	ldrb	r2, [r7, #3]
 800cbe6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cbea:	bf00      	nop
 800cbec:	3710      	adds	r7, #16
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	bd80      	pop	{r7, pc}
	...

0800cbf4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b08e      	sub	sp, #56	; 0x38
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	60f8      	str	r0, [r7, #12]
 800cbfc:	60b9      	str	r1, [r7, #8]
 800cbfe:	607a      	str	r2, [r7, #4]
 800cc00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cc02:	2300      	movs	r3, #0
 800cc04:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cc0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d10a      	bne.n	800cc26 <xQueueGenericSend+0x32>
	__asm volatile
 800cc10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc14:	f383 8811 	msr	BASEPRI, r3
 800cc18:	f3bf 8f6f 	isb	sy
 800cc1c:	f3bf 8f4f 	dsb	sy
 800cc20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cc22:	bf00      	nop
 800cc24:	e7fe      	b.n	800cc24 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cc26:	68bb      	ldr	r3, [r7, #8]
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d103      	bne.n	800cc34 <xQueueGenericSend+0x40>
 800cc2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d101      	bne.n	800cc38 <xQueueGenericSend+0x44>
 800cc34:	2301      	movs	r3, #1
 800cc36:	e000      	b.n	800cc3a <xQueueGenericSend+0x46>
 800cc38:	2300      	movs	r3, #0
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d10a      	bne.n	800cc54 <xQueueGenericSend+0x60>
	__asm volatile
 800cc3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc42:	f383 8811 	msr	BASEPRI, r3
 800cc46:	f3bf 8f6f 	isb	sy
 800cc4a:	f3bf 8f4f 	dsb	sy
 800cc4e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cc50:	bf00      	nop
 800cc52:	e7fe      	b.n	800cc52 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	2b02      	cmp	r3, #2
 800cc58:	d103      	bne.n	800cc62 <xQueueGenericSend+0x6e>
 800cc5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc5e:	2b01      	cmp	r3, #1
 800cc60:	d101      	bne.n	800cc66 <xQueueGenericSend+0x72>
 800cc62:	2301      	movs	r3, #1
 800cc64:	e000      	b.n	800cc68 <xQueueGenericSend+0x74>
 800cc66:	2300      	movs	r3, #0
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d10a      	bne.n	800cc82 <xQueueGenericSend+0x8e>
	__asm volatile
 800cc6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc70:	f383 8811 	msr	BASEPRI, r3
 800cc74:	f3bf 8f6f 	isb	sy
 800cc78:	f3bf 8f4f 	dsb	sy
 800cc7c:	623b      	str	r3, [r7, #32]
}
 800cc7e:	bf00      	nop
 800cc80:	e7fe      	b.n	800cc80 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cc82:	f001 fac3 	bl	800e20c <xTaskGetSchedulerState>
 800cc86:	4603      	mov	r3, r0
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d102      	bne.n	800cc92 <xQueueGenericSend+0x9e>
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d101      	bne.n	800cc96 <xQueueGenericSend+0xa2>
 800cc92:	2301      	movs	r3, #1
 800cc94:	e000      	b.n	800cc98 <xQueueGenericSend+0xa4>
 800cc96:	2300      	movs	r3, #0
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d10a      	bne.n	800ccb2 <xQueueGenericSend+0xbe>
	__asm volatile
 800cc9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cca0:	f383 8811 	msr	BASEPRI, r3
 800cca4:	f3bf 8f6f 	isb	sy
 800cca8:	f3bf 8f4f 	dsb	sy
 800ccac:	61fb      	str	r3, [r7, #28]
}
 800ccae:	bf00      	nop
 800ccb0:	e7fe      	b.n	800ccb0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ccb2:	f002 f807 	bl	800ecc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ccb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ccba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ccbe:	429a      	cmp	r2, r3
 800ccc0:	d302      	bcc.n	800ccc8 <xQueueGenericSend+0xd4>
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	2b02      	cmp	r3, #2
 800ccc6:	d129      	bne.n	800cd1c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ccc8:	683a      	ldr	r2, [r7, #0]
 800ccca:	68b9      	ldr	r1, [r7, #8]
 800cccc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ccce:	f000 fa0b 	bl	800d0e8 <prvCopyDataToQueue>
 800ccd2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ccd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d010      	beq.n	800ccfe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ccdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccde:	3324      	adds	r3, #36	; 0x24
 800cce0:	4618      	mov	r0, r3
 800cce2:	f001 f8d5 	bl	800de90 <xTaskRemoveFromEventList>
 800cce6:	4603      	mov	r3, r0
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d013      	beq.n	800cd14 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ccec:	4b3f      	ldr	r3, [pc, #252]	; (800cdec <xQueueGenericSend+0x1f8>)
 800ccee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ccf2:	601a      	str	r2, [r3, #0]
 800ccf4:	f3bf 8f4f 	dsb	sy
 800ccf8:	f3bf 8f6f 	isb	sy
 800ccfc:	e00a      	b.n	800cd14 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ccfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d007      	beq.n	800cd14 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cd04:	4b39      	ldr	r3, [pc, #228]	; (800cdec <xQueueGenericSend+0x1f8>)
 800cd06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd0a:	601a      	str	r2, [r3, #0]
 800cd0c:	f3bf 8f4f 	dsb	sy
 800cd10:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cd14:	f002 f806 	bl	800ed24 <vPortExitCritical>
				return pdPASS;
 800cd18:	2301      	movs	r3, #1
 800cd1a:	e063      	b.n	800cde4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d103      	bne.n	800cd2a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cd22:	f001 ffff 	bl	800ed24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cd26:	2300      	movs	r3, #0
 800cd28:	e05c      	b.n	800cde4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cd2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d106      	bne.n	800cd3e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cd30:	f107 0314 	add.w	r3, r7, #20
 800cd34:	4618      	mov	r0, r3
 800cd36:	f001 f90f 	bl	800df58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cd3a:	2301      	movs	r3, #1
 800cd3c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cd3e:	f001 fff1 	bl	800ed24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cd42:	f000 fe81 	bl	800da48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cd46:	f001 ffbd 	bl	800ecc4 <vPortEnterCritical>
 800cd4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cd50:	b25b      	sxtb	r3, r3
 800cd52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd56:	d103      	bne.n	800cd60 <xQueueGenericSend+0x16c>
 800cd58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cd60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cd66:	b25b      	sxtb	r3, r3
 800cd68:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd6c:	d103      	bne.n	800cd76 <xQueueGenericSend+0x182>
 800cd6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd70:	2200      	movs	r2, #0
 800cd72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cd76:	f001 ffd5 	bl	800ed24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cd7a:	1d3a      	adds	r2, r7, #4
 800cd7c:	f107 0314 	add.w	r3, r7, #20
 800cd80:	4611      	mov	r1, r2
 800cd82:	4618      	mov	r0, r3
 800cd84:	f001 f8fe 	bl	800df84 <xTaskCheckForTimeOut>
 800cd88:	4603      	mov	r3, r0
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	d124      	bne.n	800cdd8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cd8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd90:	f000 faa2 	bl	800d2d8 <prvIsQueueFull>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d018      	beq.n	800cdcc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd9c:	3310      	adds	r3, #16
 800cd9e:	687a      	ldr	r2, [r7, #4]
 800cda0:	4611      	mov	r1, r2
 800cda2:	4618      	mov	r0, r3
 800cda4:	f001 f824 	bl	800ddf0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cda8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cdaa:	f000 fa2d 	bl	800d208 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cdae:	f000 fe59 	bl	800da64 <xTaskResumeAll>
 800cdb2:	4603      	mov	r3, r0
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	f47f af7c 	bne.w	800ccb2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800cdba:	4b0c      	ldr	r3, [pc, #48]	; (800cdec <xQueueGenericSend+0x1f8>)
 800cdbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cdc0:	601a      	str	r2, [r3, #0]
 800cdc2:	f3bf 8f4f 	dsb	sy
 800cdc6:	f3bf 8f6f 	isb	sy
 800cdca:	e772      	b.n	800ccb2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cdcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cdce:	f000 fa1b 	bl	800d208 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cdd2:	f000 fe47 	bl	800da64 <xTaskResumeAll>
 800cdd6:	e76c      	b.n	800ccb2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cdd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cdda:	f000 fa15 	bl	800d208 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cdde:	f000 fe41 	bl	800da64 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cde2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cde4:	4618      	mov	r0, r3
 800cde6:	3738      	adds	r7, #56	; 0x38
 800cde8:	46bd      	mov	sp, r7
 800cdea:	bd80      	pop	{r7, pc}
 800cdec:	e000ed04 	.word	0xe000ed04

0800cdf0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b090      	sub	sp, #64	; 0x40
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	607a      	str	r2, [r7, #4]
 800cdfc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ce02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d10a      	bne.n	800ce1e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ce08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce0c:	f383 8811 	msr	BASEPRI, r3
 800ce10:	f3bf 8f6f 	isb	sy
 800ce14:	f3bf 8f4f 	dsb	sy
 800ce18:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ce1a:	bf00      	nop
 800ce1c:	e7fe      	b.n	800ce1c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ce1e:	68bb      	ldr	r3, [r7, #8]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d103      	bne.n	800ce2c <xQueueGenericSendFromISR+0x3c>
 800ce24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d101      	bne.n	800ce30 <xQueueGenericSendFromISR+0x40>
 800ce2c:	2301      	movs	r3, #1
 800ce2e:	e000      	b.n	800ce32 <xQueueGenericSendFromISR+0x42>
 800ce30:	2300      	movs	r3, #0
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d10a      	bne.n	800ce4c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ce36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce3a:	f383 8811 	msr	BASEPRI, r3
 800ce3e:	f3bf 8f6f 	isb	sy
 800ce42:	f3bf 8f4f 	dsb	sy
 800ce46:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ce48:	bf00      	nop
 800ce4a:	e7fe      	b.n	800ce4a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	2b02      	cmp	r3, #2
 800ce50:	d103      	bne.n	800ce5a <xQueueGenericSendFromISR+0x6a>
 800ce52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce56:	2b01      	cmp	r3, #1
 800ce58:	d101      	bne.n	800ce5e <xQueueGenericSendFromISR+0x6e>
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	e000      	b.n	800ce60 <xQueueGenericSendFromISR+0x70>
 800ce5e:	2300      	movs	r3, #0
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d10a      	bne.n	800ce7a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800ce64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce68:	f383 8811 	msr	BASEPRI, r3
 800ce6c:	f3bf 8f6f 	isb	sy
 800ce70:	f3bf 8f4f 	dsb	sy
 800ce74:	623b      	str	r3, [r7, #32]
}
 800ce76:	bf00      	nop
 800ce78:	e7fe      	b.n	800ce78 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ce7a:	f002 f805 	bl	800ee88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ce7e:	f3ef 8211 	mrs	r2, BASEPRI
 800ce82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce86:	f383 8811 	msr	BASEPRI, r3
 800ce8a:	f3bf 8f6f 	isb	sy
 800ce8e:	f3bf 8f4f 	dsb	sy
 800ce92:	61fa      	str	r2, [r7, #28]
 800ce94:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ce96:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ce98:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ce9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cea2:	429a      	cmp	r2, r3
 800cea4:	d302      	bcc.n	800ceac <xQueueGenericSendFromISR+0xbc>
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	2b02      	cmp	r3, #2
 800ceaa:	d12f      	bne.n	800cf0c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ceac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ceb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ceb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ceba:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cebc:	683a      	ldr	r2, [r7, #0]
 800cebe:	68b9      	ldr	r1, [r7, #8]
 800cec0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cec2:	f000 f911 	bl	800d0e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cec6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800ceca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cece:	d112      	bne.n	800cef6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ced0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ced2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d016      	beq.n	800cf06 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ced8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ceda:	3324      	adds	r3, #36	; 0x24
 800cedc:	4618      	mov	r0, r3
 800cede:	f000 ffd7 	bl	800de90 <xTaskRemoveFromEventList>
 800cee2:	4603      	mov	r3, r0
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d00e      	beq.n	800cf06 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d00b      	beq.n	800cf06 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	2201      	movs	r2, #1
 800cef2:	601a      	str	r2, [r3, #0]
 800cef4:	e007      	b.n	800cf06 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cef6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cefa:	3301      	adds	r3, #1
 800cefc:	b2db      	uxtb	r3, r3
 800cefe:	b25a      	sxtb	r2, r3
 800cf00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800cf06:	2301      	movs	r3, #1
 800cf08:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800cf0a:	e001      	b.n	800cf10 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf12:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800cf14:	697b      	ldr	r3, [r7, #20]
 800cf16:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800cf1a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cf1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800cf1e:	4618      	mov	r0, r3
 800cf20:	3740      	adds	r7, #64	; 0x40
 800cf22:	46bd      	mov	sp, r7
 800cf24:	bd80      	pop	{r7, pc}
	...

0800cf28 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b08c      	sub	sp, #48	; 0x30
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	60f8      	str	r0, [r7, #12]
 800cf30:	60b9      	str	r1, [r7, #8]
 800cf32:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800cf34:	2300      	movs	r3, #0
 800cf36:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cf3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d10a      	bne.n	800cf58 <xQueueReceive+0x30>
	__asm volatile
 800cf42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf46:	f383 8811 	msr	BASEPRI, r3
 800cf4a:	f3bf 8f6f 	isb	sy
 800cf4e:	f3bf 8f4f 	dsb	sy
 800cf52:	623b      	str	r3, [r7, #32]
}
 800cf54:	bf00      	nop
 800cf56:	e7fe      	b.n	800cf56 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d103      	bne.n	800cf66 <xQueueReceive+0x3e>
 800cf5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d101      	bne.n	800cf6a <xQueueReceive+0x42>
 800cf66:	2301      	movs	r3, #1
 800cf68:	e000      	b.n	800cf6c <xQueueReceive+0x44>
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d10a      	bne.n	800cf86 <xQueueReceive+0x5e>
	__asm volatile
 800cf70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf74:	f383 8811 	msr	BASEPRI, r3
 800cf78:	f3bf 8f6f 	isb	sy
 800cf7c:	f3bf 8f4f 	dsb	sy
 800cf80:	61fb      	str	r3, [r7, #28]
}
 800cf82:	bf00      	nop
 800cf84:	e7fe      	b.n	800cf84 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cf86:	f001 f941 	bl	800e20c <xTaskGetSchedulerState>
 800cf8a:	4603      	mov	r3, r0
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d102      	bne.n	800cf96 <xQueueReceive+0x6e>
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d101      	bne.n	800cf9a <xQueueReceive+0x72>
 800cf96:	2301      	movs	r3, #1
 800cf98:	e000      	b.n	800cf9c <xQueueReceive+0x74>
 800cf9a:	2300      	movs	r3, #0
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d10a      	bne.n	800cfb6 <xQueueReceive+0x8e>
	__asm volatile
 800cfa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfa4:	f383 8811 	msr	BASEPRI, r3
 800cfa8:	f3bf 8f6f 	isb	sy
 800cfac:	f3bf 8f4f 	dsb	sy
 800cfb0:	61bb      	str	r3, [r7, #24]
}
 800cfb2:	bf00      	nop
 800cfb4:	e7fe      	b.n	800cfb4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cfb6:	f001 fe85 	bl	800ecc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cfba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfbe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cfc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d01f      	beq.n	800d006 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cfc6:	68b9      	ldr	r1, [r7, #8]
 800cfc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfca:	f000 f8f7 	bl	800d1bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cfce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfd0:	1e5a      	subs	r2, r3, #1
 800cfd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfd4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cfd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfd8:	691b      	ldr	r3, [r3, #16]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d00f      	beq.n	800cffe <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cfde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfe0:	3310      	adds	r3, #16
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f000 ff54 	bl	800de90 <xTaskRemoveFromEventList>
 800cfe8:	4603      	mov	r3, r0
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d007      	beq.n	800cffe <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cfee:	4b3d      	ldr	r3, [pc, #244]	; (800d0e4 <xQueueReceive+0x1bc>)
 800cff0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cff4:	601a      	str	r2, [r3, #0]
 800cff6:	f3bf 8f4f 	dsb	sy
 800cffa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cffe:	f001 fe91 	bl	800ed24 <vPortExitCritical>
				return pdPASS;
 800d002:	2301      	movs	r3, #1
 800d004:	e069      	b.n	800d0da <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d103      	bne.n	800d014 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d00c:	f001 fe8a 	bl	800ed24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d010:	2300      	movs	r3, #0
 800d012:	e062      	b.n	800d0da <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d016:	2b00      	cmp	r3, #0
 800d018:	d106      	bne.n	800d028 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d01a:	f107 0310 	add.w	r3, r7, #16
 800d01e:	4618      	mov	r0, r3
 800d020:	f000 ff9a 	bl	800df58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d024:	2301      	movs	r3, #1
 800d026:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d028:	f001 fe7c 	bl	800ed24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d02c:	f000 fd0c 	bl	800da48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d030:	f001 fe48 	bl	800ecc4 <vPortEnterCritical>
 800d034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d036:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d03a:	b25b      	sxtb	r3, r3
 800d03c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d040:	d103      	bne.n	800d04a <xQueueReceive+0x122>
 800d042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d044:	2200      	movs	r2, #0
 800d046:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d04a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d04c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d050:	b25b      	sxtb	r3, r3
 800d052:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d056:	d103      	bne.n	800d060 <xQueueReceive+0x138>
 800d058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d05a:	2200      	movs	r2, #0
 800d05c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d060:	f001 fe60 	bl	800ed24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d064:	1d3a      	adds	r2, r7, #4
 800d066:	f107 0310 	add.w	r3, r7, #16
 800d06a:	4611      	mov	r1, r2
 800d06c:	4618      	mov	r0, r3
 800d06e:	f000 ff89 	bl	800df84 <xTaskCheckForTimeOut>
 800d072:	4603      	mov	r3, r0
 800d074:	2b00      	cmp	r3, #0
 800d076:	d123      	bne.n	800d0c0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d078:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d07a:	f000 f917 	bl	800d2ac <prvIsQueueEmpty>
 800d07e:	4603      	mov	r3, r0
 800d080:	2b00      	cmp	r3, #0
 800d082:	d017      	beq.n	800d0b4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d086:	3324      	adds	r3, #36	; 0x24
 800d088:	687a      	ldr	r2, [r7, #4]
 800d08a:	4611      	mov	r1, r2
 800d08c:	4618      	mov	r0, r3
 800d08e:	f000 feaf 	bl	800ddf0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d092:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d094:	f000 f8b8 	bl	800d208 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d098:	f000 fce4 	bl	800da64 <xTaskResumeAll>
 800d09c:	4603      	mov	r3, r0
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d189      	bne.n	800cfb6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d0a2:	4b10      	ldr	r3, [pc, #64]	; (800d0e4 <xQueueReceive+0x1bc>)
 800d0a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0a8:	601a      	str	r2, [r3, #0]
 800d0aa:	f3bf 8f4f 	dsb	sy
 800d0ae:	f3bf 8f6f 	isb	sy
 800d0b2:	e780      	b.n	800cfb6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d0b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d0b6:	f000 f8a7 	bl	800d208 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d0ba:	f000 fcd3 	bl	800da64 <xTaskResumeAll>
 800d0be:	e77a      	b.n	800cfb6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d0c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d0c2:	f000 f8a1 	bl	800d208 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d0c6:	f000 fccd 	bl	800da64 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d0ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d0cc:	f000 f8ee 	bl	800d2ac <prvIsQueueEmpty>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	f43f af6f 	beq.w	800cfb6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d0d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d0da:	4618      	mov	r0, r3
 800d0dc:	3730      	adds	r7, #48	; 0x30
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	bd80      	pop	{r7, pc}
 800d0e2:	bf00      	nop
 800d0e4:	e000ed04 	.word	0xe000ed04

0800d0e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b086      	sub	sp, #24
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	60f8      	str	r0, [r7, #12]
 800d0f0:	60b9      	str	r1, [r7, #8]
 800d0f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d102:	2b00      	cmp	r3, #0
 800d104:	d10d      	bne.n	800d122 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d14d      	bne.n	800d1aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	689b      	ldr	r3, [r3, #8]
 800d112:	4618      	mov	r0, r3
 800d114:	f001 f898 	bl	800e248 <xTaskPriorityDisinherit>
 800d118:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	2200      	movs	r2, #0
 800d11e:	609a      	str	r2, [r3, #8]
 800d120:	e043      	b.n	800d1aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d119      	bne.n	800d15c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	6858      	ldr	r0, [r3, #4]
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d130:	461a      	mov	r2, r3
 800d132:	68b9      	ldr	r1, [r7, #8]
 800d134:	f002 fdf6 	bl	800fd24 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	685a      	ldr	r2, [r3, #4]
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d140:	441a      	add	r2, r3
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	685a      	ldr	r2, [r3, #4]
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	689b      	ldr	r3, [r3, #8]
 800d14e:	429a      	cmp	r2, r3
 800d150:	d32b      	bcc.n	800d1aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681a      	ldr	r2, [r3, #0]
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	605a      	str	r2, [r3, #4]
 800d15a:	e026      	b.n	800d1aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	68d8      	ldr	r0, [r3, #12]
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d164:	461a      	mov	r2, r3
 800d166:	68b9      	ldr	r1, [r7, #8]
 800d168:	f002 fddc 	bl	800fd24 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	68da      	ldr	r2, [r3, #12]
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d174:	425b      	negs	r3, r3
 800d176:	441a      	add	r2, r3
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	68da      	ldr	r2, [r3, #12]
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	429a      	cmp	r2, r3
 800d186:	d207      	bcs.n	800d198 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	689a      	ldr	r2, [r3, #8]
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d190:	425b      	negs	r3, r3
 800d192:	441a      	add	r2, r3
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2b02      	cmp	r3, #2
 800d19c:	d105      	bne.n	800d1aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d19e:	693b      	ldr	r3, [r7, #16]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d002      	beq.n	800d1aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	3b01      	subs	r3, #1
 800d1a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	1c5a      	adds	r2, r3, #1
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d1b2:	697b      	ldr	r3, [r7, #20]
}
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	3718      	adds	r7, #24
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	bd80      	pop	{r7, pc}

0800d1bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b082      	sub	sp, #8
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
 800d1c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d018      	beq.n	800d200 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	68da      	ldr	r2, [r3, #12]
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1d6:	441a      	add	r2, r3
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	68da      	ldr	r2, [r3, #12]
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	689b      	ldr	r3, [r3, #8]
 800d1e4:	429a      	cmp	r2, r3
 800d1e6:	d303      	bcc.n	800d1f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681a      	ldr	r2, [r3, #0]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	68d9      	ldr	r1, [r3, #12]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1f8:	461a      	mov	r2, r3
 800d1fa:	6838      	ldr	r0, [r7, #0]
 800d1fc:	f002 fd92 	bl	800fd24 <memcpy>
	}
}
 800d200:	bf00      	nop
 800d202:	3708      	adds	r7, #8
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}

0800d208 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d208:	b580      	push	{r7, lr}
 800d20a:	b084      	sub	sp, #16
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d210:	f001 fd58 	bl	800ecc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d21a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d21c:	e011      	b.n	800d242 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d222:	2b00      	cmp	r3, #0
 800d224:	d012      	beq.n	800d24c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	3324      	adds	r3, #36	; 0x24
 800d22a:	4618      	mov	r0, r3
 800d22c:	f000 fe30 	bl	800de90 <xTaskRemoveFromEventList>
 800d230:	4603      	mov	r3, r0
 800d232:	2b00      	cmp	r3, #0
 800d234:	d001      	beq.n	800d23a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d236:	f000 ff07 	bl	800e048 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d23a:	7bfb      	ldrb	r3, [r7, #15]
 800d23c:	3b01      	subs	r3, #1
 800d23e:	b2db      	uxtb	r3, r3
 800d240:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d242:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d246:	2b00      	cmp	r3, #0
 800d248:	dce9      	bgt.n	800d21e <prvUnlockQueue+0x16>
 800d24a:	e000      	b.n	800d24e <prvUnlockQueue+0x46>
					break;
 800d24c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	22ff      	movs	r2, #255	; 0xff
 800d252:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d256:	f001 fd65 	bl	800ed24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d25a:	f001 fd33 	bl	800ecc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d264:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d266:	e011      	b.n	800d28c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	691b      	ldr	r3, [r3, #16]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	d012      	beq.n	800d296 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	3310      	adds	r3, #16
 800d274:	4618      	mov	r0, r3
 800d276:	f000 fe0b 	bl	800de90 <xTaskRemoveFromEventList>
 800d27a:	4603      	mov	r3, r0
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d001      	beq.n	800d284 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d280:	f000 fee2 	bl	800e048 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d284:	7bbb      	ldrb	r3, [r7, #14]
 800d286:	3b01      	subs	r3, #1
 800d288:	b2db      	uxtb	r3, r3
 800d28a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d28c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d290:	2b00      	cmp	r3, #0
 800d292:	dce9      	bgt.n	800d268 <prvUnlockQueue+0x60>
 800d294:	e000      	b.n	800d298 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d296:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	22ff      	movs	r2, #255	; 0xff
 800d29c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d2a0:	f001 fd40 	bl	800ed24 <vPortExitCritical>
}
 800d2a4:	bf00      	nop
 800d2a6:	3710      	adds	r7, #16
 800d2a8:	46bd      	mov	sp, r7
 800d2aa:	bd80      	pop	{r7, pc}

0800d2ac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b084      	sub	sp, #16
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d2b4:	f001 fd06 	bl	800ecc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d102      	bne.n	800d2c6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	60fb      	str	r3, [r7, #12]
 800d2c4:	e001      	b.n	800d2ca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d2ca:	f001 fd2b 	bl	800ed24 <vPortExitCritical>

	return xReturn;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
}
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	3710      	adds	r7, #16
 800d2d4:	46bd      	mov	sp, r7
 800d2d6:	bd80      	pop	{r7, pc}

0800d2d8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d2d8:	b580      	push	{r7, lr}
 800d2da:	b084      	sub	sp, #16
 800d2dc:	af00      	add	r7, sp, #0
 800d2de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d2e0:	f001 fcf0 	bl	800ecc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2ec:	429a      	cmp	r2, r3
 800d2ee:	d102      	bne.n	800d2f6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	60fb      	str	r3, [r7, #12]
 800d2f4:	e001      	b.n	800d2fa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d2fa:	f001 fd13 	bl	800ed24 <vPortExitCritical>

	return xReturn;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
}
 800d300:	4618      	mov	r0, r3
 800d302:	3710      	adds	r7, #16
 800d304:	46bd      	mov	sp, r7
 800d306:	bd80      	pop	{r7, pc}

0800d308 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d308:	b480      	push	{r7}
 800d30a:	b085      	sub	sp, #20
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
 800d310:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d312:	2300      	movs	r3, #0
 800d314:	60fb      	str	r3, [r7, #12]
 800d316:	e014      	b.n	800d342 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d318:	4a0f      	ldr	r2, [pc, #60]	; (800d358 <vQueueAddToRegistry+0x50>)
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d10b      	bne.n	800d33c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d324:	490c      	ldr	r1, [pc, #48]	; (800d358 <vQueueAddToRegistry+0x50>)
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	683a      	ldr	r2, [r7, #0]
 800d32a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d32e:	4a0a      	ldr	r2, [pc, #40]	; (800d358 <vQueueAddToRegistry+0x50>)
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	00db      	lsls	r3, r3, #3
 800d334:	4413      	add	r3, r2
 800d336:	687a      	ldr	r2, [r7, #4]
 800d338:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d33a:	e006      	b.n	800d34a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	3301      	adds	r3, #1
 800d340:	60fb      	str	r3, [r7, #12]
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	2b07      	cmp	r3, #7
 800d346:	d9e7      	bls.n	800d318 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d348:	bf00      	nop
 800d34a:	bf00      	nop
 800d34c:	3714      	adds	r7, #20
 800d34e:	46bd      	mov	sp, r7
 800d350:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d354:	4770      	bx	lr
 800d356:	bf00      	nop
 800d358:	20001614 	.word	0x20001614

0800d35c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b086      	sub	sp, #24
 800d360:	af00      	add	r7, sp, #0
 800d362:	60f8      	str	r0, [r7, #12]
 800d364:	60b9      	str	r1, [r7, #8]
 800d366:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d36c:	f001 fcaa 	bl	800ecc4 <vPortEnterCritical>
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d376:	b25b      	sxtb	r3, r3
 800d378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d37c:	d103      	bne.n	800d386 <vQueueWaitForMessageRestricted+0x2a>
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	2200      	movs	r2, #0
 800d382:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d386:	697b      	ldr	r3, [r7, #20]
 800d388:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d38c:	b25b      	sxtb	r3, r3
 800d38e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d392:	d103      	bne.n	800d39c <vQueueWaitForMessageRestricted+0x40>
 800d394:	697b      	ldr	r3, [r7, #20]
 800d396:	2200      	movs	r2, #0
 800d398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d39c:	f001 fcc2 	bl	800ed24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d3a0:	697b      	ldr	r3, [r7, #20]
 800d3a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d106      	bne.n	800d3b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d3a8:	697b      	ldr	r3, [r7, #20]
 800d3aa:	3324      	adds	r3, #36	; 0x24
 800d3ac:	687a      	ldr	r2, [r7, #4]
 800d3ae:	68b9      	ldr	r1, [r7, #8]
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f000 fd41 	bl	800de38 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d3b6:	6978      	ldr	r0, [r7, #20]
 800d3b8:	f7ff ff26 	bl	800d208 <prvUnlockQueue>
	}
 800d3bc:	bf00      	nop
 800d3be:	3718      	adds	r7, #24
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}

0800d3c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b08e      	sub	sp, #56	; 0x38
 800d3c8:	af04      	add	r7, sp, #16
 800d3ca:	60f8      	str	r0, [r7, #12]
 800d3cc:	60b9      	str	r1, [r7, #8]
 800d3ce:	607a      	str	r2, [r7, #4]
 800d3d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d3d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d10a      	bne.n	800d3ee <xTaskCreateStatic+0x2a>
	__asm volatile
 800d3d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3dc:	f383 8811 	msr	BASEPRI, r3
 800d3e0:	f3bf 8f6f 	isb	sy
 800d3e4:	f3bf 8f4f 	dsb	sy
 800d3e8:	623b      	str	r3, [r7, #32]
}
 800d3ea:	bf00      	nop
 800d3ec:	e7fe      	b.n	800d3ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d3ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d10a      	bne.n	800d40a <xTaskCreateStatic+0x46>
	__asm volatile
 800d3f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3f8:	f383 8811 	msr	BASEPRI, r3
 800d3fc:	f3bf 8f6f 	isb	sy
 800d400:	f3bf 8f4f 	dsb	sy
 800d404:	61fb      	str	r3, [r7, #28]
}
 800d406:	bf00      	nop
 800d408:	e7fe      	b.n	800d408 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d40a:	236c      	movs	r3, #108	; 0x6c
 800d40c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d40e:	693b      	ldr	r3, [r7, #16]
 800d410:	2b6c      	cmp	r3, #108	; 0x6c
 800d412:	d00a      	beq.n	800d42a <xTaskCreateStatic+0x66>
	__asm volatile
 800d414:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d418:	f383 8811 	msr	BASEPRI, r3
 800d41c:	f3bf 8f6f 	isb	sy
 800d420:	f3bf 8f4f 	dsb	sy
 800d424:	61bb      	str	r3, [r7, #24]
}
 800d426:	bf00      	nop
 800d428:	e7fe      	b.n	800d428 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d42a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d42c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d01e      	beq.n	800d470 <xTaskCreateStatic+0xac>
 800d432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d434:	2b00      	cmp	r3, #0
 800d436:	d01b      	beq.n	800d470 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d43a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d43c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d43e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d440:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d444:	2202      	movs	r2, #2
 800d446:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d44a:	2300      	movs	r3, #0
 800d44c:	9303      	str	r3, [sp, #12]
 800d44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d450:	9302      	str	r3, [sp, #8]
 800d452:	f107 0314 	add.w	r3, r7, #20
 800d456:	9301      	str	r3, [sp, #4]
 800d458:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d45a:	9300      	str	r3, [sp, #0]
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	687a      	ldr	r2, [r7, #4]
 800d460:	68b9      	ldr	r1, [r7, #8]
 800d462:	68f8      	ldr	r0, [r7, #12]
 800d464:	f000 f850 	bl	800d508 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d468:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d46a:	f000 f8dd 	bl	800d628 <prvAddNewTaskToReadyList>
 800d46e:	e001      	b.n	800d474 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d470:	2300      	movs	r3, #0
 800d472:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d474:	697b      	ldr	r3, [r7, #20]
	}
 800d476:	4618      	mov	r0, r3
 800d478:	3728      	adds	r7, #40	; 0x28
 800d47a:	46bd      	mov	sp, r7
 800d47c:	bd80      	pop	{r7, pc}

0800d47e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d47e:	b580      	push	{r7, lr}
 800d480:	b08c      	sub	sp, #48	; 0x30
 800d482:	af04      	add	r7, sp, #16
 800d484:	60f8      	str	r0, [r7, #12]
 800d486:	60b9      	str	r1, [r7, #8]
 800d488:	603b      	str	r3, [r7, #0]
 800d48a:	4613      	mov	r3, r2
 800d48c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d48e:	88fb      	ldrh	r3, [r7, #6]
 800d490:	009b      	lsls	r3, r3, #2
 800d492:	4618      	mov	r0, r3
 800d494:	f001 fd38 	bl	800ef08 <pvPortMalloc>
 800d498:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d49a:	697b      	ldr	r3, [r7, #20]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d00e      	beq.n	800d4be <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d4a0:	206c      	movs	r0, #108	; 0x6c
 800d4a2:	f001 fd31 	bl	800ef08 <pvPortMalloc>
 800d4a6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d4a8:	69fb      	ldr	r3, [r7, #28]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d003      	beq.n	800d4b6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d4ae:	69fb      	ldr	r3, [r7, #28]
 800d4b0:	697a      	ldr	r2, [r7, #20]
 800d4b2:	631a      	str	r2, [r3, #48]	; 0x30
 800d4b4:	e005      	b.n	800d4c2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d4b6:	6978      	ldr	r0, [r7, #20]
 800d4b8:	f001 fdf2 	bl	800f0a0 <vPortFree>
 800d4bc:	e001      	b.n	800d4c2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d4be:	2300      	movs	r3, #0
 800d4c0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d4c2:	69fb      	ldr	r3, [r7, #28]
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d017      	beq.n	800d4f8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d4c8:	69fb      	ldr	r3, [r7, #28]
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d4d0:	88fa      	ldrh	r2, [r7, #6]
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	9303      	str	r3, [sp, #12]
 800d4d6:	69fb      	ldr	r3, [r7, #28]
 800d4d8:	9302      	str	r3, [sp, #8]
 800d4da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4dc:	9301      	str	r3, [sp, #4]
 800d4de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4e0:	9300      	str	r3, [sp, #0]
 800d4e2:	683b      	ldr	r3, [r7, #0]
 800d4e4:	68b9      	ldr	r1, [r7, #8]
 800d4e6:	68f8      	ldr	r0, [r7, #12]
 800d4e8:	f000 f80e 	bl	800d508 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d4ec:	69f8      	ldr	r0, [r7, #28]
 800d4ee:	f000 f89b 	bl	800d628 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d4f2:	2301      	movs	r3, #1
 800d4f4:	61bb      	str	r3, [r7, #24]
 800d4f6:	e002      	b.n	800d4fe <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d4f8:	f04f 33ff 	mov.w	r3, #4294967295
 800d4fc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d4fe:	69bb      	ldr	r3, [r7, #24]
	}
 800d500:	4618      	mov	r0, r3
 800d502:	3720      	adds	r7, #32
 800d504:	46bd      	mov	sp, r7
 800d506:	bd80      	pop	{r7, pc}

0800d508 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d508:	b580      	push	{r7, lr}
 800d50a:	b088      	sub	sp, #32
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	60f8      	str	r0, [r7, #12]
 800d510:	60b9      	str	r1, [r7, #8]
 800d512:	607a      	str	r2, [r7, #4]
 800d514:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d518:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	009b      	lsls	r3, r3, #2
 800d51e:	461a      	mov	r2, r3
 800d520:	21a5      	movs	r1, #165	; 0xa5
 800d522:	f002 fc0d 	bl	800fd40 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d528:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d530:	3b01      	subs	r3, #1
 800d532:	009b      	lsls	r3, r3, #2
 800d534:	4413      	add	r3, r2
 800d536:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d538:	69bb      	ldr	r3, [r7, #24]
 800d53a:	f023 0307 	bic.w	r3, r3, #7
 800d53e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d540:	69bb      	ldr	r3, [r7, #24]
 800d542:	f003 0307 	and.w	r3, r3, #7
 800d546:	2b00      	cmp	r3, #0
 800d548:	d00a      	beq.n	800d560 <prvInitialiseNewTask+0x58>
	__asm volatile
 800d54a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d54e:	f383 8811 	msr	BASEPRI, r3
 800d552:	f3bf 8f6f 	isb	sy
 800d556:	f3bf 8f4f 	dsb	sy
 800d55a:	617b      	str	r3, [r7, #20]
}
 800d55c:	bf00      	nop
 800d55e:	e7fe      	b.n	800d55e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d560:	68bb      	ldr	r3, [r7, #8]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d01f      	beq.n	800d5a6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d566:	2300      	movs	r3, #0
 800d568:	61fb      	str	r3, [r7, #28]
 800d56a:	e012      	b.n	800d592 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d56c:	68ba      	ldr	r2, [r7, #8]
 800d56e:	69fb      	ldr	r3, [r7, #28]
 800d570:	4413      	add	r3, r2
 800d572:	7819      	ldrb	r1, [r3, #0]
 800d574:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d576:	69fb      	ldr	r3, [r7, #28]
 800d578:	4413      	add	r3, r2
 800d57a:	3334      	adds	r3, #52	; 0x34
 800d57c:	460a      	mov	r2, r1
 800d57e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d580:	68ba      	ldr	r2, [r7, #8]
 800d582:	69fb      	ldr	r3, [r7, #28]
 800d584:	4413      	add	r3, r2
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d006      	beq.n	800d59a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d58c:	69fb      	ldr	r3, [r7, #28]
 800d58e:	3301      	adds	r3, #1
 800d590:	61fb      	str	r3, [r7, #28]
 800d592:	69fb      	ldr	r3, [r7, #28]
 800d594:	2b1d      	cmp	r3, #29
 800d596:	d9e9      	bls.n	800d56c <prvInitialiseNewTask+0x64>
 800d598:	e000      	b.n	800d59c <prvInitialiseNewTask+0x94>
			{
				break;
 800d59a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d59c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d59e:	2200      	movs	r2, #0
 800d5a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800d5a4:	e003      	b.n	800d5ae <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d5ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5b0:	2b37      	cmp	r3, #55	; 0x37
 800d5b2:	d901      	bls.n	800d5b8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d5b4:	2337      	movs	r3, #55	; 0x37
 800d5b6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d5b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d5bc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d5be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d5c2:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800d5c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5cc:	3304      	adds	r3, #4
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	f7ff f93e 	bl	800c850 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d5d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d6:	3318      	adds	r3, #24
 800d5d8:	4618      	mov	r0, r3
 800d5da:	f7ff f939 	bl	800c850 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d5e2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5e6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d5ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5ec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d5f2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d5f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5f6:	2200      	movs	r2, #0
 800d5f8:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5fc:	2200      	movs	r2, #0
 800d5fe:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d602:	683a      	ldr	r2, [r7, #0]
 800d604:	68f9      	ldr	r1, [r7, #12]
 800d606:	69b8      	ldr	r0, [r7, #24]
 800d608:	f001 fa2e 	bl	800ea68 <pxPortInitialiseStack>
 800d60c:	4602      	mov	r2, r0
 800d60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d610:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d614:	2b00      	cmp	r3, #0
 800d616:	d002      	beq.n	800d61e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d61a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d61c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d61e:	bf00      	nop
 800d620:	3720      	adds	r7, #32
 800d622:	46bd      	mov	sp, r7
 800d624:	bd80      	pop	{r7, pc}
	...

0800d628 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b082      	sub	sp, #8
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d630:	f001 fb48 	bl	800ecc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d634:	4b2d      	ldr	r3, [pc, #180]	; (800d6ec <prvAddNewTaskToReadyList+0xc4>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	3301      	adds	r3, #1
 800d63a:	4a2c      	ldr	r2, [pc, #176]	; (800d6ec <prvAddNewTaskToReadyList+0xc4>)
 800d63c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d63e:	4b2c      	ldr	r3, [pc, #176]	; (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d109      	bne.n	800d65a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d646:	4a2a      	ldr	r2, [pc, #168]	; (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d64c:	4b27      	ldr	r3, [pc, #156]	; (800d6ec <prvAddNewTaskToReadyList+0xc4>)
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	2b01      	cmp	r3, #1
 800d652:	d110      	bne.n	800d676 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d654:	f000 fd1c 	bl	800e090 <prvInitialiseTaskLists>
 800d658:	e00d      	b.n	800d676 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d65a:	4b26      	ldr	r3, [pc, #152]	; (800d6f4 <prvAddNewTaskToReadyList+0xcc>)
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d109      	bne.n	800d676 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d662:	4b23      	ldr	r3, [pc, #140]	; (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d66c:	429a      	cmp	r2, r3
 800d66e:	d802      	bhi.n	800d676 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d670:	4a1f      	ldr	r2, [pc, #124]	; (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d676:	4b20      	ldr	r3, [pc, #128]	; (800d6f8 <prvAddNewTaskToReadyList+0xd0>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	3301      	adds	r3, #1
 800d67c:	4a1e      	ldr	r2, [pc, #120]	; (800d6f8 <prvAddNewTaskToReadyList+0xd0>)
 800d67e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d680:	4b1d      	ldr	r3, [pc, #116]	; (800d6f8 <prvAddNewTaskToReadyList+0xd0>)
 800d682:	681a      	ldr	r2, [r3, #0]
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d68c:	4b1b      	ldr	r3, [pc, #108]	; (800d6fc <prvAddNewTaskToReadyList+0xd4>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	429a      	cmp	r2, r3
 800d692:	d903      	bls.n	800d69c <prvAddNewTaskToReadyList+0x74>
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d698:	4a18      	ldr	r2, [pc, #96]	; (800d6fc <prvAddNewTaskToReadyList+0xd4>)
 800d69a:	6013      	str	r3, [r2, #0]
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6a0:	4613      	mov	r3, r2
 800d6a2:	009b      	lsls	r3, r3, #2
 800d6a4:	4413      	add	r3, r2
 800d6a6:	009b      	lsls	r3, r3, #2
 800d6a8:	4a15      	ldr	r2, [pc, #84]	; (800d700 <prvAddNewTaskToReadyList+0xd8>)
 800d6aa:	441a      	add	r2, r3
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	3304      	adds	r3, #4
 800d6b0:	4619      	mov	r1, r3
 800d6b2:	4610      	mov	r0, r2
 800d6b4:	f7ff f8d9 	bl	800c86a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d6b8:	f001 fb34 	bl	800ed24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d6bc:	4b0d      	ldr	r3, [pc, #52]	; (800d6f4 <prvAddNewTaskToReadyList+0xcc>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d00e      	beq.n	800d6e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d6c4:	4b0a      	ldr	r3, [pc, #40]	; (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6ce:	429a      	cmp	r2, r3
 800d6d0:	d207      	bcs.n	800d6e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d6d2:	4b0c      	ldr	r3, [pc, #48]	; (800d704 <prvAddNewTaskToReadyList+0xdc>)
 800d6d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6d8:	601a      	str	r2, [r3, #0]
 800d6da:	f3bf 8f4f 	dsb	sy
 800d6de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d6e2:	bf00      	nop
 800d6e4:	3708      	adds	r7, #8
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
 800d6ea:	bf00      	nop
 800d6ec:	20001b28 	.word	0x20001b28
 800d6f0:	20001654 	.word	0x20001654
 800d6f4:	20001b34 	.word	0x20001b34
 800d6f8:	20001b44 	.word	0x20001b44
 800d6fc:	20001b30 	.word	0x20001b30
 800d700:	20001658 	.word	0x20001658
 800d704:	e000ed04 	.word	0xe000ed04

0800d708 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b084      	sub	sp, #16
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d710:	2300      	movs	r3, #0
 800d712:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d017      	beq.n	800d74a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d71a:	4b13      	ldr	r3, [pc, #76]	; (800d768 <vTaskDelay+0x60>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d00a      	beq.n	800d738 <vTaskDelay+0x30>
	__asm volatile
 800d722:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d726:	f383 8811 	msr	BASEPRI, r3
 800d72a:	f3bf 8f6f 	isb	sy
 800d72e:	f3bf 8f4f 	dsb	sy
 800d732:	60bb      	str	r3, [r7, #8]
}
 800d734:	bf00      	nop
 800d736:	e7fe      	b.n	800d736 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d738:	f000 f986 	bl	800da48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d73c:	2100      	movs	r1, #0
 800d73e:	6878      	ldr	r0, [r7, #4]
 800d740:	f000 fdf0 	bl	800e324 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d744:	f000 f98e 	bl	800da64 <xTaskResumeAll>
 800d748:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d107      	bne.n	800d760 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800d750:	4b06      	ldr	r3, [pc, #24]	; (800d76c <vTaskDelay+0x64>)
 800d752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d756:	601a      	str	r2, [r3, #0]
 800d758:	f3bf 8f4f 	dsb	sy
 800d75c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d760:	bf00      	nop
 800d762:	3710      	adds	r7, #16
 800d764:	46bd      	mov	sp, r7
 800d766:	bd80      	pop	{r7, pc}
 800d768:	20001b50 	.word	0x20001b50
 800d76c:	e000ed04 	.word	0xe000ed04

0800d770 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800d770:	b580      	push	{r7, lr}
 800d772:	b084      	sub	sp, #16
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800d778:	f001 faa4 	bl	800ecc4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d102      	bne.n	800d788 <vTaskSuspend+0x18>
 800d782:	4b30      	ldr	r3, [pc, #192]	; (800d844 <vTaskSuspend+0xd4>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	e000      	b.n	800d78a <vTaskSuspend+0x1a>
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	3304      	adds	r3, #4
 800d790:	4618      	mov	r0, r3
 800d792:	f7ff f8c7 	bl	800c924 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d004      	beq.n	800d7a8 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	3318      	adds	r3, #24
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	f7ff f8be 	bl	800c924 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	3304      	adds	r3, #4
 800d7ac:	4619      	mov	r1, r3
 800d7ae:	4826      	ldr	r0, [pc, #152]	; (800d848 <vTaskSuspend+0xd8>)
 800d7b0:	f7ff f85b 	bl	800c86a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800d7ba:	b2db      	uxtb	r3, r3
 800d7bc:	2b01      	cmp	r3, #1
 800d7be:	d103      	bne.n	800d7c8 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800d7c8:	f001 faac 	bl	800ed24 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800d7cc:	4b1f      	ldr	r3, [pc, #124]	; (800d84c <vTaskSuspend+0xdc>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d005      	beq.n	800d7e0 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800d7d4:	f001 fa76 	bl	800ecc4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800d7d8:	f000 fcf8 	bl	800e1cc <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800d7dc:	f001 faa2 	bl	800ed24 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800d7e0:	4b18      	ldr	r3, [pc, #96]	; (800d844 <vTaskSuspend+0xd4>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	68fa      	ldr	r2, [r7, #12]
 800d7e6:	429a      	cmp	r2, r3
 800d7e8:	d127      	bne.n	800d83a <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800d7ea:	4b18      	ldr	r3, [pc, #96]	; (800d84c <vTaskSuspend+0xdc>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d017      	beq.n	800d822 <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800d7f2:	4b17      	ldr	r3, [pc, #92]	; (800d850 <vTaskSuspend+0xe0>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d00a      	beq.n	800d810 <vTaskSuspend+0xa0>
	__asm volatile
 800d7fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7fe:	f383 8811 	msr	BASEPRI, r3
 800d802:	f3bf 8f6f 	isb	sy
 800d806:	f3bf 8f4f 	dsb	sy
 800d80a:	60bb      	str	r3, [r7, #8]
}
 800d80c:	bf00      	nop
 800d80e:	e7fe      	b.n	800d80e <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800d810:	4b10      	ldr	r3, [pc, #64]	; (800d854 <vTaskSuspend+0xe4>)
 800d812:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d816:	601a      	str	r2, [r3, #0]
 800d818:	f3bf 8f4f 	dsb	sy
 800d81c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d820:	e00b      	b.n	800d83a <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800d822:	4b09      	ldr	r3, [pc, #36]	; (800d848 <vTaskSuspend+0xd8>)
 800d824:	681a      	ldr	r2, [r3, #0]
 800d826:	4b0c      	ldr	r3, [pc, #48]	; (800d858 <vTaskSuspend+0xe8>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	429a      	cmp	r2, r3
 800d82c:	d103      	bne.n	800d836 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800d82e:	4b05      	ldr	r3, [pc, #20]	; (800d844 <vTaskSuspend+0xd4>)
 800d830:	2200      	movs	r2, #0
 800d832:	601a      	str	r2, [r3, #0]
	}
 800d834:	e001      	b.n	800d83a <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800d836:	f000 fa7d 	bl	800dd34 <vTaskSwitchContext>
	}
 800d83a:	bf00      	nop
 800d83c:	3710      	adds	r7, #16
 800d83e:	46bd      	mov	sp, r7
 800d840:	bd80      	pop	{r7, pc}
 800d842:	bf00      	nop
 800d844:	20001654 	.word	0x20001654
 800d848:	20001b14 	.word	0x20001b14
 800d84c:	20001b34 	.word	0x20001b34
 800d850:	20001b50 	.word	0x20001b50
 800d854:	e000ed04 	.word	0xe000ed04
 800d858:	20001b28 	.word	0x20001b28

0800d85c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800d85c:	b480      	push	{r7}
 800d85e:	b087      	sub	sp, #28
 800d860:	af00      	add	r7, sp, #0
 800d862:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800d864:	2300      	movs	r3, #0
 800d866:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d10a      	bne.n	800d888 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800d872:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d876:	f383 8811 	msr	BASEPRI, r3
 800d87a:	f3bf 8f6f 	isb	sy
 800d87e:	f3bf 8f4f 	dsb	sy
 800d882:	60fb      	str	r3, [r7, #12]
}
 800d884:	bf00      	nop
 800d886:	e7fe      	b.n	800d886 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d888:	693b      	ldr	r3, [r7, #16]
 800d88a:	695b      	ldr	r3, [r3, #20]
 800d88c:	4a0a      	ldr	r2, [pc, #40]	; (800d8b8 <prvTaskIsTaskSuspended+0x5c>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	d10a      	bne.n	800d8a8 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800d892:	693b      	ldr	r3, [r7, #16]
 800d894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d896:	4a09      	ldr	r2, [pc, #36]	; (800d8bc <prvTaskIsTaskSuspended+0x60>)
 800d898:	4293      	cmp	r3, r2
 800d89a:	d005      	beq.n	800d8a8 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800d89c:	693b      	ldr	r3, [r7, #16]
 800d89e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d101      	bne.n	800d8a8 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800d8a4:	2301      	movs	r3, #1
 800d8a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d8a8:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	371c      	adds	r7, #28
 800d8ae:	46bd      	mov	sp, r7
 800d8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b4:	4770      	bx	lr
 800d8b6:	bf00      	nop
 800d8b8:	20001b14 	.word	0x20001b14
 800d8bc:	20001ae8 	.word	0x20001ae8

0800d8c0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b084      	sub	sp, #16
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d10a      	bne.n	800d8e8 <vTaskResume+0x28>
	__asm volatile
 800d8d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8d6:	f383 8811 	msr	BASEPRI, r3
 800d8da:	f3bf 8f6f 	isb	sy
 800d8de:	f3bf 8f4f 	dsb	sy
 800d8e2:	60bb      	str	r3, [r7, #8]
}
 800d8e4:	bf00      	nop
 800d8e6:	e7fe      	b.n	800d8e6 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800d8e8:	4b20      	ldr	r3, [pc, #128]	; (800d96c <vTaskResume+0xac>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	68fa      	ldr	r2, [r7, #12]
 800d8ee:	429a      	cmp	r2, r3
 800d8f0:	d038      	beq.n	800d964 <vTaskResume+0xa4>
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d035      	beq.n	800d964 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800d8f8:	f001 f9e4 	bl	800ecc4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800d8fc:	68f8      	ldr	r0, [r7, #12]
 800d8fe:	f7ff ffad 	bl	800d85c <prvTaskIsTaskSuspended>
 800d902:	4603      	mov	r3, r0
 800d904:	2b00      	cmp	r3, #0
 800d906:	d02b      	beq.n	800d960 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	3304      	adds	r3, #4
 800d90c:	4618      	mov	r0, r3
 800d90e:	f7ff f809 	bl	800c924 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d916:	4b16      	ldr	r3, [pc, #88]	; (800d970 <vTaskResume+0xb0>)
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	429a      	cmp	r2, r3
 800d91c:	d903      	bls.n	800d926 <vTaskResume+0x66>
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d922:	4a13      	ldr	r2, [pc, #76]	; (800d970 <vTaskResume+0xb0>)
 800d924:	6013      	str	r3, [r2, #0]
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d92a:	4613      	mov	r3, r2
 800d92c:	009b      	lsls	r3, r3, #2
 800d92e:	4413      	add	r3, r2
 800d930:	009b      	lsls	r3, r3, #2
 800d932:	4a10      	ldr	r2, [pc, #64]	; (800d974 <vTaskResume+0xb4>)
 800d934:	441a      	add	r2, r3
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	3304      	adds	r3, #4
 800d93a:	4619      	mov	r1, r3
 800d93c:	4610      	mov	r0, r2
 800d93e:	f7fe ff94 	bl	800c86a <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d946:	4b09      	ldr	r3, [pc, #36]	; (800d96c <vTaskResume+0xac>)
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d94c:	429a      	cmp	r2, r3
 800d94e:	d307      	bcc.n	800d960 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800d950:	4b09      	ldr	r3, [pc, #36]	; (800d978 <vTaskResume+0xb8>)
 800d952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d956:	601a      	str	r2, [r3, #0]
 800d958:	f3bf 8f4f 	dsb	sy
 800d95c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800d960:	f001 f9e0 	bl	800ed24 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d964:	bf00      	nop
 800d966:	3710      	adds	r7, #16
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}
 800d96c:	20001654 	.word	0x20001654
 800d970:	20001b30 	.word	0x20001b30
 800d974:	20001658 	.word	0x20001658
 800d978:	e000ed04 	.word	0xe000ed04

0800d97c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b08a      	sub	sp, #40	; 0x28
 800d980:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d982:	2300      	movs	r3, #0
 800d984:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d986:	2300      	movs	r3, #0
 800d988:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d98a:	463a      	mov	r2, r7
 800d98c:	1d39      	adds	r1, r7, #4
 800d98e:	f107 0308 	add.w	r3, r7, #8
 800d992:	4618      	mov	r0, r3
 800d994:	f7fe ff08 	bl	800c7a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d998:	6839      	ldr	r1, [r7, #0]
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	68ba      	ldr	r2, [r7, #8]
 800d99e:	9202      	str	r2, [sp, #8]
 800d9a0:	9301      	str	r3, [sp, #4]
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	9300      	str	r3, [sp, #0]
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	460a      	mov	r2, r1
 800d9aa:	4921      	ldr	r1, [pc, #132]	; (800da30 <vTaskStartScheduler+0xb4>)
 800d9ac:	4821      	ldr	r0, [pc, #132]	; (800da34 <vTaskStartScheduler+0xb8>)
 800d9ae:	f7ff fd09 	bl	800d3c4 <xTaskCreateStatic>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	4a20      	ldr	r2, [pc, #128]	; (800da38 <vTaskStartScheduler+0xbc>)
 800d9b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d9b8:	4b1f      	ldr	r3, [pc, #124]	; (800da38 <vTaskStartScheduler+0xbc>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d002      	beq.n	800d9c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	617b      	str	r3, [r7, #20]
 800d9c4:	e001      	b.n	800d9ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d9ca:	697b      	ldr	r3, [r7, #20]
 800d9cc:	2b01      	cmp	r3, #1
 800d9ce:	d102      	bne.n	800d9d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d9d0:	f000 fcfc 	bl	800e3cc <xTimerCreateTimerTask>
 800d9d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d9d6:	697b      	ldr	r3, [r7, #20]
 800d9d8:	2b01      	cmp	r3, #1
 800d9da:	d116      	bne.n	800da0a <vTaskStartScheduler+0x8e>
	__asm volatile
 800d9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9e0:	f383 8811 	msr	BASEPRI, r3
 800d9e4:	f3bf 8f6f 	isb	sy
 800d9e8:	f3bf 8f4f 	dsb	sy
 800d9ec:	613b      	str	r3, [r7, #16]
}
 800d9ee:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d9f0:	4b12      	ldr	r3, [pc, #72]	; (800da3c <vTaskStartScheduler+0xc0>)
 800d9f2:	f04f 32ff 	mov.w	r2, #4294967295
 800d9f6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d9f8:	4b11      	ldr	r3, [pc, #68]	; (800da40 <vTaskStartScheduler+0xc4>)
 800d9fa:	2201      	movs	r2, #1
 800d9fc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d9fe:	4b11      	ldr	r3, [pc, #68]	; (800da44 <vTaskStartScheduler+0xc8>)
 800da00:	2200      	movs	r2, #0
 800da02:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800da04:	f001 f8bc 	bl	800eb80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800da08:	e00e      	b.n	800da28 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800da0a:	697b      	ldr	r3, [r7, #20]
 800da0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da10:	d10a      	bne.n	800da28 <vTaskStartScheduler+0xac>
	__asm volatile
 800da12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da16:	f383 8811 	msr	BASEPRI, r3
 800da1a:	f3bf 8f6f 	isb	sy
 800da1e:	f3bf 8f4f 	dsb	sy
 800da22:	60fb      	str	r3, [r7, #12]
}
 800da24:	bf00      	nop
 800da26:	e7fe      	b.n	800da26 <vTaskStartScheduler+0xaa>
}
 800da28:	bf00      	nop
 800da2a:	3718      	adds	r7, #24
 800da2c:	46bd      	mov	sp, r7
 800da2e:	bd80      	pop	{r7, pc}
 800da30:	08010a6c 	.word	0x08010a6c
 800da34:	0800e061 	.word	0x0800e061
 800da38:	20001b4c 	.word	0x20001b4c
 800da3c:	20001b48 	.word	0x20001b48
 800da40:	20001b34 	.word	0x20001b34
 800da44:	20001b2c 	.word	0x20001b2c

0800da48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800da48:	b480      	push	{r7}
 800da4a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800da4c:	4b04      	ldr	r3, [pc, #16]	; (800da60 <vTaskSuspendAll+0x18>)
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	3301      	adds	r3, #1
 800da52:	4a03      	ldr	r2, [pc, #12]	; (800da60 <vTaskSuspendAll+0x18>)
 800da54:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800da56:	bf00      	nop
 800da58:	46bd      	mov	sp, r7
 800da5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5e:	4770      	bx	lr
 800da60:	20001b50 	.word	0x20001b50

0800da64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800da64:	b580      	push	{r7, lr}
 800da66:	b084      	sub	sp, #16
 800da68:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800da6a:	2300      	movs	r3, #0
 800da6c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800da6e:	2300      	movs	r3, #0
 800da70:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800da72:	4b42      	ldr	r3, [pc, #264]	; (800db7c <xTaskResumeAll+0x118>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d10a      	bne.n	800da90 <xTaskResumeAll+0x2c>
	__asm volatile
 800da7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da7e:	f383 8811 	msr	BASEPRI, r3
 800da82:	f3bf 8f6f 	isb	sy
 800da86:	f3bf 8f4f 	dsb	sy
 800da8a:	603b      	str	r3, [r7, #0]
}
 800da8c:	bf00      	nop
 800da8e:	e7fe      	b.n	800da8e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800da90:	f001 f918 	bl	800ecc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800da94:	4b39      	ldr	r3, [pc, #228]	; (800db7c <xTaskResumeAll+0x118>)
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	3b01      	subs	r3, #1
 800da9a:	4a38      	ldr	r2, [pc, #224]	; (800db7c <xTaskResumeAll+0x118>)
 800da9c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da9e:	4b37      	ldr	r3, [pc, #220]	; (800db7c <xTaskResumeAll+0x118>)
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d162      	bne.n	800db6c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800daa6:	4b36      	ldr	r3, [pc, #216]	; (800db80 <xTaskResumeAll+0x11c>)
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d05e      	beq.n	800db6c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800daae:	e02f      	b.n	800db10 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dab0:	4b34      	ldr	r3, [pc, #208]	; (800db84 <xTaskResumeAll+0x120>)
 800dab2:	68db      	ldr	r3, [r3, #12]
 800dab4:	68db      	ldr	r3, [r3, #12]
 800dab6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	3318      	adds	r3, #24
 800dabc:	4618      	mov	r0, r3
 800dabe:	f7fe ff31 	bl	800c924 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	3304      	adds	r3, #4
 800dac6:	4618      	mov	r0, r3
 800dac8:	f7fe ff2c 	bl	800c924 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dad0:	4b2d      	ldr	r3, [pc, #180]	; (800db88 <xTaskResumeAll+0x124>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	429a      	cmp	r2, r3
 800dad6:	d903      	bls.n	800dae0 <xTaskResumeAll+0x7c>
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dadc:	4a2a      	ldr	r2, [pc, #168]	; (800db88 <xTaskResumeAll+0x124>)
 800dade:	6013      	str	r3, [r2, #0]
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dae4:	4613      	mov	r3, r2
 800dae6:	009b      	lsls	r3, r3, #2
 800dae8:	4413      	add	r3, r2
 800daea:	009b      	lsls	r3, r3, #2
 800daec:	4a27      	ldr	r2, [pc, #156]	; (800db8c <xTaskResumeAll+0x128>)
 800daee:	441a      	add	r2, r3
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	3304      	adds	r3, #4
 800daf4:	4619      	mov	r1, r3
 800daf6:	4610      	mov	r0, r2
 800daf8:	f7fe feb7 	bl	800c86a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db00:	4b23      	ldr	r3, [pc, #140]	; (800db90 <xTaskResumeAll+0x12c>)
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db06:	429a      	cmp	r2, r3
 800db08:	d302      	bcc.n	800db10 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800db0a:	4b22      	ldr	r3, [pc, #136]	; (800db94 <xTaskResumeAll+0x130>)
 800db0c:	2201      	movs	r2, #1
 800db0e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800db10:	4b1c      	ldr	r3, [pc, #112]	; (800db84 <xTaskResumeAll+0x120>)
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d1cb      	bne.n	800dab0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d001      	beq.n	800db22 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800db1e:	f000 fb55 	bl	800e1cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800db22:	4b1d      	ldr	r3, [pc, #116]	; (800db98 <xTaskResumeAll+0x134>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d010      	beq.n	800db50 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800db2e:	f000 f847 	bl	800dbc0 <xTaskIncrementTick>
 800db32:	4603      	mov	r3, r0
 800db34:	2b00      	cmp	r3, #0
 800db36:	d002      	beq.n	800db3e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800db38:	4b16      	ldr	r3, [pc, #88]	; (800db94 <xTaskResumeAll+0x130>)
 800db3a:	2201      	movs	r2, #1
 800db3c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	3b01      	subs	r3, #1
 800db42:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d1f1      	bne.n	800db2e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800db4a:	4b13      	ldr	r3, [pc, #76]	; (800db98 <xTaskResumeAll+0x134>)
 800db4c:	2200      	movs	r2, #0
 800db4e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800db50:	4b10      	ldr	r3, [pc, #64]	; (800db94 <xTaskResumeAll+0x130>)
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d009      	beq.n	800db6c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800db58:	2301      	movs	r3, #1
 800db5a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800db5c:	4b0f      	ldr	r3, [pc, #60]	; (800db9c <xTaskResumeAll+0x138>)
 800db5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db62:	601a      	str	r2, [r3, #0]
 800db64:	f3bf 8f4f 	dsb	sy
 800db68:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800db6c:	f001 f8da 	bl	800ed24 <vPortExitCritical>

	return xAlreadyYielded;
 800db70:	68bb      	ldr	r3, [r7, #8]
}
 800db72:	4618      	mov	r0, r3
 800db74:	3710      	adds	r7, #16
 800db76:	46bd      	mov	sp, r7
 800db78:	bd80      	pop	{r7, pc}
 800db7a:	bf00      	nop
 800db7c:	20001b50 	.word	0x20001b50
 800db80:	20001b28 	.word	0x20001b28
 800db84:	20001ae8 	.word	0x20001ae8
 800db88:	20001b30 	.word	0x20001b30
 800db8c:	20001658 	.word	0x20001658
 800db90:	20001654 	.word	0x20001654
 800db94:	20001b3c 	.word	0x20001b3c
 800db98:	20001b38 	.word	0x20001b38
 800db9c:	e000ed04 	.word	0xe000ed04

0800dba0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dba0:	b480      	push	{r7}
 800dba2:	b083      	sub	sp, #12
 800dba4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800dba6:	4b05      	ldr	r3, [pc, #20]	; (800dbbc <xTaskGetTickCount+0x1c>)
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800dbac:	687b      	ldr	r3, [r7, #4]
}
 800dbae:	4618      	mov	r0, r3
 800dbb0:	370c      	adds	r7, #12
 800dbb2:	46bd      	mov	sp, r7
 800dbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb8:	4770      	bx	lr
 800dbba:	bf00      	nop
 800dbbc:	20001b2c 	.word	0x20001b2c

0800dbc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b086      	sub	sp, #24
 800dbc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dbca:	4b4f      	ldr	r3, [pc, #316]	; (800dd08 <xTaskIncrementTick+0x148>)
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	f040 808f 	bne.w	800dcf2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800dbd4:	4b4d      	ldr	r3, [pc, #308]	; (800dd0c <xTaskIncrementTick+0x14c>)
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	3301      	adds	r3, #1
 800dbda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800dbdc:	4a4b      	ldr	r2, [pc, #300]	; (800dd0c <xTaskIncrementTick+0x14c>)
 800dbde:	693b      	ldr	r3, [r7, #16]
 800dbe0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800dbe2:	693b      	ldr	r3, [r7, #16]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d120      	bne.n	800dc2a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800dbe8:	4b49      	ldr	r3, [pc, #292]	; (800dd10 <xTaskIncrementTick+0x150>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d00a      	beq.n	800dc08 <xTaskIncrementTick+0x48>
	__asm volatile
 800dbf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbf6:	f383 8811 	msr	BASEPRI, r3
 800dbfa:	f3bf 8f6f 	isb	sy
 800dbfe:	f3bf 8f4f 	dsb	sy
 800dc02:	603b      	str	r3, [r7, #0]
}
 800dc04:	bf00      	nop
 800dc06:	e7fe      	b.n	800dc06 <xTaskIncrementTick+0x46>
 800dc08:	4b41      	ldr	r3, [pc, #260]	; (800dd10 <xTaskIncrementTick+0x150>)
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	60fb      	str	r3, [r7, #12]
 800dc0e:	4b41      	ldr	r3, [pc, #260]	; (800dd14 <xTaskIncrementTick+0x154>)
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	4a3f      	ldr	r2, [pc, #252]	; (800dd10 <xTaskIncrementTick+0x150>)
 800dc14:	6013      	str	r3, [r2, #0]
 800dc16:	4a3f      	ldr	r2, [pc, #252]	; (800dd14 <xTaskIncrementTick+0x154>)
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	6013      	str	r3, [r2, #0]
 800dc1c:	4b3e      	ldr	r3, [pc, #248]	; (800dd18 <xTaskIncrementTick+0x158>)
 800dc1e:	681b      	ldr	r3, [r3, #0]
 800dc20:	3301      	adds	r3, #1
 800dc22:	4a3d      	ldr	r2, [pc, #244]	; (800dd18 <xTaskIncrementTick+0x158>)
 800dc24:	6013      	str	r3, [r2, #0]
 800dc26:	f000 fad1 	bl	800e1cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800dc2a:	4b3c      	ldr	r3, [pc, #240]	; (800dd1c <xTaskIncrementTick+0x15c>)
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	693a      	ldr	r2, [r7, #16]
 800dc30:	429a      	cmp	r2, r3
 800dc32:	d349      	bcc.n	800dcc8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dc34:	4b36      	ldr	r3, [pc, #216]	; (800dd10 <xTaskIncrementTick+0x150>)
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d104      	bne.n	800dc48 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc3e:	4b37      	ldr	r3, [pc, #220]	; (800dd1c <xTaskIncrementTick+0x15c>)
 800dc40:	f04f 32ff 	mov.w	r2, #4294967295
 800dc44:	601a      	str	r2, [r3, #0]
					break;
 800dc46:	e03f      	b.n	800dcc8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc48:	4b31      	ldr	r3, [pc, #196]	; (800dd10 <xTaskIncrementTick+0x150>)
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	68db      	ldr	r3, [r3, #12]
 800dc4e:	68db      	ldr	r3, [r3, #12]
 800dc50:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800dc52:	68bb      	ldr	r3, [r7, #8]
 800dc54:	685b      	ldr	r3, [r3, #4]
 800dc56:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800dc58:	693a      	ldr	r2, [r7, #16]
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	429a      	cmp	r2, r3
 800dc5e:	d203      	bcs.n	800dc68 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800dc60:	4a2e      	ldr	r2, [pc, #184]	; (800dd1c <xTaskIncrementTick+0x15c>)
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800dc66:	e02f      	b.n	800dcc8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dc68:	68bb      	ldr	r3, [r7, #8]
 800dc6a:	3304      	adds	r3, #4
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	f7fe fe59 	bl	800c924 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d004      	beq.n	800dc84 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dc7a:	68bb      	ldr	r3, [r7, #8]
 800dc7c:	3318      	adds	r3, #24
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f7fe fe50 	bl	800c924 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc88:	4b25      	ldr	r3, [pc, #148]	; (800dd20 <xTaskIncrementTick+0x160>)
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	429a      	cmp	r2, r3
 800dc8e:	d903      	bls.n	800dc98 <xTaskIncrementTick+0xd8>
 800dc90:	68bb      	ldr	r3, [r7, #8]
 800dc92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc94:	4a22      	ldr	r2, [pc, #136]	; (800dd20 <xTaskIncrementTick+0x160>)
 800dc96:	6013      	str	r3, [r2, #0]
 800dc98:	68bb      	ldr	r3, [r7, #8]
 800dc9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc9c:	4613      	mov	r3, r2
 800dc9e:	009b      	lsls	r3, r3, #2
 800dca0:	4413      	add	r3, r2
 800dca2:	009b      	lsls	r3, r3, #2
 800dca4:	4a1f      	ldr	r2, [pc, #124]	; (800dd24 <xTaskIncrementTick+0x164>)
 800dca6:	441a      	add	r2, r3
 800dca8:	68bb      	ldr	r3, [r7, #8]
 800dcaa:	3304      	adds	r3, #4
 800dcac:	4619      	mov	r1, r3
 800dcae:	4610      	mov	r0, r2
 800dcb0:	f7fe fddb 	bl	800c86a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dcb4:	68bb      	ldr	r3, [r7, #8]
 800dcb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcb8:	4b1b      	ldr	r3, [pc, #108]	; (800dd28 <xTaskIncrementTick+0x168>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcbe:	429a      	cmp	r2, r3
 800dcc0:	d3b8      	bcc.n	800dc34 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dcc6:	e7b5      	b.n	800dc34 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800dcc8:	4b17      	ldr	r3, [pc, #92]	; (800dd28 <xTaskIncrementTick+0x168>)
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcce:	4915      	ldr	r1, [pc, #84]	; (800dd24 <xTaskIncrementTick+0x164>)
 800dcd0:	4613      	mov	r3, r2
 800dcd2:	009b      	lsls	r3, r3, #2
 800dcd4:	4413      	add	r3, r2
 800dcd6:	009b      	lsls	r3, r3, #2
 800dcd8:	440b      	add	r3, r1
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	2b01      	cmp	r3, #1
 800dcde:	d901      	bls.n	800dce4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800dce0:	2301      	movs	r3, #1
 800dce2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800dce4:	4b11      	ldr	r3, [pc, #68]	; (800dd2c <xTaskIncrementTick+0x16c>)
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d007      	beq.n	800dcfc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800dcec:	2301      	movs	r3, #1
 800dcee:	617b      	str	r3, [r7, #20]
 800dcf0:	e004      	b.n	800dcfc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800dcf2:	4b0f      	ldr	r3, [pc, #60]	; (800dd30 <xTaskIncrementTick+0x170>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	3301      	adds	r3, #1
 800dcf8:	4a0d      	ldr	r2, [pc, #52]	; (800dd30 <xTaskIncrementTick+0x170>)
 800dcfa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dcfc:	697b      	ldr	r3, [r7, #20]
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3718      	adds	r7, #24
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	20001b50 	.word	0x20001b50
 800dd0c:	20001b2c 	.word	0x20001b2c
 800dd10:	20001ae0 	.word	0x20001ae0
 800dd14:	20001ae4 	.word	0x20001ae4
 800dd18:	20001b40 	.word	0x20001b40
 800dd1c:	20001b48 	.word	0x20001b48
 800dd20:	20001b30 	.word	0x20001b30
 800dd24:	20001658 	.word	0x20001658
 800dd28:	20001654 	.word	0x20001654
 800dd2c:	20001b3c 	.word	0x20001b3c
 800dd30:	20001b38 	.word	0x20001b38

0800dd34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dd34:	b480      	push	{r7}
 800dd36:	b085      	sub	sp, #20
 800dd38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dd3a:	4b28      	ldr	r3, [pc, #160]	; (800dddc <vTaskSwitchContext+0xa8>)
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d003      	beq.n	800dd4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dd42:	4b27      	ldr	r3, [pc, #156]	; (800dde0 <vTaskSwitchContext+0xac>)
 800dd44:	2201      	movs	r2, #1
 800dd46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dd48:	e041      	b.n	800ddce <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800dd4a:	4b25      	ldr	r3, [pc, #148]	; (800dde0 <vTaskSwitchContext+0xac>)
 800dd4c:	2200      	movs	r2, #0
 800dd4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dd50:	4b24      	ldr	r3, [pc, #144]	; (800dde4 <vTaskSwitchContext+0xb0>)
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	60fb      	str	r3, [r7, #12]
 800dd56:	e010      	b.n	800dd7a <vTaskSwitchContext+0x46>
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d10a      	bne.n	800dd74 <vTaskSwitchContext+0x40>
	__asm volatile
 800dd5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd62:	f383 8811 	msr	BASEPRI, r3
 800dd66:	f3bf 8f6f 	isb	sy
 800dd6a:	f3bf 8f4f 	dsb	sy
 800dd6e:	607b      	str	r3, [r7, #4]
}
 800dd70:	bf00      	nop
 800dd72:	e7fe      	b.n	800dd72 <vTaskSwitchContext+0x3e>
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	3b01      	subs	r3, #1
 800dd78:	60fb      	str	r3, [r7, #12]
 800dd7a:	491b      	ldr	r1, [pc, #108]	; (800dde8 <vTaskSwitchContext+0xb4>)
 800dd7c:	68fa      	ldr	r2, [r7, #12]
 800dd7e:	4613      	mov	r3, r2
 800dd80:	009b      	lsls	r3, r3, #2
 800dd82:	4413      	add	r3, r2
 800dd84:	009b      	lsls	r3, r3, #2
 800dd86:	440b      	add	r3, r1
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d0e4      	beq.n	800dd58 <vTaskSwitchContext+0x24>
 800dd8e:	68fa      	ldr	r2, [r7, #12]
 800dd90:	4613      	mov	r3, r2
 800dd92:	009b      	lsls	r3, r3, #2
 800dd94:	4413      	add	r3, r2
 800dd96:	009b      	lsls	r3, r3, #2
 800dd98:	4a13      	ldr	r2, [pc, #76]	; (800dde8 <vTaskSwitchContext+0xb4>)
 800dd9a:	4413      	add	r3, r2
 800dd9c:	60bb      	str	r3, [r7, #8]
 800dd9e:	68bb      	ldr	r3, [r7, #8]
 800dda0:	685b      	ldr	r3, [r3, #4]
 800dda2:	685a      	ldr	r2, [r3, #4]
 800dda4:	68bb      	ldr	r3, [r7, #8]
 800dda6:	605a      	str	r2, [r3, #4]
 800dda8:	68bb      	ldr	r3, [r7, #8]
 800ddaa:	685a      	ldr	r2, [r3, #4]
 800ddac:	68bb      	ldr	r3, [r7, #8]
 800ddae:	3308      	adds	r3, #8
 800ddb0:	429a      	cmp	r2, r3
 800ddb2:	d104      	bne.n	800ddbe <vTaskSwitchContext+0x8a>
 800ddb4:	68bb      	ldr	r3, [r7, #8]
 800ddb6:	685b      	ldr	r3, [r3, #4]
 800ddb8:	685a      	ldr	r2, [r3, #4]
 800ddba:	68bb      	ldr	r3, [r7, #8]
 800ddbc:	605a      	str	r2, [r3, #4]
 800ddbe:	68bb      	ldr	r3, [r7, #8]
 800ddc0:	685b      	ldr	r3, [r3, #4]
 800ddc2:	68db      	ldr	r3, [r3, #12]
 800ddc4:	4a09      	ldr	r2, [pc, #36]	; (800ddec <vTaskSwitchContext+0xb8>)
 800ddc6:	6013      	str	r3, [r2, #0]
 800ddc8:	4a06      	ldr	r2, [pc, #24]	; (800dde4 <vTaskSwitchContext+0xb0>)
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	6013      	str	r3, [r2, #0]
}
 800ddce:	bf00      	nop
 800ddd0:	3714      	adds	r7, #20
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd8:	4770      	bx	lr
 800ddda:	bf00      	nop
 800dddc:	20001b50 	.word	0x20001b50
 800dde0:	20001b3c 	.word	0x20001b3c
 800dde4:	20001b30 	.word	0x20001b30
 800dde8:	20001658 	.word	0x20001658
 800ddec:	20001654 	.word	0x20001654

0800ddf0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b084      	sub	sp, #16
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
 800ddf8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d10a      	bne.n	800de16 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800de00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de04:	f383 8811 	msr	BASEPRI, r3
 800de08:	f3bf 8f6f 	isb	sy
 800de0c:	f3bf 8f4f 	dsb	sy
 800de10:	60fb      	str	r3, [r7, #12]
}
 800de12:	bf00      	nop
 800de14:	e7fe      	b.n	800de14 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800de16:	4b07      	ldr	r3, [pc, #28]	; (800de34 <vTaskPlaceOnEventList+0x44>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	3318      	adds	r3, #24
 800de1c:	4619      	mov	r1, r3
 800de1e:	6878      	ldr	r0, [r7, #4]
 800de20:	f7fe fd47 	bl	800c8b2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800de24:	2101      	movs	r1, #1
 800de26:	6838      	ldr	r0, [r7, #0]
 800de28:	f000 fa7c 	bl	800e324 <prvAddCurrentTaskToDelayedList>
}
 800de2c:	bf00      	nop
 800de2e:	3710      	adds	r7, #16
 800de30:	46bd      	mov	sp, r7
 800de32:	bd80      	pop	{r7, pc}
 800de34:	20001654 	.word	0x20001654

0800de38 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800de38:	b580      	push	{r7, lr}
 800de3a:	b086      	sub	sp, #24
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	60f8      	str	r0, [r7, #12]
 800de40:	60b9      	str	r1, [r7, #8]
 800de42:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d10a      	bne.n	800de60 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800de4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de4e:	f383 8811 	msr	BASEPRI, r3
 800de52:	f3bf 8f6f 	isb	sy
 800de56:	f3bf 8f4f 	dsb	sy
 800de5a:	617b      	str	r3, [r7, #20]
}
 800de5c:	bf00      	nop
 800de5e:	e7fe      	b.n	800de5e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800de60:	4b0a      	ldr	r3, [pc, #40]	; (800de8c <vTaskPlaceOnEventListRestricted+0x54>)
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	3318      	adds	r3, #24
 800de66:	4619      	mov	r1, r3
 800de68:	68f8      	ldr	r0, [r7, #12]
 800de6a:	f7fe fcfe 	bl	800c86a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	2b00      	cmp	r3, #0
 800de72:	d002      	beq.n	800de7a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800de74:	f04f 33ff 	mov.w	r3, #4294967295
 800de78:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800de7a:	6879      	ldr	r1, [r7, #4]
 800de7c:	68b8      	ldr	r0, [r7, #8]
 800de7e:	f000 fa51 	bl	800e324 <prvAddCurrentTaskToDelayedList>
	}
 800de82:	bf00      	nop
 800de84:	3718      	adds	r7, #24
 800de86:	46bd      	mov	sp, r7
 800de88:	bd80      	pop	{r7, pc}
 800de8a:	bf00      	nop
 800de8c:	20001654 	.word	0x20001654

0800de90 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b086      	sub	sp, #24
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	68db      	ldr	r3, [r3, #12]
 800de9c:	68db      	ldr	r3, [r3, #12]
 800de9e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800dea0:	693b      	ldr	r3, [r7, #16]
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d10a      	bne.n	800debc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800dea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deaa:	f383 8811 	msr	BASEPRI, r3
 800deae:	f3bf 8f6f 	isb	sy
 800deb2:	f3bf 8f4f 	dsb	sy
 800deb6:	60fb      	str	r3, [r7, #12]
}
 800deb8:	bf00      	nop
 800deba:	e7fe      	b.n	800deba <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800debc:	693b      	ldr	r3, [r7, #16]
 800debe:	3318      	adds	r3, #24
 800dec0:	4618      	mov	r0, r3
 800dec2:	f7fe fd2f 	bl	800c924 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dec6:	4b1e      	ldr	r3, [pc, #120]	; (800df40 <xTaskRemoveFromEventList+0xb0>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d11d      	bne.n	800df0a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800dece:	693b      	ldr	r3, [r7, #16]
 800ded0:	3304      	adds	r3, #4
 800ded2:	4618      	mov	r0, r3
 800ded4:	f7fe fd26 	bl	800c924 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ded8:	693b      	ldr	r3, [r7, #16]
 800deda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dedc:	4b19      	ldr	r3, [pc, #100]	; (800df44 <xTaskRemoveFromEventList+0xb4>)
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	429a      	cmp	r2, r3
 800dee2:	d903      	bls.n	800deec <xTaskRemoveFromEventList+0x5c>
 800dee4:	693b      	ldr	r3, [r7, #16]
 800dee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dee8:	4a16      	ldr	r2, [pc, #88]	; (800df44 <xTaskRemoveFromEventList+0xb4>)
 800deea:	6013      	str	r3, [r2, #0]
 800deec:	693b      	ldr	r3, [r7, #16]
 800deee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800def0:	4613      	mov	r3, r2
 800def2:	009b      	lsls	r3, r3, #2
 800def4:	4413      	add	r3, r2
 800def6:	009b      	lsls	r3, r3, #2
 800def8:	4a13      	ldr	r2, [pc, #76]	; (800df48 <xTaskRemoveFromEventList+0xb8>)
 800defa:	441a      	add	r2, r3
 800defc:	693b      	ldr	r3, [r7, #16]
 800defe:	3304      	adds	r3, #4
 800df00:	4619      	mov	r1, r3
 800df02:	4610      	mov	r0, r2
 800df04:	f7fe fcb1 	bl	800c86a <vListInsertEnd>
 800df08:	e005      	b.n	800df16 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800df0a:	693b      	ldr	r3, [r7, #16]
 800df0c:	3318      	adds	r3, #24
 800df0e:	4619      	mov	r1, r3
 800df10:	480e      	ldr	r0, [pc, #56]	; (800df4c <xTaskRemoveFromEventList+0xbc>)
 800df12:	f7fe fcaa 	bl	800c86a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800df16:	693b      	ldr	r3, [r7, #16]
 800df18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df1a:	4b0d      	ldr	r3, [pc, #52]	; (800df50 <xTaskRemoveFromEventList+0xc0>)
 800df1c:	681b      	ldr	r3, [r3, #0]
 800df1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df20:	429a      	cmp	r2, r3
 800df22:	d905      	bls.n	800df30 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800df24:	2301      	movs	r3, #1
 800df26:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800df28:	4b0a      	ldr	r3, [pc, #40]	; (800df54 <xTaskRemoveFromEventList+0xc4>)
 800df2a:	2201      	movs	r2, #1
 800df2c:	601a      	str	r2, [r3, #0]
 800df2e:	e001      	b.n	800df34 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800df30:	2300      	movs	r3, #0
 800df32:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800df34:	697b      	ldr	r3, [r7, #20]
}
 800df36:	4618      	mov	r0, r3
 800df38:	3718      	adds	r7, #24
 800df3a:	46bd      	mov	sp, r7
 800df3c:	bd80      	pop	{r7, pc}
 800df3e:	bf00      	nop
 800df40:	20001b50 	.word	0x20001b50
 800df44:	20001b30 	.word	0x20001b30
 800df48:	20001658 	.word	0x20001658
 800df4c:	20001ae8 	.word	0x20001ae8
 800df50:	20001654 	.word	0x20001654
 800df54:	20001b3c 	.word	0x20001b3c

0800df58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800df58:	b480      	push	{r7}
 800df5a:	b083      	sub	sp, #12
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800df60:	4b06      	ldr	r3, [pc, #24]	; (800df7c <vTaskInternalSetTimeOutState+0x24>)
 800df62:	681a      	ldr	r2, [r3, #0]
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800df68:	4b05      	ldr	r3, [pc, #20]	; (800df80 <vTaskInternalSetTimeOutState+0x28>)
 800df6a:	681a      	ldr	r2, [r3, #0]
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	605a      	str	r2, [r3, #4]
}
 800df70:	bf00      	nop
 800df72:	370c      	adds	r7, #12
 800df74:	46bd      	mov	sp, r7
 800df76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7a:	4770      	bx	lr
 800df7c:	20001b40 	.word	0x20001b40
 800df80:	20001b2c 	.word	0x20001b2c

0800df84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b088      	sub	sp, #32
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
 800df8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	2b00      	cmp	r3, #0
 800df92:	d10a      	bne.n	800dfaa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800df94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df98:	f383 8811 	msr	BASEPRI, r3
 800df9c:	f3bf 8f6f 	isb	sy
 800dfa0:	f3bf 8f4f 	dsb	sy
 800dfa4:	613b      	str	r3, [r7, #16]
}
 800dfa6:	bf00      	nop
 800dfa8:	e7fe      	b.n	800dfa8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800dfaa:	683b      	ldr	r3, [r7, #0]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d10a      	bne.n	800dfc6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800dfb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfb4:	f383 8811 	msr	BASEPRI, r3
 800dfb8:	f3bf 8f6f 	isb	sy
 800dfbc:	f3bf 8f4f 	dsb	sy
 800dfc0:	60fb      	str	r3, [r7, #12]
}
 800dfc2:	bf00      	nop
 800dfc4:	e7fe      	b.n	800dfc4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800dfc6:	f000 fe7d 	bl	800ecc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800dfca:	4b1d      	ldr	r3, [pc, #116]	; (800e040 <xTaskCheckForTimeOut+0xbc>)
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	685b      	ldr	r3, [r3, #4]
 800dfd4:	69ba      	ldr	r2, [r7, #24]
 800dfd6:	1ad3      	subs	r3, r2, r3
 800dfd8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfe2:	d102      	bne.n	800dfea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	61fb      	str	r3, [r7, #28]
 800dfe8:	e023      	b.n	800e032 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	681a      	ldr	r2, [r3, #0]
 800dfee:	4b15      	ldr	r3, [pc, #84]	; (800e044 <xTaskCheckForTimeOut+0xc0>)
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	429a      	cmp	r2, r3
 800dff4:	d007      	beq.n	800e006 <xTaskCheckForTimeOut+0x82>
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	685b      	ldr	r3, [r3, #4]
 800dffa:	69ba      	ldr	r2, [r7, #24]
 800dffc:	429a      	cmp	r2, r3
 800dffe:	d302      	bcc.n	800e006 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e000:	2301      	movs	r3, #1
 800e002:	61fb      	str	r3, [r7, #28]
 800e004:	e015      	b.n	800e032 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e006:	683b      	ldr	r3, [r7, #0]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	697a      	ldr	r2, [r7, #20]
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d20b      	bcs.n	800e028 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e010:	683b      	ldr	r3, [r7, #0]
 800e012:	681a      	ldr	r2, [r3, #0]
 800e014:	697b      	ldr	r3, [r7, #20]
 800e016:	1ad2      	subs	r2, r2, r3
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e01c:	6878      	ldr	r0, [r7, #4]
 800e01e:	f7ff ff9b 	bl	800df58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e022:	2300      	movs	r3, #0
 800e024:	61fb      	str	r3, [r7, #28]
 800e026:	e004      	b.n	800e032 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	2200      	movs	r2, #0
 800e02c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e02e:	2301      	movs	r3, #1
 800e030:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e032:	f000 fe77 	bl	800ed24 <vPortExitCritical>

	return xReturn;
 800e036:	69fb      	ldr	r3, [r7, #28]
}
 800e038:	4618      	mov	r0, r3
 800e03a:	3720      	adds	r7, #32
 800e03c:	46bd      	mov	sp, r7
 800e03e:	bd80      	pop	{r7, pc}
 800e040:	20001b2c 	.word	0x20001b2c
 800e044:	20001b40 	.word	0x20001b40

0800e048 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e048:	b480      	push	{r7}
 800e04a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e04c:	4b03      	ldr	r3, [pc, #12]	; (800e05c <vTaskMissedYield+0x14>)
 800e04e:	2201      	movs	r2, #1
 800e050:	601a      	str	r2, [r3, #0]
}
 800e052:	bf00      	nop
 800e054:	46bd      	mov	sp, r7
 800e056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05a:	4770      	bx	lr
 800e05c:	20001b3c 	.word	0x20001b3c

0800e060 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b082      	sub	sp, #8
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e068:	f000 f852 	bl	800e110 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e06c:	4b06      	ldr	r3, [pc, #24]	; (800e088 <prvIdleTask+0x28>)
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	2b01      	cmp	r3, #1
 800e072:	d9f9      	bls.n	800e068 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e074:	4b05      	ldr	r3, [pc, #20]	; (800e08c <prvIdleTask+0x2c>)
 800e076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e07a:	601a      	str	r2, [r3, #0]
 800e07c:	f3bf 8f4f 	dsb	sy
 800e080:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e084:	e7f0      	b.n	800e068 <prvIdleTask+0x8>
 800e086:	bf00      	nop
 800e088:	20001658 	.word	0x20001658
 800e08c:	e000ed04 	.word	0xe000ed04

0800e090 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b082      	sub	sp, #8
 800e094:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e096:	2300      	movs	r3, #0
 800e098:	607b      	str	r3, [r7, #4]
 800e09a:	e00c      	b.n	800e0b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e09c:	687a      	ldr	r2, [r7, #4]
 800e09e:	4613      	mov	r3, r2
 800e0a0:	009b      	lsls	r3, r3, #2
 800e0a2:	4413      	add	r3, r2
 800e0a4:	009b      	lsls	r3, r3, #2
 800e0a6:	4a12      	ldr	r2, [pc, #72]	; (800e0f0 <prvInitialiseTaskLists+0x60>)
 800e0a8:	4413      	add	r3, r2
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f7fe fbb0 	bl	800c810 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	3301      	adds	r3, #1
 800e0b4:	607b      	str	r3, [r7, #4]
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	2b37      	cmp	r3, #55	; 0x37
 800e0ba:	d9ef      	bls.n	800e09c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e0bc:	480d      	ldr	r0, [pc, #52]	; (800e0f4 <prvInitialiseTaskLists+0x64>)
 800e0be:	f7fe fba7 	bl	800c810 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e0c2:	480d      	ldr	r0, [pc, #52]	; (800e0f8 <prvInitialiseTaskLists+0x68>)
 800e0c4:	f7fe fba4 	bl	800c810 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e0c8:	480c      	ldr	r0, [pc, #48]	; (800e0fc <prvInitialiseTaskLists+0x6c>)
 800e0ca:	f7fe fba1 	bl	800c810 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e0ce:	480c      	ldr	r0, [pc, #48]	; (800e100 <prvInitialiseTaskLists+0x70>)
 800e0d0:	f7fe fb9e 	bl	800c810 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e0d4:	480b      	ldr	r0, [pc, #44]	; (800e104 <prvInitialiseTaskLists+0x74>)
 800e0d6:	f7fe fb9b 	bl	800c810 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e0da:	4b0b      	ldr	r3, [pc, #44]	; (800e108 <prvInitialiseTaskLists+0x78>)
 800e0dc:	4a05      	ldr	r2, [pc, #20]	; (800e0f4 <prvInitialiseTaskLists+0x64>)
 800e0de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e0e0:	4b0a      	ldr	r3, [pc, #40]	; (800e10c <prvInitialiseTaskLists+0x7c>)
 800e0e2:	4a05      	ldr	r2, [pc, #20]	; (800e0f8 <prvInitialiseTaskLists+0x68>)
 800e0e4:	601a      	str	r2, [r3, #0]
}
 800e0e6:	bf00      	nop
 800e0e8:	3708      	adds	r7, #8
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	bd80      	pop	{r7, pc}
 800e0ee:	bf00      	nop
 800e0f0:	20001658 	.word	0x20001658
 800e0f4:	20001ab8 	.word	0x20001ab8
 800e0f8:	20001acc 	.word	0x20001acc
 800e0fc:	20001ae8 	.word	0x20001ae8
 800e100:	20001afc 	.word	0x20001afc
 800e104:	20001b14 	.word	0x20001b14
 800e108:	20001ae0 	.word	0x20001ae0
 800e10c:	20001ae4 	.word	0x20001ae4

0800e110 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e110:	b580      	push	{r7, lr}
 800e112:	b082      	sub	sp, #8
 800e114:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e116:	e019      	b.n	800e14c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e118:	f000 fdd4 	bl	800ecc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e11c:	4b10      	ldr	r3, [pc, #64]	; (800e160 <prvCheckTasksWaitingTermination+0x50>)
 800e11e:	68db      	ldr	r3, [r3, #12]
 800e120:	68db      	ldr	r3, [r3, #12]
 800e122:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	3304      	adds	r3, #4
 800e128:	4618      	mov	r0, r3
 800e12a:	f7fe fbfb 	bl	800c924 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e12e:	4b0d      	ldr	r3, [pc, #52]	; (800e164 <prvCheckTasksWaitingTermination+0x54>)
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	3b01      	subs	r3, #1
 800e134:	4a0b      	ldr	r2, [pc, #44]	; (800e164 <prvCheckTasksWaitingTermination+0x54>)
 800e136:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e138:	4b0b      	ldr	r3, [pc, #44]	; (800e168 <prvCheckTasksWaitingTermination+0x58>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	3b01      	subs	r3, #1
 800e13e:	4a0a      	ldr	r2, [pc, #40]	; (800e168 <prvCheckTasksWaitingTermination+0x58>)
 800e140:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e142:	f000 fdef 	bl	800ed24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e146:	6878      	ldr	r0, [r7, #4]
 800e148:	f000 f810 	bl	800e16c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e14c:	4b06      	ldr	r3, [pc, #24]	; (800e168 <prvCheckTasksWaitingTermination+0x58>)
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d1e1      	bne.n	800e118 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e154:	bf00      	nop
 800e156:	bf00      	nop
 800e158:	3708      	adds	r7, #8
 800e15a:	46bd      	mov	sp, r7
 800e15c:	bd80      	pop	{r7, pc}
 800e15e:	bf00      	nop
 800e160:	20001afc 	.word	0x20001afc
 800e164:	20001b28 	.word	0x20001b28
 800e168:	20001b10 	.word	0x20001b10

0800e16c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b084      	sub	sp, #16
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d108      	bne.n	800e190 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e182:	4618      	mov	r0, r3
 800e184:	f000 ff8c 	bl	800f0a0 <vPortFree>
				vPortFree( pxTCB );
 800e188:	6878      	ldr	r0, [r7, #4]
 800e18a:	f000 ff89 	bl	800f0a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e18e:	e018      	b.n	800e1c2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800e196:	2b01      	cmp	r3, #1
 800e198:	d103      	bne.n	800e1a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e19a:	6878      	ldr	r0, [r7, #4]
 800e19c:	f000 ff80 	bl	800f0a0 <vPortFree>
	}
 800e1a0:	e00f      	b.n	800e1c2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800e1a8:	2b02      	cmp	r3, #2
 800e1aa:	d00a      	beq.n	800e1c2 <prvDeleteTCB+0x56>
	__asm volatile
 800e1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1b0:	f383 8811 	msr	BASEPRI, r3
 800e1b4:	f3bf 8f6f 	isb	sy
 800e1b8:	f3bf 8f4f 	dsb	sy
 800e1bc:	60fb      	str	r3, [r7, #12]
}
 800e1be:	bf00      	nop
 800e1c0:	e7fe      	b.n	800e1c0 <prvDeleteTCB+0x54>
	}
 800e1c2:	bf00      	nop
 800e1c4:	3710      	adds	r7, #16
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	bd80      	pop	{r7, pc}
	...

0800e1cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e1cc:	b480      	push	{r7}
 800e1ce:	b083      	sub	sp, #12
 800e1d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e1d2:	4b0c      	ldr	r3, [pc, #48]	; (800e204 <prvResetNextTaskUnblockTime+0x38>)
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d104      	bne.n	800e1e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e1dc:	4b0a      	ldr	r3, [pc, #40]	; (800e208 <prvResetNextTaskUnblockTime+0x3c>)
 800e1de:	f04f 32ff 	mov.w	r2, #4294967295
 800e1e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e1e4:	e008      	b.n	800e1f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e1e6:	4b07      	ldr	r3, [pc, #28]	; (800e204 <prvResetNextTaskUnblockTime+0x38>)
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	68db      	ldr	r3, [r3, #12]
 800e1ec:	68db      	ldr	r3, [r3, #12]
 800e1ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	685b      	ldr	r3, [r3, #4]
 800e1f4:	4a04      	ldr	r2, [pc, #16]	; (800e208 <prvResetNextTaskUnblockTime+0x3c>)
 800e1f6:	6013      	str	r3, [r2, #0]
}
 800e1f8:	bf00      	nop
 800e1fa:	370c      	adds	r7, #12
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e202:	4770      	bx	lr
 800e204:	20001ae0 	.word	0x20001ae0
 800e208:	20001b48 	.word	0x20001b48

0800e20c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e20c:	b480      	push	{r7}
 800e20e:	b083      	sub	sp, #12
 800e210:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e212:	4b0b      	ldr	r3, [pc, #44]	; (800e240 <xTaskGetSchedulerState+0x34>)
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d102      	bne.n	800e220 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e21a:	2301      	movs	r3, #1
 800e21c:	607b      	str	r3, [r7, #4]
 800e21e:	e008      	b.n	800e232 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e220:	4b08      	ldr	r3, [pc, #32]	; (800e244 <xTaskGetSchedulerState+0x38>)
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d102      	bne.n	800e22e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e228:	2302      	movs	r3, #2
 800e22a:	607b      	str	r3, [r7, #4]
 800e22c:	e001      	b.n	800e232 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e22e:	2300      	movs	r3, #0
 800e230:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e232:	687b      	ldr	r3, [r7, #4]
	}
 800e234:	4618      	mov	r0, r3
 800e236:	370c      	adds	r7, #12
 800e238:	46bd      	mov	sp, r7
 800e23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23e:	4770      	bx	lr
 800e240:	20001b34 	.word	0x20001b34
 800e244:	20001b50 	.word	0x20001b50

0800e248 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b086      	sub	sp, #24
 800e24c:	af00      	add	r7, sp, #0
 800e24e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e254:	2300      	movs	r3, #0
 800e256:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d056      	beq.n	800e30c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e25e:	4b2e      	ldr	r3, [pc, #184]	; (800e318 <xTaskPriorityDisinherit+0xd0>)
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	693a      	ldr	r2, [r7, #16]
 800e264:	429a      	cmp	r2, r3
 800e266:	d00a      	beq.n	800e27e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e26c:	f383 8811 	msr	BASEPRI, r3
 800e270:	f3bf 8f6f 	isb	sy
 800e274:	f3bf 8f4f 	dsb	sy
 800e278:	60fb      	str	r3, [r7, #12]
}
 800e27a:	bf00      	nop
 800e27c:	e7fe      	b.n	800e27c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e27e:	693b      	ldr	r3, [r7, #16]
 800e280:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e282:	2b00      	cmp	r3, #0
 800e284:	d10a      	bne.n	800e29c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e28a:	f383 8811 	msr	BASEPRI, r3
 800e28e:	f3bf 8f6f 	isb	sy
 800e292:	f3bf 8f4f 	dsb	sy
 800e296:	60bb      	str	r3, [r7, #8]
}
 800e298:	bf00      	nop
 800e29a:	e7fe      	b.n	800e29a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e29c:	693b      	ldr	r3, [r7, #16]
 800e29e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e2a0:	1e5a      	subs	r2, r3, #1
 800e2a2:	693b      	ldr	r3, [r7, #16]
 800e2a4:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e2a6:	693b      	ldr	r3, [r7, #16]
 800e2a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2aa:	693b      	ldr	r3, [r7, #16]
 800e2ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e2ae:	429a      	cmp	r2, r3
 800e2b0:	d02c      	beq.n	800e30c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e2b2:	693b      	ldr	r3, [r7, #16]
 800e2b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d128      	bne.n	800e30c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e2ba:	693b      	ldr	r3, [r7, #16]
 800e2bc:	3304      	adds	r3, #4
 800e2be:	4618      	mov	r0, r3
 800e2c0:	f7fe fb30 	bl	800c924 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e2c8:	693b      	ldr	r3, [r7, #16]
 800e2ca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e2cc:	693b      	ldr	r3, [r7, #16]
 800e2ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2d0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e2d4:	693b      	ldr	r3, [r7, #16]
 800e2d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e2d8:	693b      	ldr	r3, [r7, #16]
 800e2da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2dc:	4b0f      	ldr	r3, [pc, #60]	; (800e31c <xTaskPriorityDisinherit+0xd4>)
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	429a      	cmp	r2, r3
 800e2e2:	d903      	bls.n	800e2ec <xTaskPriorityDisinherit+0xa4>
 800e2e4:	693b      	ldr	r3, [r7, #16]
 800e2e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2e8:	4a0c      	ldr	r2, [pc, #48]	; (800e31c <xTaskPriorityDisinherit+0xd4>)
 800e2ea:	6013      	str	r3, [r2, #0]
 800e2ec:	693b      	ldr	r3, [r7, #16]
 800e2ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e2f0:	4613      	mov	r3, r2
 800e2f2:	009b      	lsls	r3, r3, #2
 800e2f4:	4413      	add	r3, r2
 800e2f6:	009b      	lsls	r3, r3, #2
 800e2f8:	4a09      	ldr	r2, [pc, #36]	; (800e320 <xTaskPriorityDisinherit+0xd8>)
 800e2fa:	441a      	add	r2, r3
 800e2fc:	693b      	ldr	r3, [r7, #16]
 800e2fe:	3304      	adds	r3, #4
 800e300:	4619      	mov	r1, r3
 800e302:	4610      	mov	r0, r2
 800e304:	f7fe fab1 	bl	800c86a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e308:	2301      	movs	r3, #1
 800e30a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e30c:	697b      	ldr	r3, [r7, #20]
	}
 800e30e:	4618      	mov	r0, r3
 800e310:	3718      	adds	r7, #24
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}
 800e316:	bf00      	nop
 800e318:	20001654 	.word	0x20001654
 800e31c:	20001b30 	.word	0x20001b30
 800e320:	20001658 	.word	0x20001658

0800e324 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e324:	b580      	push	{r7, lr}
 800e326:	b084      	sub	sp, #16
 800e328:	af00      	add	r7, sp, #0
 800e32a:	6078      	str	r0, [r7, #4]
 800e32c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e32e:	4b21      	ldr	r3, [pc, #132]	; (800e3b4 <prvAddCurrentTaskToDelayedList+0x90>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e334:	4b20      	ldr	r3, [pc, #128]	; (800e3b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	3304      	adds	r3, #4
 800e33a:	4618      	mov	r0, r3
 800e33c:	f7fe faf2 	bl	800c924 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e346:	d10a      	bne.n	800e35e <prvAddCurrentTaskToDelayedList+0x3a>
 800e348:	683b      	ldr	r3, [r7, #0]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d007      	beq.n	800e35e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e34e:	4b1a      	ldr	r3, [pc, #104]	; (800e3b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	3304      	adds	r3, #4
 800e354:	4619      	mov	r1, r3
 800e356:	4819      	ldr	r0, [pc, #100]	; (800e3bc <prvAddCurrentTaskToDelayedList+0x98>)
 800e358:	f7fe fa87 	bl	800c86a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e35c:	e026      	b.n	800e3ac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e35e:	68fa      	ldr	r2, [r7, #12]
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	4413      	add	r3, r2
 800e364:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e366:	4b14      	ldr	r3, [pc, #80]	; (800e3b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	68ba      	ldr	r2, [r7, #8]
 800e36c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e36e:	68ba      	ldr	r2, [r7, #8]
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	429a      	cmp	r2, r3
 800e374:	d209      	bcs.n	800e38a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e376:	4b12      	ldr	r3, [pc, #72]	; (800e3c0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e378:	681a      	ldr	r2, [r3, #0]
 800e37a:	4b0f      	ldr	r3, [pc, #60]	; (800e3b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e37c:	681b      	ldr	r3, [r3, #0]
 800e37e:	3304      	adds	r3, #4
 800e380:	4619      	mov	r1, r3
 800e382:	4610      	mov	r0, r2
 800e384:	f7fe fa95 	bl	800c8b2 <vListInsert>
}
 800e388:	e010      	b.n	800e3ac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e38a:	4b0e      	ldr	r3, [pc, #56]	; (800e3c4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e38c:	681a      	ldr	r2, [r3, #0]
 800e38e:	4b0a      	ldr	r3, [pc, #40]	; (800e3b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	3304      	adds	r3, #4
 800e394:	4619      	mov	r1, r3
 800e396:	4610      	mov	r0, r2
 800e398:	f7fe fa8b 	bl	800c8b2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e39c:	4b0a      	ldr	r3, [pc, #40]	; (800e3c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	68ba      	ldr	r2, [r7, #8]
 800e3a2:	429a      	cmp	r2, r3
 800e3a4:	d202      	bcs.n	800e3ac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e3a6:	4a08      	ldr	r2, [pc, #32]	; (800e3c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e3a8:	68bb      	ldr	r3, [r7, #8]
 800e3aa:	6013      	str	r3, [r2, #0]
}
 800e3ac:	bf00      	nop
 800e3ae:	3710      	adds	r7, #16
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}
 800e3b4:	20001b2c 	.word	0x20001b2c
 800e3b8:	20001654 	.word	0x20001654
 800e3bc:	20001b14 	.word	0x20001b14
 800e3c0:	20001ae4 	.word	0x20001ae4
 800e3c4:	20001ae0 	.word	0x20001ae0
 800e3c8:	20001b48 	.word	0x20001b48

0800e3cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b08a      	sub	sp, #40	; 0x28
 800e3d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e3d6:	f000 fb07 	bl	800e9e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e3da:	4b1c      	ldr	r3, [pc, #112]	; (800e44c <xTimerCreateTimerTask+0x80>)
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d021      	beq.n	800e426 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e3e2:	2300      	movs	r3, #0
 800e3e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e3ea:	1d3a      	adds	r2, r7, #4
 800e3ec:	f107 0108 	add.w	r1, r7, #8
 800e3f0:	f107 030c 	add.w	r3, r7, #12
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	f7fe f9f1 	bl	800c7dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e3fa:	6879      	ldr	r1, [r7, #4]
 800e3fc:	68bb      	ldr	r3, [r7, #8]
 800e3fe:	68fa      	ldr	r2, [r7, #12]
 800e400:	9202      	str	r2, [sp, #8]
 800e402:	9301      	str	r3, [sp, #4]
 800e404:	2302      	movs	r3, #2
 800e406:	9300      	str	r3, [sp, #0]
 800e408:	2300      	movs	r3, #0
 800e40a:	460a      	mov	r2, r1
 800e40c:	4910      	ldr	r1, [pc, #64]	; (800e450 <xTimerCreateTimerTask+0x84>)
 800e40e:	4811      	ldr	r0, [pc, #68]	; (800e454 <xTimerCreateTimerTask+0x88>)
 800e410:	f7fe ffd8 	bl	800d3c4 <xTaskCreateStatic>
 800e414:	4603      	mov	r3, r0
 800e416:	4a10      	ldr	r2, [pc, #64]	; (800e458 <xTimerCreateTimerTask+0x8c>)
 800e418:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e41a:	4b0f      	ldr	r3, [pc, #60]	; (800e458 <xTimerCreateTimerTask+0x8c>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d001      	beq.n	800e426 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e422:	2301      	movs	r3, #1
 800e424:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e426:	697b      	ldr	r3, [r7, #20]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d10a      	bne.n	800e442 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800e42c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e430:	f383 8811 	msr	BASEPRI, r3
 800e434:	f3bf 8f6f 	isb	sy
 800e438:	f3bf 8f4f 	dsb	sy
 800e43c:	613b      	str	r3, [r7, #16]
}
 800e43e:	bf00      	nop
 800e440:	e7fe      	b.n	800e440 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e442:	697b      	ldr	r3, [r7, #20]
}
 800e444:	4618      	mov	r0, r3
 800e446:	3718      	adds	r7, #24
 800e448:	46bd      	mov	sp, r7
 800e44a:	bd80      	pop	{r7, pc}
 800e44c:	20001b84 	.word	0x20001b84
 800e450:	08010a74 	.word	0x08010a74
 800e454:	0800e591 	.word	0x0800e591
 800e458:	20001b88 	.word	0x20001b88

0800e45c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	b08a      	sub	sp, #40	; 0x28
 800e460:	af00      	add	r7, sp, #0
 800e462:	60f8      	str	r0, [r7, #12]
 800e464:	60b9      	str	r1, [r7, #8]
 800e466:	607a      	str	r2, [r7, #4]
 800e468:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e46a:	2300      	movs	r3, #0
 800e46c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	2b00      	cmp	r3, #0
 800e472:	d10a      	bne.n	800e48a <xTimerGenericCommand+0x2e>
	__asm volatile
 800e474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e478:	f383 8811 	msr	BASEPRI, r3
 800e47c:	f3bf 8f6f 	isb	sy
 800e480:	f3bf 8f4f 	dsb	sy
 800e484:	623b      	str	r3, [r7, #32]
}
 800e486:	bf00      	nop
 800e488:	e7fe      	b.n	800e488 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e48a:	4b1a      	ldr	r3, [pc, #104]	; (800e4f4 <xTimerGenericCommand+0x98>)
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d02a      	beq.n	800e4e8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e492:	68bb      	ldr	r3, [r7, #8]
 800e494:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e49e:	68bb      	ldr	r3, [r7, #8]
 800e4a0:	2b05      	cmp	r3, #5
 800e4a2:	dc18      	bgt.n	800e4d6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e4a4:	f7ff feb2 	bl	800e20c <xTaskGetSchedulerState>
 800e4a8:	4603      	mov	r3, r0
 800e4aa:	2b02      	cmp	r3, #2
 800e4ac:	d109      	bne.n	800e4c2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e4ae:	4b11      	ldr	r3, [pc, #68]	; (800e4f4 <xTimerGenericCommand+0x98>)
 800e4b0:	6818      	ldr	r0, [r3, #0]
 800e4b2:	f107 0110 	add.w	r1, r7, #16
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e4ba:	f7fe fb9b 	bl	800cbf4 <xQueueGenericSend>
 800e4be:	6278      	str	r0, [r7, #36]	; 0x24
 800e4c0:	e012      	b.n	800e4e8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e4c2:	4b0c      	ldr	r3, [pc, #48]	; (800e4f4 <xTimerGenericCommand+0x98>)
 800e4c4:	6818      	ldr	r0, [r3, #0]
 800e4c6:	f107 0110 	add.w	r1, r7, #16
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	f7fe fb91 	bl	800cbf4 <xQueueGenericSend>
 800e4d2:	6278      	str	r0, [r7, #36]	; 0x24
 800e4d4:	e008      	b.n	800e4e8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e4d6:	4b07      	ldr	r3, [pc, #28]	; (800e4f4 <xTimerGenericCommand+0x98>)
 800e4d8:	6818      	ldr	r0, [r3, #0]
 800e4da:	f107 0110 	add.w	r1, r7, #16
 800e4de:	2300      	movs	r3, #0
 800e4e0:	683a      	ldr	r2, [r7, #0]
 800e4e2:	f7fe fc85 	bl	800cdf0 <xQueueGenericSendFromISR>
 800e4e6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e4e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	3728      	adds	r7, #40	; 0x28
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	bd80      	pop	{r7, pc}
 800e4f2:	bf00      	nop
 800e4f4:	20001b84 	.word	0x20001b84

0800e4f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b088      	sub	sp, #32
 800e4fc:	af02      	add	r7, sp, #8
 800e4fe:	6078      	str	r0, [r7, #4]
 800e500:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e502:	4b22      	ldr	r3, [pc, #136]	; (800e58c <prvProcessExpiredTimer+0x94>)
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	68db      	ldr	r3, [r3, #12]
 800e508:	68db      	ldr	r3, [r3, #12]
 800e50a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e50c:	697b      	ldr	r3, [r7, #20]
 800e50e:	3304      	adds	r3, #4
 800e510:	4618      	mov	r0, r3
 800e512:	f7fe fa07 	bl	800c924 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e516:	697b      	ldr	r3, [r7, #20]
 800e518:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e51c:	f003 0304 	and.w	r3, r3, #4
 800e520:	2b00      	cmp	r3, #0
 800e522:	d022      	beq.n	800e56a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e524:	697b      	ldr	r3, [r7, #20]
 800e526:	699a      	ldr	r2, [r3, #24]
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	18d1      	adds	r1, r2, r3
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	683a      	ldr	r2, [r7, #0]
 800e530:	6978      	ldr	r0, [r7, #20]
 800e532:	f000 f8d1 	bl	800e6d8 <prvInsertTimerInActiveList>
 800e536:	4603      	mov	r3, r0
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d01f      	beq.n	800e57c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e53c:	2300      	movs	r3, #0
 800e53e:	9300      	str	r3, [sp, #0]
 800e540:	2300      	movs	r3, #0
 800e542:	687a      	ldr	r2, [r7, #4]
 800e544:	2100      	movs	r1, #0
 800e546:	6978      	ldr	r0, [r7, #20]
 800e548:	f7ff ff88 	bl	800e45c <xTimerGenericCommand>
 800e54c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e54e:	693b      	ldr	r3, [r7, #16]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d113      	bne.n	800e57c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800e554:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e558:	f383 8811 	msr	BASEPRI, r3
 800e55c:	f3bf 8f6f 	isb	sy
 800e560:	f3bf 8f4f 	dsb	sy
 800e564:	60fb      	str	r3, [r7, #12]
}
 800e566:	bf00      	nop
 800e568:	e7fe      	b.n	800e568 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e56a:	697b      	ldr	r3, [r7, #20]
 800e56c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e570:	f023 0301 	bic.w	r3, r3, #1
 800e574:	b2da      	uxtb	r2, r3
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e57c:	697b      	ldr	r3, [r7, #20]
 800e57e:	6a1b      	ldr	r3, [r3, #32]
 800e580:	6978      	ldr	r0, [r7, #20]
 800e582:	4798      	blx	r3
}
 800e584:	bf00      	nop
 800e586:	3718      	adds	r7, #24
 800e588:	46bd      	mov	sp, r7
 800e58a:	bd80      	pop	{r7, pc}
 800e58c:	20001b7c 	.word	0x20001b7c

0800e590 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b084      	sub	sp, #16
 800e594:	af00      	add	r7, sp, #0
 800e596:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e598:	f107 0308 	add.w	r3, r7, #8
 800e59c:	4618      	mov	r0, r3
 800e59e:	f000 f857 	bl	800e650 <prvGetNextExpireTime>
 800e5a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	68f8      	ldr	r0, [r7, #12]
 800e5aa:	f000 f803 	bl	800e5b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e5ae:	f000 f8d5 	bl	800e75c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e5b2:	e7f1      	b.n	800e598 <prvTimerTask+0x8>

0800e5b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b084      	sub	sp, #16
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
 800e5bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e5be:	f7ff fa43 	bl	800da48 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e5c2:	f107 0308 	add.w	r3, r7, #8
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	f000 f866 	bl	800e698 <prvSampleTimeNow>
 800e5cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e5ce:	68bb      	ldr	r3, [r7, #8]
 800e5d0:	2b00      	cmp	r3, #0
 800e5d2:	d130      	bne.n	800e636 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e5d4:	683b      	ldr	r3, [r7, #0]
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d10a      	bne.n	800e5f0 <prvProcessTimerOrBlockTask+0x3c>
 800e5da:	687a      	ldr	r2, [r7, #4]
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	429a      	cmp	r2, r3
 800e5e0:	d806      	bhi.n	800e5f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e5e2:	f7ff fa3f 	bl	800da64 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e5e6:	68f9      	ldr	r1, [r7, #12]
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f7ff ff85 	bl	800e4f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e5ee:	e024      	b.n	800e63a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d008      	beq.n	800e608 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e5f6:	4b13      	ldr	r3, [pc, #76]	; (800e644 <prvProcessTimerOrBlockTask+0x90>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d101      	bne.n	800e604 <prvProcessTimerOrBlockTask+0x50>
 800e600:	2301      	movs	r3, #1
 800e602:	e000      	b.n	800e606 <prvProcessTimerOrBlockTask+0x52>
 800e604:	2300      	movs	r3, #0
 800e606:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e608:	4b0f      	ldr	r3, [pc, #60]	; (800e648 <prvProcessTimerOrBlockTask+0x94>)
 800e60a:	6818      	ldr	r0, [r3, #0]
 800e60c:	687a      	ldr	r2, [r7, #4]
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	1ad3      	subs	r3, r2, r3
 800e612:	683a      	ldr	r2, [r7, #0]
 800e614:	4619      	mov	r1, r3
 800e616:	f7fe fea1 	bl	800d35c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e61a:	f7ff fa23 	bl	800da64 <xTaskResumeAll>
 800e61e:	4603      	mov	r3, r0
 800e620:	2b00      	cmp	r3, #0
 800e622:	d10a      	bne.n	800e63a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e624:	4b09      	ldr	r3, [pc, #36]	; (800e64c <prvProcessTimerOrBlockTask+0x98>)
 800e626:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e62a:	601a      	str	r2, [r3, #0]
 800e62c:	f3bf 8f4f 	dsb	sy
 800e630:	f3bf 8f6f 	isb	sy
}
 800e634:	e001      	b.n	800e63a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e636:	f7ff fa15 	bl	800da64 <xTaskResumeAll>
}
 800e63a:	bf00      	nop
 800e63c:	3710      	adds	r7, #16
 800e63e:	46bd      	mov	sp, r7
 800e640:	bd80      	pop	{r7, pc}
 800e642:	bf00      	nop
 800e644:	20001b80 	.word	0x20001b80
 800e648:	20001b84 	.word	0x20001b84
 800e64c:	e000ed04 	.word	0xe000ed04

0800e650 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e650:	b480      	push	{r7}
 800e652:	b085      	sub	sp, #20
 800e654:	af00      	add	r7, sp, #0
 800e656:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e658:	4b0e      	ldr	r3, [pc, #56]	; (800e694 <prvGetNextExpireTime+0x44>)
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d101      	bne.n	800e666 <prvGetNextExpireTime+0x16>
 800e662:	2201      	movs	r2, #1
 800e664:	e000      	b.n	800e668 <prvGetNextExpireTime+0x18>
 800e666:	2200      	movs	r2, #0
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	2b00      	cmp	r3, #0
 800e672:	d105      	bne.n	800e680 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e674:	4b07      	ldr	r3, [pc, #28]	; (800e694 <prvGetNextExpireTime+0x44>)
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	68db      	ldr	r3, [r3, #12]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	60fb      	str	r3, [r7, #12]
 800e67e:	e001      	b.n	800e684 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e680:	2300      	movs	r3, #0
 800e682:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e684:	68fb      	ldr	r3, [r7, #12]
}
 800e686:	4618      	mov	r0, r3
 800e688:	3714      	adds	r7, #20
 800e68a:	46bd      	mov	sp, r7
 800e68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e690:	4770      	bx	lr
 800e692:	bf00      	nop
 800e694:	20001b7c 	.word	0x20001b7c

0800e698 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e698:	b580      	push	{r7, lr}
 800e69a:	b084      	sub	sp, #16
 800e69c:	af00      	add	r7, sp, #0
 800e69e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e6a0:	f7ff fa7e 	bl	800dba0 <xTaskGetTickCount>
 800e6a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e6a6:	4b0b      	ldr	r3, [pc, #44]	; (800e6d4 <prvSampleTimeNow+0x3c>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	68fa      	ldr	r2, [r7, #12]
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	d205      	bcs.n	800e6bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e6b0:	f000 f936 	bl	800e920 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	2201      	movs	r2, #1
 800e6b8:	601a      	str	r2, [r3, #0]
 800e6ba:	e002      	b.n	800e6c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	2200      	movs	r2, #0
 800e6c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e6c2:	4a04      	ldr	r2, [pc, #16]	; (800e6d4 <prvSampleTimeNow+0x3c>)
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e6c8:	68fb      	ldr	r3, [r7, #12]
}
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	3710      	adds	r7, #16
 800e6ce:	46bd      	mov	sp, r7
 800e6d0:	bd80      	pop	{r7, pc}
 800e6d2:	bf00      	nop
 800e6d4:	20001b8c 	.word	0x20001b8c

0800e6d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e6d8:	b580      	push	{r7, lr}
 800e6da:	b086      	sub	sp, #24
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	60f8      	str	r0, [r7, #12]
 800e6e0:	60b9      	str	r1, [r7, #8]
 800e6e2:	607a      	str	r2, [r7, #4]
 800e6e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	68ba      	ldr	r2, [r7, #8]
 800e6ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	68fa      	ldr	r2, [r7, #12]
 800e6f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e6f6:	68ba      	ldr	r2, [r7, #8]
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	429a      	cmp	r2, r3
 800e6fc:	d812      	bhi.n	800e724 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e6fe:	687a      	ldr	r2, [r7, #4]
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	1ad2      	subs	r2, r2, r3
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	699b      	ldr	r3, [r3, #24]
 800e708:	429a      	cmp	r2, r3
 800e70a:	d302      	bcc.n	800e712 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e70c:	2301      	movs	r3, #1
 800e70e:	617b      	str	r3, [r7, #20]
 800e710:	e01b      	b.n	800e74a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e712:	4b10      	ldr	r3, [pc, #64]	; (800e754 <prvInsertTimerInActiveList+0x7c>)
 800e714:	681a      	ldr	r2, [r3, #0]
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	3304      	adds	r3, #4
 800e71a:	4619      	mov	r1, r3
 800e71c:	4610      	mov	r0, r2
 800e71e:	f7fe f8c8 	bl	800c8b2 <vListInsert>
 800e722:	e012      	b.n	800e74a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e724:	687a      	ldr	r2, [r7, #4]
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	429a      	cmp	r2, r3
 800e72a:	d206      	bcs.n	800e73a <prvInsertTimerInActiveList+0x62>
 800e72c:	68ba      	ldr	r2, [r7, #8]
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	429a      	cmp	r2, r3
 800e732:	d302      	bcc.n	800e73a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e734:	2301      	movs	r3, #1
 800e736:	617b      	str	r3, [r7, #20]
 800e738:	e007      	b.n	800e74a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e73a:	4b07      	ldr	r3, [pc, #28]	; (800e758 <prvInsertTimerInActiveList+0x80>)
 800e73c:	681a      	ldr	r2, [r3, #0]
 800e73e:	68fb      	ldr	r3, [r7, #12]
 800e740:	3304      	adds	r3, #4
 800e742:	4619      	mov	r1, r3
 800e744:	4610      	mov	r0, r2
 800e746:	f7fe f8b4 	bl	800c8b2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e74a:	697b      	ldr	r3, [r7, #20]
}
 800e74c:	4618      	mov	r0, r3
 800e74e:	3718      	adds	r7, #24
 800e750:	46bd      	mov	sp, r7
 800e752:	bd80      	pop	{r7, pc}
 800e754:	20001b80 	.word	0x20001b80
 800e758:	20001b7c 	.word	0x20001b7c

0800e75c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b08e      	sub	sp, #56	; 0x38
 800e760:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e762:	e0ca      	b.n	800e8fa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	2b00      	cmp	r3, #0
 800e768:	da18      	bge.n	800e79c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e76a:	1d3b      	adds	r3, r7, #4
 800e76c:	3304      	adds	r3, #4
 800e76e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e772:	2b00      	cmp	r3, #0
 800e774:	d10a      	bne.n	800e78c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800e776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e77a:	f383 8811 	msr	BASEPRI, r3
 800e77e:	f3bf 8f6f 	isb	sy
 800e782:	f3bf 8f4f 	dsb	sy
 800e786:	61fb      	str	r3, [r7, #28]
}
 800e788:	bf00      	nop
 800e78a:	e7fe      	b.n	800e78a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e78c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e792:	6850      	ldr	r0, [r2, #4]
 800e794:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e796:	6892      	ldr	r2, [r2, #8]
 800e798:	4611      	mov	r1, r2
 800e79a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	f2c0 80aa 	blt.w	800e8f8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e7a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7aa:	695b      	ldr	r3, [r3, #20]
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d004      	beq.n	800e7ba <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e7b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7b2:	3304      	adds	r3, #4
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	f7fe f8b5 	bl	800c924 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e7ba:	463b      	mov	r3, r7
 800e7bc:	4618      	mov	r0, r3
 800e7be:	f7ff ff6b 	bl	800e698 <prvSampleTimeNow>
 800e7c2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	2b09      	cmp	r3, #9
 800e7c8:	f200 8097 	bhi.w	800e8fa <prvProcessReceivedCommands+0x19e>
 800e7cc:	a201      	add	r2, pc, #4	; (adr r2, 800e7d4 <prvProcessReceivedCommands+0x78>)
 800e7ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7d2:	bf00      	nop
 800e7d4:	0800e7fd 	.word	0x0800e7fd
 800e7d8:	0800e7fd 	.word	0x0800e7fd
 800e7dc:	0800e7fd 	.word	0x0800e7fd
 800e7e0:	0800e871 	.word	0x0800e871
 800e7e4:	0800e885 	.word	0x0800e885
 800e7e8:	0800e8cf 	.word	0x0800e8cf
 800e7ec:	0800e7fd 	.word	0x0800e7fd
 800e7f0:	0800e7fd 	.word	0x0800e7fd
 800e7f4:	0800e871 	.word	0x0800e871
 800e7f8:	0800e885 	.word	0x0800e885
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e7fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e802:	f043 0301 	orr.w	r3, r3, #1
 800e806:	b2da      	uxtb	r2, r3
 800e808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e80a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e80e:	68ba      	ldr	r2, [r7, #8]
 800e810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e812:	699b      	ldr	r3, [r3, #24]
 800e814:	18d1      	adds	r1, r2, r3
 800e816:	68bb      	ldr	r3, [r7, #8]
 800e818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e81a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e81c:	f7ff ff5c 	bl	800e6d8 <prvInsertTimerInActiveList>
 800e820:	4603      	mov	r3, r0
 800e822:	2b00      	cmp	r3, #0
 800e824:	d069      	beq.n	800e8fa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e828:	6a1b      	ldr	r3, [r3, #32]
 800e82a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e82c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e82e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e830:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e834:	f003 0304 	and.w	r3, r3, #4
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d05e      	beq.n	800e8fa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e83c:	68ba      	ldr	r2, [r7, #8]
 800e83e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e840:	699b      	ldr	r3, [r3, #24]
 800e842:	441a      	add	r2, r3
 800e844:	2300      	movs	r3, #0
 800e846:	9300      	str	r3, [sp, #0]
 800e848:	2300      	movs	r3, #0
 800e84a:	2100      	movs	r1, #0
 800e84c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e84e:	f7ff fe05 	bl	800e45c <xTimerGenericCommand>
 800e852:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e854:	6a3b      	ldr	r3, [r7, #32]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d14f      	bne.n	800e8fa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800e85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e85e:	f383 8811 	msr	BASEPRI, r3
 800e862:	f3bf 8f6f 	isb	sy
 800e866:	f3bf 8f4f 	dsb	sy
 800e86a:	61bb      	str	r3, [r7, #24]
}
 800e86c:	bf00      	nop
 800e86e:	e7fe      	b.n	800e86e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e872:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e876:	f023 0301 	bic.w	r3, r3, #1
 800e87a:	b2da      	uxtb	r2, r3
 800e87c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e87e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800e882:	e03a      	b.n	800e8fa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e886:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e88a:	f043 0301 	orr.w	r3, r3, #1
 800e88e:	b2da      	uxtb	r2, r3
 800e890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e892:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e896:	68ba      	ldr	r2, [r7, #8]
 800e898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e89a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e89c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e89e:	699b      	ldr	r3, [r3, #24]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d10a      	bne.n	800e8ba <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800e8a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8a8:	f383 8811 	msr	BASEPRI, r3
 800e8ac:	f3bf 8f6f 	isb	sy
 800e8b0:	f3bf 8f4f 	dsb	sy
 800e8b4:	617b      	str	r3, [r7, #20]
}
 800e8b6:	bf00      	nop
 800e8b8:	e7fe      	b.n	800e8b8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e8ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8bc:	699a      	ldr	r2, [r3, #24]
 800e8be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8c0:	18d1      	adds	r1, r2, r3
 800e8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e8c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e8c8:	f7ff ff06 	bl	800e6d8 <prvInsertTimerInActiveList>
					break;
 800e8cc:	e015      	b.n	800e8fa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e8ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e8d4:	f003 0302 	and.w	r3, r3, #2
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d103      	bne.n	800e8e4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800e8dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e8de:	f000 fbdf 	bl	800f0a0 <vPortFree>
 800e8e2:	e00a      	b.n	800e8fa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e8ea:	f023 0301 	bic.w	r3, r3, #1
 800e8ee:	b2da      	uxtb	r2, r3
 800e8f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e8f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e8f6:	e000      	b.n	800e8fa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e8f8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e8fa:	4b08      	ldr	r3, [pc, #32]	; (800e91c <prvProcessReceivedCommands+0x1c0>)
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	1d39      	adds	r1, r7, #4
 800e900:	2200      	movs	r2, #0
 800e902:	4618      	mov	r0, r3
 800e904:	f7fe fb10 	bl	800cf28 <xQueueReceive>
 800e908:	4603      	mov	r3, r0
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	f47f af2a 	bne.w	800e764 <prvProcessReceivedCommands+0x8>
	}
}
 800e910:	bf00      	nop
 800e912:	bf00      	nop
 800e914:	3730      	adds	r7, #48	; 0x30
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
 800e91a:	bf00      	nop
 800e91c:	20001b84 	.word	0x20001b84

0800e920 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b088      	sub	sp, #32
 800e924:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e926:	e048      	b.n	800e9ba <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e928:	4b2d      	ldr	r3, [pc, #180]	; (800e9e0 <prvSwitchTimerLists+0xc0>)
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	68db      	ldr	r3, [r3, #12]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e932:	4b2b      	ldr	r3, [pc, #172]	; (800e9e0 <prvSwitchTimerLists+0xc0>)
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	68db      	ldr	r3, [r3, #12]
 800e938:	68db      	ldr	r3, [r3, #12]
 800e93a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	3304      	adds	r3, #4
 800e940:	4618      	mov	r0, r3
 800e942:	f7fd ffef 	bl	800c924 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	6a1b      	ldr	r3, [r3, #32]
 800e94a:	68f8      	ldr	r0, [r7, #12]
 800e94c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e954:	f003 0304 	and.w	r3, r3, #4
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d02e      	beq.n	800e9ba <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	699b      	ldr	r3, [r3, #24]
 800e960:	693a      	ldr	r2, [r7, #16]
 800e962:	4413      	add	r3, r2
 800e964:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e966:	68ba      	ldr	r2, [r7, #8]
 800e968:	693b      	ldr	r3, [r7, #16]
 800e96a:	429a      	cmp	r2, r3
 800e96c:	d90e      	bls.n	800e98c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	68ba      	ldr	r2, [r7, #8]
 800e972:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	68fa      	ldr	r2, [r7, #12]
 800e978:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e97a:	4b19      	ldr	r3, [pc, #100]	; (800e9e0 <prvSwitchTimerLists+0xc0>)
 800e97c:	681a      	ldr	r2, [r3, #0]
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	3304      	adds	r3, #4
 800e982:	4619      	mov	r1, r3
 800e984:	4610      	mov	r0, r2
 800e986:	f7fd ff94 	bl	800c8b2 <vListInsert>
 800e98a:	e016      	b.n	800e9ba <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e98c:	2300      	movs	r3, #0
 800e98e:	9300      	str	r3, [sp, #0]
 800e990:	2300      	movs	r3, #0
 800e992:	693a      	ldr	r2, [r7, #16]
 800e994:	2100      	movs	r1, #0
 800e996:	68f8      	ldr	r0, [r7, #12]
 800e998:	f7ff fd60 	bl	800e45c <xTimerGenericCommand>
 800e99c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d10a      	bne.n	800e9ba <prvSwitchTimerLists+0x9a>
	__asm volatile
 800e9a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9a8:	f383 8811 	msr	BASEPRI, r3
 800e9ac:	f3bf 8f6f 	isb	sy
 800e9b0:	f3bf 8f4f 	dsb	sy
 800e9b4:	603b      	str	r3, [r7, #0]
}
 800e9b6:	bf00      	nop
 800e9b8:	e7fe      	b.n	800e9b8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e9ba:	4b09      	ldr	r3, [pc, #36]	; (800e9e0 <prvSwitchTimerLists+0xc0>)
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d1b1      	bne.n	800e928 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e9c4:	4b06      	ldr	r3, [pc, #24]	; (800e9e0 <prvSwitchTimerLists+0xc0>)
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e9ca:	4b06      	ldr	r3, [pc, #24]	; (800e9e4 <prvSwitchTimerLists+0xc4>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	4a04      	ldr	r2, [pc, #16]	; (800e9e0 <prvSwitchTimerLists+0xc0>)
 800e9d0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e9d2:	4a04      	ldr	r2, [pc, #16]	; (800e9e4 <prvSwitchTimerLists+0xc4>)
 800e9d4:	697b      	ldr	r3, [r7, #20]
 800e9d6:	6013      	str	r3, [r2, #0]
}
 800e9d8:	bf00      	nop
 800e9da:	3718      	adds	r7, #24
 800e9dc:	46bd      	mov	sp, r7
 800e9de:	bd80      	pop	{r7, pc}
 800e9e0:	20001b7c 	.word	0x20001b7c
 800e9e4:	20001b80 	.word	0x20001b80

0800e9e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	b082      	sub	sp, #8
 800e9ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e9ee:	f000 f969 	bl	800ecc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e9f2:	4b15      	ldr	r3, [pc, #84]	; (800ea48 <prvCheckForValidListAndQueue+0x60>)
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d120      	bne.n	800ea3c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e9fa:	4814      	ldr	r0, [pc, #80]	; (800ea4c <prvCheckForValidListAndQueue+0x64>)
 800e9fc:	f7fd ff08 	bl	800c810 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ea00:	4813      	ldr	r0, [pc, #76]	; (800ea50 <prvCheckForValidListAndQueue+0x68>)
 800ea02:	f7fd ff05 	bl	800c810 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ea06:	4b13      	ldr	r3, [pc, #76]	; (800ea54 <prvCheckForValidListAndQueue+0x6c>)
 800ea08:	4a10      	ldr	r2, [pc, #64]	; (800ea4c <prvCheckForValidListAndQueue+0x64>)
 800ea0a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ea0c:	4b12      	ldr	r3, [pc, #72]	; (800ea58 <prvCheckForValidListAndQueue+0x70>)
 800ea0e:	4a10      	ldr	r2, [pc, #64]	; (800ea50 <prvCheckForValidListAndQueue+0x68>)
 800ea10:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ea12:	2300      	movs	r3, #0
 800ea14:	9300      	str	r3, [sp, #0]
 800ea16:	4b11      	ldr	r3, [pc, #68]	; (800ea5c <prvCheckForValidListAndQueue+0x74>)
 800ea18:	4a11      	ldr	r2, [pc, #68]	; (800ea60 <prvCheckForValidListAndQueue+0x78>)
 800ea1a:	2110      	movs	r1, #16
 800ea1c:	200a      	movs	r0, #10
 800ea1e:	f7fe f813 	bl	800ca48 <xQueueGenericCreateStatic>
 800ea22:	4603      	mov	r3, r0
 800ea24:	4a08      	ldr	r2, [pc, #32]	; (800ea48 <prvCheckForValidListAndQueue+0x60>)
 800ea26:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ea28:	4b07      	ldr	r3, [pc, #28]	; (800ea48 <prvCheckForValidListAndQueue+0x60>)
 800ea2a:	681b      	ldr	r3, [r3, #0]
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d005      	beq.n	800ea3c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ea30:	4b05      	ldr	r3, [pc, #20]	; (800ea48 <prvCheckForValidListAndQueue+0x60>)
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	490b      	ldr	r1, [pc, #44]	; (800ea64 <prvCheckForValidListAndQueue+0x7c>)
 800ea36:	4618      	mov	r0, r3
 800ea38:	f7fe fc66 	bl	800d308 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ea3c:	f000 f972 	bl	800ed24 <vPortExitCritical>
}
 800ea40:	bf00      	nop
 800ea42:	46bd      	mov	sp, r7
 800ea44:	bd80      	pop	{r7, pc}
 800ea46:	bf00      	nop
 800ea48:	20001b84 	.word	0x20001b84
 800ea4c:	20001b54 	.word	0x20001b54
 800ea50:	20001b68 	.word	0x20001b68
 800ea54:	20001b7c 	.word	0x20001b7c
 800ea58:	20001b80 	.word	0x20001b80
 800ea5c:	20001c30 	.word	0x20001c30
 800ea60:	20001b90 	.word	0x20001b90
 800ea64:	08010a7c 	.word	0x08010a7c

0800ea68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ea68:	b480      	push	{r7}
 800ea6a:	b085      	sub	sp, #20
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	60f8      	str	r0, [r7, #12]
 800ea70:	60b9      	str	r1, [r7, #8]
 800ea72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	3b04      	subs	r3, #4
 800ea78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ea80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ea82:	68fb      	ldr	r3, [r7, #12]
 800ea84:	3b04      	subs	r3, #4
 800ea86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ea88:	68bb      	ldr	r3, [r7, #8]
 800ea8a:	f023 0201 	bic.w	r2, r3, #1
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	3b04      	subs	r3, #4
 800ea96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ea98:	4a0c      	ldr	r2, [pc, #48]	; (800eacc <pxPortInitialiseStack+0x64>)
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	3b14      	subs	r3, #20
 800eaa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800eaa4:	687a      	ldr	r2, [r7, #4]
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	3b04      	subs	r3, #4
 800eaae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	f06f 0202 	mvn.w	r2, #2
 800eab6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	3b20      	subs	r3, #32
 800eabc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800eabe:	68fb      	ldr	r3, [r7, #12]
}
 800eac0:	4618      	mov	r0, r3
 800eac2:	3714      	adds	r7, #20
 800eac4:	46bd      	mov	sp, r7
 800eac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaca:	4770      	bx	lr
 800eacc:	0800ead1 	.word	0x0800ead1

0800ead0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ead0:	b480      	push	{r7}
 800ead2:	b085      	sub	sp, #20
 800ead4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ead6:	2300      	movs	r3, #0
 800ead8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800eada:	4b12      	ldr	r3, [pc, #72]	; (800eb24 <prvTaskExitError+0x54>)
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eae2:	d00a      	beq.n	800eafa <prvTaskExitError+0x2a>
	__asm volatile
 800eae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eae8:	f383 8811 	msr	BASEPRI, r3
 800eaec:	f3bf 8f6f 	isb	sy
 800eaf0:	f3bf 8f4f 	dsb	sy
 800eaf4:	60fb      	str	r3, [r7, #12]
}
 800eaf6:	bf00      	nop
 800eaf8:	e7fe      	b.n	800eaf8 <prvTaskExitError+0x28>
	__asm volatile
 800eafa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eafe:	f383 8811 	msr	BASEPRI, r3
 800eb02:	f3bf 8f6f 	isb	sy
 800eb06:	f3bf 8f4f 	dsb	sy
 800eb0a:	60bb      	str	r3, [r7, #8]
}
 800eb0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800eb0e:	bf00      	nop
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d0fc      	beq.n	800eb10 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800eb16:	bf00      	nop
 800eb18:	bf00      	nop
 800eb1a:	3714      	adds	r7, #20
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb22:	4770      	bx	lr
 800eb24:	20000634 	.word	0x20000634
	...

0800eb30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800eb30:	4b07      	ldr	r3, [pc, #28]	; (800eb50 <pxCurrentTCBConst2>)
 800eb32:	6819      	ldr	r1, [r3, #0]
 800eb34:	6808      	ldr	r0, [r1, #0]
 800eb36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb3a:	f380 8809 	msr	PSP, r0
 800eb3e:	f3bf 8f6f 	isb	sy
 800eb42:	f04f 0000 	mov.w	r0, #0
 800eb46:	f380 8811 	msr	BASEPRI, r0
 800eb4a:	4770      	bx	lr
 800eb4c:	f3af 8000 	nop.w

0800eb50 <pxCurrentTCBConst2>:
 800eb50:	20001654 	.word	0x20001654
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800eb54:	bf00      	nop
 800eb56:	bf00      	nop

0800eb58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800eb58:	4808      	ldr	r0, [pc, #32]	; (800eb7c <prvPortStartFirstTask+0x24>)
 800eb5a:	6800      	ldr	r0, [r0, #0]
 800eb5c:	6800      	ldr	r0, [r0, #0]
 800eb5e:	f380 8808 	msr	MSP, r0
 800eb62:	f04f 0000 	mov.w	r0, #0
 800eb66:	f380 8814 	msr	CONTROL, r0
 800eb6a:	b662      	cpsie	i
 800eb6c:	b661      	cpsie	f
 800eb6e:	f3bf 8f4f 	dsb	sy
 800eb72:	f3bf 8f6f 	isb	sy
 800eb76:	df00      	svc	0
 800eb78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800eb7a:	bf00      	nop
 800eb7c:	e000ed08 	.word	0xe000ed08

0800eb80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b086      	sub	sp, #24
 800eb84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800eb86:	4b46      	ldr	r3, [pc, #280]	; (800eca0 <xPortStartScheduler+0x120>)
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	4a46      	ldr	r2, [pc, #280]	; (800eca4 <xPortStartScheduler+0x124>)
 800eb8c:	4293      	cmp	r3, r2
 800eb8e:	d10a      	bne.n	800eba6 <xPortStartScheduler+0x26>
	__asm volatile
 800eb90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb94:	f383 8811 	msr	BASEPRI, r3
 800eb98:	f3bf 8f6f 	isb	sy
 800eb9c:	f3bf 8f4f 	dsb	sy
 800eba0:	613b      	str	r3, [r7, #16]
}
 800eba2:	bf00      	nop
 800eba4:	e7fe      	b.n	800eba4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800eba6:	4b3e      	ldr	r3, [pc, #248]	; (800eca0 <xPortStartScheduler+0x120>)
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	4a3f      	ldr	r2, [pc, #252]	; (800eca8 <xPortStartScheduler+0x128>)
 800ebac:	4293      	cmp	r3, r2
 800ebae:	d10a      	bne.n	800ebc6 <xPortStartScheduler+0x46>
	__asm volatile
 800ebb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebb4:	f383 8811 	msr	BASEPRI, r3
 800ebb8:	f3bf 8f6f 	isb	sy
 800ebbc:	f3bf 8f4f 	dsb	sy
 800ebc0:	60fb      	str	r3, [r7, #12]
}
 800ebc2:	bf00      	nop
 800ebc4:	e7fe      	b.n	800ebc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ebc6:	4b39      	ldr	r3, [pc, #228]	; (800ecac <xPortStartScheduler+0x12c>)
 800ebc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ebca:	697b      	ldr	r3, [r7, #20]
 800ebcc:	781b      	ldrb	r3, [r3, #0]
 800ebce:	b2db      	uxtb	r3, r3
 800ebd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ebd2:	697b      	ldr	r3, [r7, #20]
 800ebd4:	22ff      	movs	r2, #255	; 0xff
 800ebd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ebd8:	697b      	ldr	r3, [r7, #20]
 800ebda:	781b      	ldrb	r3, [r3, #0]
 800ebdc:	b2db      	uxtb	r3, r3
 800ebde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ebe0:	78fb      	ldrb	r3, [r7, #3]
 800ebe2:	b2db      	uxtb	r3, r3
 800ebe4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ebe8:	b2da      	uxtb	r2, r3
 800ebea:	4b31      	ldr	r3, [pc, #196]	; (800ecb0 <xPortStartScheduler+0x130>)
 800ebec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ebee:	4b31      	ldr	r3, [pc, #196]	; (800ecb4 <xPortStartScheduler+0x134>)
 800ebf0:	2207      	movs	r2, #7
 800ebf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ebf4:	e009      	b.n	800ec0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ebf6:	4b2f      	ldr	r3, [pc, #188]	; (800ecb4 <xPortStartScheduler+0x134>)
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	3b01      	subs	r3, #1
 800ebfc:	4a2d      	ldr	r2, [pc, #180]	; (800ecb4 <xPortStartScheduler+0x134>)
 800ebfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ec00:	78fb      	ldrb	r3, [r7, #3]
 800ec02:	b2db      	uxtb	r3, r3
 800ec04:	005b      	lsls	r3, r3, #1
 800ec06:	b2db      	uxtb	r3, r3
 800ec08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ec0a:	78fb      	ldrb	r3, [r7, #3]
 800ec0c:	b2db      	uxtb	r3, r3
 800ec0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec12:	2b80      	cmp	r3, #128	; 0x80
 800ec14:	d0ef      	beq.n	800ebf6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ec16:	4b27      	ldr	r3, [pc, #156]	; (800ecb4 <xPortStartScheduler+0x134>)
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	f1c3 0307 	rsb	r3, r3, #7
 800ec1e:	2b04      	cmp	r3, #4
 800ec20:	d00a      	beq.n	800ec38 <xPortStartScheduler+0xb8>
	__asm volatile
 800ec22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec26:	f383 8811 	msr	BASEPRI, r3
 800ec2a:	f3bf 8f6f 	isb	sy
 800ec2e:	f3bf 8f4f 	dsb	sy
 800ec32:	60bb      	str	r3, [r7, #8]
}
 800ec34:	bf00      	nop
 800ec36:	e7fe      	b.n	800ec36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ec38:	4b1e      	ldr	r3, [pc, #120]	; (800ecb4 <xPortStartScheduler+0x134>)
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	021b      	lsls	r3, r3, #8
 800ec3e:	4a1d      	ldr	r2, [pc, #116]	; (800ecb4 <xPortStartScheduler+0x134>)
 800ec40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ec42:	4b1c      	ldr	r3, [pc, #112]	; (800ecb4 <xPortStartScheduler+0x134>)
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ec4a:	4a1a      	ldr	r2, [pc, #104]	; (800ecb4 <xPortStartScheduler+0x134>)
 800ec4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	b2da      	uxtb	r2, r3
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ec56:	4b18      	ldr	r3, [pc, #96]	; (800ecb8 <xPortStartScheduler+0x138>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	4a17      	ldr	r2, [pc, #92]	; (800ecb8 <xPortStartScheduler+0x138>)
 800ec5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ec60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ec62:	4b15      	ldr	r3, [pc, #84]	; (800ecb8 <xPortStartScheduler+0x138>)
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	4a14      	ldr	r2, [pc, #80]	; (800ecb8 <xPortStartScheduler+0x138>)
 800ec68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ec6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ec6e:	f000 f8dd 	bl	800ee2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ec72:	4b12      	ldr	r3, [pc, #72]	; (800ecbc <xPortStartScheduler+0x13c>)
 800ec74:	2200      	movs	r2, #0
 800ec76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ec78:	f000 f8fc 	bl	800ee74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ec7c:	4b10      	ldr	r3, [pc, #64]	; (800ecc0 <xPortStartScheduler+0x140>)
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	4a0f      	ldr	r2, [pc, #60]	; (800ecc0 <xPortStartScheduler+0x140>)
 800ec82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ec86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ec88:	f7ff ff66 	bl	800eb58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ec8c:	f7ff f852 	bl	800dd34 <vTaskSwitchContext>
	prvTaskExitError();
 800ec90:	f7ff ff1e 	bl	800ead0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ec94:	2300      	movs	r3, #0
}
 800ec96:	4618      	mov	r0, r3
 800ec98:	3718      	adds	r7, #24
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	bd80      	pop	{r7, pc}
 800ec9e:	bf00      	nop
 800eca0:	e000ed00 	.word	0xe000ed00
 800eca4:	410fc271 	.word	0x410fc271
 800eca8:	410fc270 	.word	0x410fc270
 800ecac:	e000e400 	.word	0xe000e400
 800ecb0:	20001c80 	.word	0x20001c80
 800ecb4:	20001c84 	.word	0x20001c84
 800ecb8:	e000ed20 	.word	0xe000ed20
 800ecbc:	20000634 	.word	0x20000634
 800ecc0:	e000ef34 	.word	0xe000ef34

0800ecc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ecc4:	b480      	push	{r7}
 800ecc6:	b083      	sub	sp, #12
 800ecc8:	af00      	add	r7, sp, #0
	__asm volatile
 800ecca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecce:	f383 8811 	msr	BASEPRI, r3
 800ecd2:	f3bf 8f6f 	isb	sy
 800ecd6:	f3bf 8f4f 	dsb	sy
 800ecda:	607b      	str	r3, [r7, #4]
}
 800ecdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ecde:	4b0f      	ldr	r3, [pc, #60]	; (800ed1c <vPortEnterCritical+0x58>)
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	3301      	adds	r3, #1
 800ece4:	4a0d      	ldr	r2, [pc, #52]	; (800ed1c <vPortEnterCritical+0x58>)
 800ece6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ece8:	4b0c      	ldr	r3, [pc, #48]	; (800ed1c <vPortEnterCritical+0x58>)
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	2b01      	cmp	r3, #1
 800ecee:	d10f      	bne.n	800ed10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ecf0:	4b0b      	ldr	r3, [pc, #44]	; (800ed20 <vPortEnterCritical+0x5c>)
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	b2db      	uxtb	r3, r3
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d00a      	beq.n	800ed10 <vPortEnterCritical+0x4c>
	__asm volatile
 800ecfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecfe:	f383 8811 	msr	BASEPRI, r3
 800ed02:	f3bf 8f6f 	isb	sy
 800ed06:	f3bf 8f4f 	dsb	sy
 800ed0a:	603b      	str	r3, [r7, #0]
}
 800ed0c:	bf00      	nop
 800ed0e:	e7fe      	b.n	800ed0e <vPortEnterCritical+0x4a>
	}
}
 800ed10:	bf00      	nop
 800ed12:	370c      	adds	r7, #12
 800ed14:	46bd      	mov	sp, r7
 800ed16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1a:	4770      	bx	lr
 800ed1c:	20000634 	.word	0x20000634
 800ed20:	e000ed04 	.word	0xe000ed04

0800ed24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ed24:	b480      	push	{r7}
 800ed26:	b083      	sub	sp, #12
 800ed28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ed2a:	4b12      	ldr	r3, [pc, #72]	; (800ed74 <vPortExitCritical+0x50>)
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d10a      	bne.n	800ed48 <vPortExitCritical+0x24>
	__asm volatile
 800ed32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed36:	f383 8811 	msr	BASEPRI, r3
 800ed3a:	f3bf 8f6f 	isb	sy
 800ed3e:	f3bf 8f4f 	dsb	sy
 800ed42:	607b      	str	r3, [r7, #4]
}
 800ed44:	bf00      	nop
 800ed46:	e7fe      	b.n	800ed46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ed48:	4b0a      	ldr	r3, [pc, #40]	; (800ed74 <vPortExitCritical+0x50>)
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	3b01      	subs	r3, #1
 800ed4e:	4a09      	ldr	r2, [pc, #36]	; (800ed74 <vPortExitCritical+0x50>)
 800ed50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ed52:	4b08      	ldr	r3, [pc, #32]	; (800ed74 <vPortExitCritical+0x50>)
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d105      	bne.n	800ed66 <vPortExitCritical+0x42>
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	f383 8811 	msr	BASEPRI, r3
}
 800ed64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ed66:	bf00      	nop
 800ed68:	370c      	adds	r7, #12
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed70:	4770      	bx	lr
 800ed72:	bf00      	nop
 800ed74:	20000634 	.word	0x20000634
	...

0800ed80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ed80:	f3ef 8009 	mrs	r0, PSP
 800ed84:	f3bf 8f6f 	isb	sy
 800ed88:	4b15      	ldr	r3, [pc, #84]	; (800ede0 <pxCurrentTCBConst>)
 800ed8a:	681a      	ldr	r2, [r3, #0]
 800ed8c:	f01e 0f10 	tst.w	lr, #16
 800ed90:	bf08      	it	eq
 800ed92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ed96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed9a:	6010      	str	r0, [r2, #0]
 800ed9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800eda0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800eda4:	f380 8811 	msr	BASEPRI, r0
 800eda8:	f3bf 8f4f 	dsb	sy
 800edac:	f3bf 8f6f 	isb	sy
 800edb0:	f7fe ffc0 	bl	800dd34 <vTaskSwitchContext>
 800edb4:	f04f 0000 	mov.w	r0, #0
 800edb8:	f380 8811 	msr	BASEPRI, r0
 800edbc:	bc09      	pop	{r0, r3}
 800edbe:	6819      	ldr	r1, [r3, #0]
 800edc0:	6808      	ldr	r0, [r1, #0]
 800edc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edc6:	f01e 0f10 	tst.w	lr, #16
 800edca:	bf08      	it	eq
 800edcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800edd0:	f380 8809 	msr	PSP, r0
 800edd4:	f3bf 8f6f 	isb	sy
 800edd8:	4770      	bx	lr
 800edda:	bf00      	nop
 800eddc:	f3af 8000 	nop.w

0800ede0 <pxCurrentTCBConst>:
 800ede0:	20001654 	.word	0x20001654
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ede4:	bf00      	nop
 800ede6:	bf00      	nop

0800ede8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	b082      	sub	sp, #8
 800edec:	af00      	add	r7, sp, #0
	__asm volatile
 800edee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edf2:	f383 8811 	msr	BASEPRI, r3
 800edf6:	f3bf 8f6f 	isb	sy
 800edfa:	f3bf 8f4f 	dsb	sy
 800edfe:	607b      	str	r3, [r7, #4]
}
 800ee00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ee02:	f7fe fedd 	bl	800dbc0 <xTaskIncrementTick>
 800ee06:	4603      	mov	r3, r0
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d003      	beq.n	800ee14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ee0c:	4b06      	ldr	r3, [pc, #24]	; (800ee28 <xPortSysTickHandler+0x40>)
 800ee0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee12:	601a      	str	r2, [r3, #0]
 800ee14:	2300      	movs	r3, #0
 800ee16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	f383 8811 	msr	BASEPRI, r3
}
 800ee1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ee20:	bf00      	nop
 800ee22:	3708      	adds	r7, #8
 800ee24:	46bd      	mov	sp, r7
 800ee26:	bd80      	pop	{r7, pc}
 800ee28:	e000ed04 	.word	0xe000ed04

0800ee2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ee2c:	b480      	push	{r7}
 800ee2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ee30:	4b0b      	ldr	r3, [pc, #44]	; (800ee60 <vPortSetupTimerInterrupt+0x34>)
 800ee32:	2200      	movs	r2, #0
 800ee34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ee36:	4b0b      	ldr	r3, [pc, #44]	; (800ee64 <vPortSetupTimerInterrupt+0x38>)
 800ee38:	2200      	movs	r2, #0
 800ee3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ee3c:	4b0a      	ldr	r3, [pc, #40]	; (800ee68 <vPortSetupTimerInterrupt+0x3c>)
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	4a0a      	ldr	r2, [pc, #40]	; (800ee6c <vPortSetupTimerInterrupt+0x40>)
 800ee42:	fba2 2303 	umull	r2, r3, r2, r3
 800ee46:	099b      	lsrs	r3, r3, #6
 800ee48:	4a09      	ldr	r2, [pc, #36]	; (800ee70 <vPortSetupTimerInterrupt+0x44>)
 800ee4a:	3b01      	subs	r3, #1
 800ee4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ee4e:	4b04      	ldr	r3, [pc, #16]	; (800ee60 <vPortSetupTimerInterrupt+0x34>)
 800ee50:	2207      	movs	r2, #7
 800ee52:	601a      	str	r2, [r3, #0]
}
 800ee54:	bf00      	nop
 800ee56:	46bd      	mov	sp, r7
 800ee58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee5c:	4770      	bx	lr
 800ee5e:	bf00      	nop
 800ee60:	e000e010 	.word	0xe000e010
 800ee64:	e000e018 	.word	0xe000e018
 800ee68:	2000059c 	.word	0x2000059c
 800ee6c:	10624dd3 	.word	0x10624dd3
 800ee70:	e000e014 	.word	0xe000e014

0800ee74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ee74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ee84 <vPortEnableVFP+0x10>
 800ee78:	6801      	ldr	r1, [r0, #0]
 800ee7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ee7e:	6001      	str	r1, [r0, #0]
 800ee80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ee82:	bf00      	nop
 800ee84:	e000ed88 	.word	0xe000ed88

0800ee88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ee88:	b480      	push	{r7}
 800ee8a:	b085      	sub	sp, #20
 800ee8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ee8e:	f3ef 8305 	mrs	r3, IPSR
 800ee92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	2b0f      	cmp	r3, #15
 800ee98:	d914      	bls.n	800eec4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ee9a:	4a17      	ldr	r2, [pc, #92]	; (800eef8 <vPortValidateInterruptPriority+0x70>)
 800ee9c:	68fb      	ldr	r3, [r7, #12]
 800ee9e:	4413      	add	r3, r2
 800eea0:	781b      	ldrb	r3, [r3, #0]
 800eea2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800eea4:	4b15      	ldr	r3, [pc, #84]	; (800eefc <vPortValidateInterruptPriority+0x74>)
 800eea6:	781b      	ldrb	r3, [r3, #0]
 800eea8:	7afa      	ldrb	r2, [r7, #11]
 800eeaa:	429a      	cmp	r2, r3
 800eeac:	d20a      	bcs.n	800eec4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800eeae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeb2:	f383 8811 	msr	BASEPRI, r3
 800eeb6:	f3bf 8f6f 	isb	sy
 800eeba:	f3bf 8f4f 	dsb	sy
 800eebe:	607b      	str	r3, [r7, #4]
}
 800eec0:	bf00      	nop
 800eec2:	e7fe      	b.n	800eec2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800eec4:	4b0e      	ldr	r3, [pc, #56]	; (800ef00 <vPortValidateInterruptPriority+0x78>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800eecc:	4b0d      	ldr	r3, [pc, #52]	; (800ef04 <vPortValidateInterruptPriority+0x7c>)
 800eece:	681b      	ldr	r3, [r3, #0]
 800eed0:	429a      	cmp	r2, r3
 800eed2:	d90a      	bls.n	800eeea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800eed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eed8:	f383 8811 	msr	BASEPRI, r3
 800eedc:	f3bf 8f6f 	isb	sy
 800eee0:	f3bf 8f4f 	dsb	sy
 800eee4:	603b      	str	r3, [r7, #0]
}
 800eee6:	bf00      	nop
 800eee8:	e7fe      	b.n	800eee8 <vPortValidateInterruptPriority+0x60>
	}
 800eeea:	bf00      	nop
 800eeec:	3714      	adds	r7, #20
 800eeee:	46bd      	mov	sp, r7
 800eef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eef4:	4770      	bx	lr
 800eef6:	bf00      	nop
 800eef8:	e000e3f0 	.word	0xe000e3f0
 800eefc:	20001c80 	.word	0x20001c80
 800ef00:	e000ed0c 	.word	0xe000ed0c
 800ef04:	20001c84 	.word	0x20001c84

0800ef08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ef08:	b580      	push	{r7, lr}
 800ef0a:	b08a      	sub	sp, #40	; 0x28
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ef10:	2300      	movs	r3, #0
 800ef12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ef14:	f7fe fd98 	bl	800da48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ef18:	4b5b      	ldr	r3, [pc, #364]	; (800f088 <pvPortMalloc+0x180>)
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d101      	bne.n	800ef24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ef20:	f000 f920 	bl	800f164 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ef24:	4b59      	ldr	r3, [pc, #356]	; (800f08c <pvPortMalloc+0x184>)
 800ef26:	681a      	ldr	r2, [r3, #0]
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	4013      	ands	r3, r2
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	f040 8093 	bne.w	800f058 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d01d      	beq.n	800ef74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ef38:	2208      	movs	r2, #8
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	4413      	add	r3, r2
 800ef3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	f003 0307 	and.w	r3, r3, #7
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d014      	beq.n	800ef74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	f023 0307 	bic.w	r3, r3, #7
 800ef50:	3308      	adds	r3, #8
 800ef52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	f003 0307 	and.w	r3, r3, #7
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d00a      	beq.n	800ef74 <pvPortMalloc+0x6c>
	__asm volatile
 800ef5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef62:	f383 8811 	msr	BASEPRI, r3
 800ef66:	f3bf 8f6f 	isb	sy
 800ef6a:	f3bf 8f4f 	dsb	sy
 800ef6e:	617b      	str	r3, [r7, #20]
}
 800ef70:	bf00      	nop
 800ef72:	e7fe      	b.n	800ef72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d06e      	beq.n	800f058 <pvPortMalloc+0x150>
 800ef7a:	4b45      	ldr	r3, [pc, #276]	; (800f090 <pvPortMalloc+0x188>)
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	687a      	ldr	r2, [r7, #4]
 800ef80:	429a      	cmp	r2, r3
 800ef82:	d869      	bhi.n	800f058 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ef84:	4b43      	ldr	r3, [pc, #268]	; (800f094 <pvPortMalloc+0x18c>)
 800ef86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ef88:	4b42      	ldr	r3, [pc, #264]	; (800f094 <pvPortMalloc+0x18c>)
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ef8e:	e004      	b.n	800ef9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800ef90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ef94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ef9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef9c:	685b      	ldr	r3, [r3, #4]
 800ef9e:	687a      	ldr	r2, [r7, #4]
 800efa0:	429a      	cmp	r2, r3
 800efa2:	d903      	bls.n	800efac <pvPortMalloc+0xa4>
 800efa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d1f1      	bne.n	800ef90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800efac:	4b36      	ldr	r3, [pc, #216]	; (800f088 <pvPortMalloc+0x180>)
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800efb2:	429a      	cmp	r2, r3
 800efb4:	d050      	beq.n	800f058 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800efb6:	6a3b      	ldr	r3, [r7, #32]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	2208      	movs	r2, #8
 800efbc:	4413      	add	r3, r2
 800efbe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800efc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efc2:	681a      	ldr	r2, [r3, #0]
 800efc4:	6a3b      	ldr	r3, [r7, #32]
 800efc6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800efc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efca:	685a      	ldr	r2, [r3, #4]
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	1ad2      	subs	r2, r2, r3
 800efd0:	2308      	movs	r3, #8
 800efd2:	005b      	lsls	r3, r3, #1
 800efd4:	429a      	cmp	r2, r3
 800efd6:	d91f      	bls.n	800f018 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800efd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	4413      	add	r3, r2
 800efde:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800efe0:	69bb      	ldr	r3, [r7, #24]
 800efe2:	f003 0307 	and.w	r3, r3, #7
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d00a      	beq.n	800f000 <pvPortMalloc+0xf8>
	__asm volatile
 800efea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efee:	f383 8811 	msr	BASEPRI, r3
 800eff2:	f3bf 8f6f 	isb	sy
 800eff6:	f3bf 8f4f 	dsb	sy
 800effa:	613b      	str	r3, [r7, #16]
}
 800effc:	bf00      	nop
 800effe:	e7fe      	b.n	800effe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f002:	685a      	ldr	r2, [r3, #4]
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	1ad2      	subs	r2, r2, r3
 800f008:	69bb      	ldr	r3, [r7, #24]
 800f00a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f00c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f00e:	687a      	ldr	r2, [r7, #4]
 800f010:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f012:	69b8      	ldr	r0, [r7, #24]
 800f014:	f000 f908 	bl	800f228 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f018:	4b1d      	ldr	r3, [pc, #116]	; (800f090 <pvPortMalloc+0x188>)
 800f01a:	681a      	ldr	r2, [r3, #0]
 800f01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f01e:	685b      	ldr	r3, [r3, #4]
 800f020:	1ad3      	subs	r3, r2, r3
 800f022:	4a1b      	ldr	r2, [pc, #108]	; (800f090 <pvPortMalloc+0x188>)
 800f024:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f026:	4b1a      	ldr	r3, [pc, #104]	; (800f090 <pvPortMalloc+0x188>)
 800f028:	681a      	ldr	r2, [r3, #0]
 800f02a:	4b1b      	ldr	r3, [pc, #108]	; (800f098 <pvPortMalloc+0x190>)
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	429a      	cmp	r2, r3
 800f030:	d203      	bcs.n	800f03a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f032:	4b17      	ldr	r3, [pc, #92]	; (800f090 <pvPortMalloc+0x188>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	4a18      	ldr	r2, [pc, #96]	; (800f098 <pvPortMalloc+0x190>)
 800f038:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f03a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f03c:	685a      	ldr	r2, [r3, #4]
 800f03e:	4b13      	ldr	r3, [pc, #76]	; (800f08c <pvPortMalloc+0x184>)
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	431a      	orrs	r2, r3
 800f044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f046:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f04a:	2200      	movs	r2, #0
 800f04c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f04e:	4b13      	ldr	r3, [pc, #76]	; (800f09c <pvPortMalloc+0x194>)
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	3301      	adds	r3, #1
 800f054:	4a11      	ldr	r2, [pc, #68]	; (800f09c <pvPortMalloc+0x194>)
 800f056:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f058:	f7fe fd04 	bl	800da64 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f05c:	69fb      	ldr	r3, [r7, #28]
 800f05e:	f003 0307 	and.w	r3, r3, #7
 800f062:	2b00      	cmp	r3, #0
 800f064:	d00a      	beq.n	800f07c <pvPortMalloc+0x174>
	__asm volatile
 800f066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f06a:	f383 8811 	msr	BASEPRI, r3
 800f06e:	f3bf 8f6f 	isb	sy
 800f072:	f3bf 8f4f 	dsb	sy
 800f076:	60fb      	str	r3, [r7, #12]
}
 800f078:	bf00      	nop
 800f07a:	e7fe      	b.n	800f07a <pvPortMalloc+0x172>
	return pvReturn;
 800f07c:	69fb      	ldr	r3, [r7, #28]
}
 800f07e:	4618      	mov	r0, r3
 800f080:	3728      	adds	r7, #40	; 0x28
 800f082:	46bd      	mov	sp, r7
 800f084:	bd80      	pop	{r7, pc}
 800f086:	bf00      	nop
 800f088:	20007e38 	.word	0x20007e38
 800f08c:	20007e4c 	.word	0x20007e4c
 800f090:	20007e3c 	.word	0x20007e3c
 800f094:	20007e30 	.word	0x20007e30
 800f098:	20007e40 	.word	0x20007e40
 800f09c:	20007e44 	.word	0x20007e44

0800f0a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b086      	sub	sp, #24
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d04d      	beq.n	800f14e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f0b2:	2308      	movs	r3, #8
 800f0b4:	425b      	negs	r3, r3
 800f0b6:	697a      	ldr	r2, [r7, #20]
 800f0b8:	4413      	add	r3, r2
 800f0ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f0bc:	697b      	ldr	r3, [r7, #20]
 800f0be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f0c0:	693b      	ldr	r3, [r7, #16]
 800f0c2:	685a      	ldr	r2, [r3, #4]
 800f0c4:	4b24      	ldr	r3, [pc, #144]	; (800f158 <vPortFree+0xb8>)
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	4013      	ands	r3, r2
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d10a      	bne.n	800f0e4 <vPortFree+0x44>
	__asm volatile
 800f0ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0d2:	f383 8811 	msr	BASEPRI, r3
 800f0d6:	f3bf 8f6f 	isb	sy
 800f0da:	f3bf 8f4f 	dsb	sy
 800f0de:	60fb      	str	r3, [r7, #12]
}
 800f0e0:	bf00      	nop
 800f0e2:	e7fe      	b.n	800f0e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f0e4:	693b      	ldr	r3, [r7, #16]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d00a      	beq.n	800f102 <vPortFree+0x62>
	__asm volatile
 800f0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0f0:	f383 8811 	msr	BASEPRI, r3
 800f0f4:	f3bf 8f6f 	isb	sy
 800f0f8:	f3bf 8f4f 	dsb	sy
 800f0fc:	60bb      	str	r3, [r7, #8]
}
 800f0fe:	bf00      	nop
 800f100:	e7fe      	b.n	800f100 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f102:	693b      	ldr	r3, [r7, #16]
 800f104:	685a      	ldr	r2, [r3, #4]
 800f106:	4b14      	ldr	r3, [pc, #80]	; (800f158 <vPortFree+0xb8>)
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	4013      	ands	r3, r2
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d01e      	beq.n	800f14e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f110:	693b      	ldr	r3, [r7, #16]
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d11a      	bne.n	800f14e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f118:	693b      	ldr	r3, [r7, #16]
 800f11a:	685a      	ldr	r2, [r3, #4]
 800f11c:	4b0e      	ldr	r3, [pc, #56]	; (800f158 <vPortFree+0xb8>)
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	43db      	mvns	r3, r3
 800f122:	401a      	ands	r2, r3
 800f124:	693b      	ldr	r3, [r7, #16]
 800f126:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f128:	f7fe fc8e 	bl	800da48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f12c:	693b      	ldr	r3, [r7, #16]
 800f12e:	685a      	ldr	r2, [r3, #4]
 800f130:	4b0a      	ldr	r3, [pc, #40]	; (800f15c <vPortFree+0xbc>)
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	4413      	add	r3, r2
 800f136:	4a09      	ldr	r2, [pc, #36]	; (800f15c <vPortFree+0xbc>)
 800f138:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f13a:	6938      	ldr	r0, [r7, #16]
 800f13c:	f000 f874 	bl	800f228 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f140:	4b07      	ldr	r3, [pc, #28]	; (800f160 <vPortFree+0xc0>)
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	3301      	adds	r3, #1
 800f146:	4a06      	ldr	r2, [pc, #24]	; (800f160 <vPortFree+0xc0>)
 800f148:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f14a:	f7fe fc8b 	bl	800da64 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f14e:	bf00      	nop
 800f150:	3718      	adds	r7, #24
 800f152:	46bd      	mov	sp, r7
 800f154:	bd80      	pop	{r7, pc}
 800f156:	bf00      	nop
 800f158:	20007e4c 	.word	0x20007e4c
 800f15c:	20007e3c 	.word	0x20007e3c
 800f160:	20007e48 	.word	0x20007e48

0800f164 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f164:	b480      	push	{r7}
 800f166:	b085      	sub	sp, #20
 800f168:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f16a:	f246 13a8 	movw	r3, #25000	; 0x61a8
 800f16e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f170:	4b27      	ldr	r3, [pc, #156]	; (800f210 <prvHeapInit+0xac>)
 800f172:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	f003 0307 	and.w	r3, r3, #7
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d00c      	beq.n	800f198 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	3307      	adds	r3, #7
 800f182:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f184:	68fb      	ldr	r3, [r7, #12]
 800f186:	f023 0307 	bic.w	r3, r3, #7
 800f18a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f18c:	68ba      	ldr	r2, [r7, #8]
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	1ad3      	subs	r3, r2, r3
 800f192:	4a1f      	ldr	r2, [pc, #124]	; (800f210 <prvHeapInit+0xac>)
 800f194:	4413      	add	r3, r2
 800f196:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f19c:	4a1d      	ldr	r2, [pc, #116]	; (800f214 <prvHeapInit+0xb0>)
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f1a2:	4b1c      	ldr	r3, [pc, #112]	; (800f214 <prvHeapInit+0xb0>)
 800f1a4:	2200      	movs	r2, #0
 800f1a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	68ba      	ldr	r2, [r7, #8]
 800f1ac:	4413      	add	r3, r2
 800f1ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f1b0:	2208      	movs	r2, #8
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	1a9b      	subs	r3, r3, r2
 800f1b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	f023 0307 	bic.w	r3, r3, #7
 800f1be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	4a15      	ldr	r2, [pc, #84]	; (800f218 <prvHeapInit+0xb4>)
 800f1c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f1c6:	4b14      	ldr	r3, [pc, #80]	; (800f218 <prvHeapInit+0xb4>)
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f1ce:	4b12      	ldr	r3, [pc, #72]	; (800f218 <prvHeapInit+0xb4>)
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f1da:	683b      	ldr	r3, [r7, #0]
 800f1dc:	68fa      	ldr	r2, [r7, #12]
 800f1de:	1ad2      	subs	r2, r2, r3
 800f1e0:	683b      	ldr	r3, [r7, #0]
 800f1e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f1e4:	4b0c      	ldr	r3, [pc, #48]	; (800f218 <prvHeapInit+0xb4>)
 800f1e6:	681a      	ldr	r2, [r3, #0]
 800f1e8:	683b      	ldr	r3, [r7, #0]
 800f1ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f1ec:	683b      	ldr	r3, [r7, #0]
 800f1ee:	685b      	ldr	r3, [r3, #4]
 800f1f0:	4a0a      	ldr	r2, [pc, #40]	; (800f21c <prvHeapInit+0xb8>)
 800f1f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	685b      	ldr	r3, [r3, #4]
 800f1f8:	4a09      	ldr	r2, [pc, #36]	; (800f220 <prvHeapInit+0xbc>)
 800f1fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f1fc:	4b09      	ldr	r3, [pc, #36]	; (800f224 <prvHeapInit+0xc0>)
 800f1fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f202:	601a      	str	r2, [r3, #0]
}
 800f204:	bf00      	nop
 800f206:	3714      	adds	r7, #20
 800f208:	46bd      	mov	sp, r7
 800f20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20e:	4770      	bx	lr
 800f210:	20001c88 	.word	0x20001c88
 800f214:	20007e30 	.word	0x20007e30
 800f218:	20007e38 	.word	0x20007e38
 800f21c:	20007e40 	.word	0x20007e40
 800f220:	20007e3c 	.word	0x20007e3c
 800f224:	20007e4c 	.word	0x20007e4c

0800f228 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f228:	b480      	push	{r7}
 800f22a:	b085      	sub	sp, #20
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f230:	4b28      	ldr	r3, [pc, #160]	; (800f2d4 <prvInsertBlockIntoFreeList+0xac>)
 800f232:	60fb      	str	r3, [r7, #12]
 800f234:	e002      	b.n	800f23c <prvInsertBlockIntoFreeList+0x14>
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	60fb      	str	r3, [r7, #12]
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	687a      	ldr	r2, [r7, #4]
 800f242:	429a      	cmp	r2, r3
 800f244:	d8f7      	bhi.n	800f236 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	685b      	ldr	r3, [r3, #4]
 800f24e:	68ba      	ldr	r2, [r7, #8]
 800f250:	4413      	add	r3, r2
 800f252:	687a      	ldr	r2, [r7, #4]
 800f254:	429a      	cmp	r2, r3
 800f256:	d108      	bne.n	800f26a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	685a      	ldr	r2, [r3, #4]
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	685b      	ldr	r3, [r3, #4]
 800f260:	441a      	add	r2, r3
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	685b      	ldr	r3, [r3, #4]
 800f272:	68ba      	ldr	r2, [r7, #8]
 800f274:	441a      	add	r2, r3
 800f276:	68fb      	ldr	r3, [r7, #12]
 800f278:	681b      	ldr	r3, [r3, #0]
 800f27a:	429a      	cmp	r2, r3
 800f27c:	d118      	bne.n	800f2b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	681a      	ldr	r2, [r3, #0]
 800f282:	4b15      	ldr	r3, [pc, #84]	; (800f2d8 <prvInsertBlockIntoFreeList+0xb0>)
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	429a      	cmp	r2, r3
 800f288:	d00d      	beq.n	800f2a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	685a      	ldr	r2, [r3, #4]
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	685b      	ldr	r3, [r3, #4]
 800f294:	441a      	add	r2, r3
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	681a      	ldr	r2, [r3, #0]
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	601a      	str	r2, [r3, #0]
 800f2a4:	e008      	b.n	800f2b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f2a6:	4b0c      	ldr	r3, [pc, #48]	; (800f2d8 <prvInsertBlockIntoFreeList+0xb0>)
 800f2a8:	681a      	ldr	r2, [r3, #0]
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	601a      	str	r2, [r3, #0]
 800f2ae:	e003      	b.n	800f2b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f2b0:	68fb      	ldr	r3, [r7, #12]
 800f2b2:	681a      	ldr	r2, [r3, #0]
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f2b8:	68fa      	ldr	r2, [r7, #12]
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	429a      	cmp	r2, r3
 800f2be:	d002      	beq.n	800f2c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	687a      	ldr	r2, [r7, #4]
 800f2c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f2c6:	bf00      	nop
 800f2c8:	3714      	adds	r7, #20
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d0:	4770      	bx	lr
 800f2d2:	bf00      	nop
 800f2d4:	20007e30 	.word	0x20007e30
 800f2d8:	20007e38 	.word	0x20007e38

0800f2dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800f2dc:	b580      	push	{r7, lr}
 800f2de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	4912      	ldr	r1, [pc, #72]	; (800f32c <MX_USB_DEVICE_Init+0x50>)
 800f2e4:	4812      	ldr	r0, [pc, #72]	; (800f330 <MX_USB_DEVICE_Init+0x54>)
 800f2e6:	f7fb fdbd 	bl	800ae64 <USBD_Init>
 800f2ea:	4603      	mov	r3, r0
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d001      	beq.n	800f2f4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800f2f0:	f7f4 f84a 	bl	8003388 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f2f4:	490f      	ldr	r1, [pc, #60]	; (800f334 <MX_USB_DEVICE_Init+0x58>)
 800f2f6:	480e      	ldr	r0, [pc, #56]	; (800f330 <MX_USB_DEVICE_Init+0x54>)
 800f2f8:	f7fb fde4 	bl	800aec4 <USBD_RegisterClass>
 800f2fc:	4603      	mov	r3, r0
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d001      	beq.n	800f306 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800f302:	f7f4 f841 	bl	8003388 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800f306:	490c      	ldr	r1, [pc, #48]	; (800f338 <MX_USB_DEVICE_Init+0x5c>)
 800f308:	4809      	ldr	r0, [pc, #36]	; (800f330 <MX_USB_DEVICE_Init+0x54>)
 800f30a:	f7fb fd1b 	bl	800ad44 <USBD_CDC_RegisterInterface>
 800f30e:	4603      	mov	r3, r0
 800f310:	2b00      	cmp	r3, #0
 800f312:	d001      	beq.n	800f318 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800f314:	f7f4 f838 	bl	8003388 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f318:	4805      	ldr	r0, [pc, #20]	; (800f330 <MX_USB_DEVICE_Init+0x54>)
 800f31a:	f7fb fe09 	bl	800af30 <USBD_Start>
 800f31e:	4603      	mov	r3, r0
 800f320:	2b00      	cmp	r3, #0
 800f322:	d001      	beq.n	800f328 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800f324:	f7f4 f830 	bl	8003388 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800f328:	bf00      	nop
 800f32a:	bd80      	pop	{r7, pc}
 800f32c:	2000064c 	.word	0x2000064c
 800f330:	20007e50 	.word	0x20007e50
 800f334:	200005b4 	.word	0x200005b4
 800f338:	20000638 	.word	0x20000638

0800f33c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f33c:	b580      	push	{r7, lr}
 800f33e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f340:	2200      	movs	r2, #0
 800f342:	4905      	ldr	r1, [pc, #20]	; (800f358 <CDC_Init_FS+0x1c>)
 800f344:	4805      	ldr	r0, [pc, #20]	; (800f35c <CDC_Init_FS+0x20>)
 800f346:	f7fb fd17 	bl	800ad78 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f34a:	4905      	ldr	r1, [pc, #20]	; (800f360 <CDC_Init_FS+0x24>)
 800f34c:	4803      	ldr	r0, [pc, #12]	; (800f35c <CDC_Init_FS+0x20>)
 800f34e:	f7fb fd35 	bl	800adbc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f352:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f354:	4618      	mov	r0, r3
 800f356:	bd80      	pop	{r7, pc}
 800f358:	2000852c 	.word	0x2000852c
 800f35c:	20007e50 	.word	0x20007e50
 800f360:	2000812c 	.word	0x2000812c

0800f364 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f364:	b480      	push	{r7}
 800f366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f368:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f36a:	4618      	mov	r0, r3
 800f36c:	46bd      	mov	sp, r7
 800f36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f372:	4770      	bx	lr

0800f374 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f374:	b480      	push	{r7}
 800f376:	b083      	sub	sp, #12
 800f378:	af00      	add	r7, sp, #0
 800f37a:	4603      	mov	r3, r0
 800f37c:	6039      	str	r1, [r7, #0]
 800f37e:	71fb      	strb	r3, [r7, #7]
 800f380:	4613      	mov	r3, r2
 800f382:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f384:	79fb      	ldrb	r3, [r7, #7]
 800f386:	2b23      	cmp	r3, #35	; 0x23
 800f388:	d84a      	bhi.n	800f420 <CDC_Control_FS+0xac>
 800f38a:	a201      	add	r2, pc, #4	; (adr r2, 800f390 <CDC_Control_FS+0x1c>)
 800f38c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f390:	0800f421 	.word	0x0800f421
 800f394:	0800f421 	.word	0x0800f421
 800f398:	0800f421 	.word	0x0800f421
 800f39c:	0800f421 	.word	0x0800f421
 800f3a0:	0800f421 	.word	0x0800f421
 800f3a4:	0800f421 	.word	0x0800f421
 800f3a8:	0800f421 	.word	0x0800f421
 800f3ac:	0800f421 	.word	0x0800f421
 800f3b0:	0800f421 	.word	0x0800f421
 800f3b4:	0800f421 	.word	0x0800f421
 800f3b8:	0800f421 	.word	0x0800f421
 800f3bc:	0800f421 	.word	0x0800f421
 800f3c0:	0800f421 	.word	0x0800f421
 800f3c4:	0800f421 	.word	0x0800f421
 800f3c8:	0800f421 	.word	0x0800f421
 800f3cc:	0800f421 	.word	0x0800f421
 800f3d0:	0800f421 	.word	0x0800f421
 800f3d4:	0800f421 	.word	0x0800f421
 800f3d8:	0800f421 	.word	0x0800f421
 800f3dc:	0800f421 	.word	0x0800f421
 800f3e0:	0800f421 	.word	0x0800f421
 800f3e4:	0800f421 	.word	0x0800f421
 800f3e8:	0800f421 	.word	0x0800f421
 800f3ec:	0800f421 	.word	0x0800f421
 800f3f0:	0800f421 	.word	0x0800f421
 800f3f4:	0800f421 	.word	0x0800f421
 800f3f8:	0800f421 	.word	0x0800f421
 800f3fc:	0800f421 	.word	0x0800f421
 800f400:	0800f421 	.word	0x0800f421
 800f404:	0800f421 	.word	0x0800f421
 800f408:	0800f421 	.word	0x0800f421
 800f40c:	0800f421 	.word	0x0800f421
 800f410:	0800f421 	.word	0x0800f421
 800f414:	0800f421 	.word	0x0800f421
 800f418:	0800f421 	.word	0x0800f421
 800f41c:	0800f421 	.word	0x0800f421
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f420:	bf00      	nop
  }

  return (USBD_OK);
 800f422:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f424:	4618      	mov	r0, r3
 800f426:	370c      	adds	r7, #12
 800f428:	46bd      	mov	sp, r7
 800f42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42e:	4770      	bx	lr

0800f430 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b082      	sub	sp, #8
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
 800f438:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f43a:	6879      	ldr	r1, [r7, #4]
 800f43c:	4805      	ldr	r0, [pc, #20]	; (800f454 <CDC_Receive_FS+0x24>)
 800f43e:	f7fb fcbd 	bl	800adbc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f442:	4804      	ldr	r0, [pc, #16]	; (800f454 <CDC_Receive_FS+0x24>)
 800f444:	f7fb fcd8 	bl	800adf8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f448:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f44a:	4618      	mov	r0, r3
 800f44c:	3708      	adds	r7, #8
 800f44e:	46bd      	mov	sp, r7
 800f450:	bd80      	pop	{r7, pc}
 800f452:	bf00      	nop
 800f454:	20007e50 	.word	0x20007e50

0800f458 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f458:	b480      	push	{r7}
 800f45a:	b087      	sub	sp, #28
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	60f8      	str	r0, [r7, #12]
 800f460:	60b9      	str	r1, [r7, #8]
 800f462:	4613      	mov	r3, r2
 800f464:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f466:	2300      	movs	r3, #0
 800f468:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f46a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f46e:	4618      	mov	r0, r3
 800f470:	371c      	adds	r7, #28
 800f472:	46bd      	mov	sp, r7
 800f474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f478:	4770      	bx	lr
	...

0800f47c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f47c:	b480      	push	{r7}
 800f47e:	b083      	sub	sp, #12
 800f480:	af00      	add	r7, sp, #0
 800f482:	4603      	mov	r3, r0
 800f484:	6039      	str	r1, [r7, #0]
 800f486:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f488:	683b      	ldr	r3, [r7, #0]
 800f48a:	2212      	movs	r2, #18
 800f48c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f48e:	4b03      	ldr	r3, [pc, #12]	; (800f49c <USBD_FS_DeviceDescriptor+0x20>)
}
 800f490:	4618      	mov	r0, r3
 800f492:	370c      	adds	r7, #12
 800f494:	46bd      	mov	sp, r7
 800f496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f49a:	4770      	bx	lr
 800f49c:	20000668 	.word	0x20000668

0800f4a0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f4a0:	b480      	push	{r7}
 800f4a2:	b083      	sub	sp, #12
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	6039      	str	r1, [r7, #0]
 800f4aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f4ac:	683b      	ldr	r3, [r7, #0]
 800f4ae:	2204      	movs	r2, #4
 800f4b0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f4b2:	4b03      	ldr	r3, [pc, #12]	; (800f4c0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	370c      	adds	r7, #12
 800f4b8:	46bd      	mov	sp, r7
 800f4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4be:	4770      	bx	lr
 800f4c0:	2000067c 	.word	0x2000067c

0800f4c4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f4c4:	b580      	push	{r7, lr}
 800f4c6:	b082      	sub	sp, #8
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	4603      	mov	r3, r0
 800f4cc:	6039      	str	r1, [r7, #0]
 800f4ce:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f4d0:	79fb      	ldrb	r3, [r7, #7]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d105      	bne.n	800f4e2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f4d6:	683a      	ldr	r2, [r7, #0]
 800f4d8:	4907      	ldr	r1, [pc, #28]	; (800f4f8 <USBD_FS_ProductStrDescriptor+0x34>)
 800f4da:	4808      	ldr	r0, [pc, #32]	; (800f4fc <USBD_FS_ProductStrDescriptor+0x38>)
 800f4dc:	f7fc fed4 	bl	800c288 <USBD_GetString>
 800f4e0:	e004      	b.n	800f4ec <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f4e2:	683a      	ldr	r2, [r7, #0]
 800f4e4:	4904      	ldr	r1, [pc, #16]	; (800f4f8 <USBD_FS_ProductStrDescriptor+0x34>)
 800f4e6:	4805      	ldr	r0, [pc, #20]	; (800f4fc <USBD_FS_ProductStrDescriptor+0x38>)
 800f4e8:	f7fc fece 	bl	800c288 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f4ec:	4b02      	ldr	r3, [pc, #8]	; (800f4f8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	3708      	adds	r7, #8
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
 800f4f6:	bf00      	nop
 800f4f8:	2000892c 	.word	0x2000892c
 800f4fc:	08010a84 	.word	0x08010a84

0800f500 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f500:	b580      	push	{r7, lr}
 800f502:	b082      	sub	sp, #8
 800f504:	af00      	add	r7, sp, #0
 800f506:	4603      	mov	r3, r0
 800f508:	6039      	str	r1, [r7, #0]
 800f50a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f50c:	683a      	ldr	r2, [r7, #0]
 800f50e:	4904      	ldr	r1, [pc, #16]	; (800f520 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f510:	4804      	ldr	r0, [pc, #16]	; (800f524 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f512:	f7fc feb9 	bl	800c288 <USBD_GetString>
  return USBD_StrDesc;
 800f516:	4b02      	ldr	r3, [pc, #8]	; (800f520 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f518:	4618      	mov	r0, r3
 800f51a:	3708      	adds	r7, #8
 800f51c:	46bd      	mov	sp, r7
 800f51e:	bd80      	pop	{r7, pc}
 800f520:	2000892c 	.word	0x2000892c
 800f524:	08010a9c 	.word	0x08010a9c

0800f528 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b082      	sub	sp, #8
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	4603      	mov	r3, r0
 800f530:	6039      	str	r1, [r7, #0]
 800f532:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	221a      	movs	r2, #26
 800f538:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f53a:	f000 f843 	bl	800f5c4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f53e:	4b02      	ldr	r3, [pc, #8]	; (800f548 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f540:	4618      	mov	r0, r3
 800f542:	3708      	adds	r7, #8
 800f544:	46bd      	mov	sp, r7
 800f546:	bd80      	pop	{r7, pc}
 800f548:	20000680 	.word	0x20000680

0800f54c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	b082      	sub	sp, #8
 800f550:	af00      	add	r7, sp, #0
 800f552:	4603      	mov	r3, r0
 800f554:	6039      	str	r1, [r7, #0]
 800f556:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f558:	79fb      	ldrb	r3, [r7, #7]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d105      	bne.n	800f56a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f55e:	683a      	ldr	r2, [r7, #0]
 800f560:	4907      	ldr	r1, [pc, #28]	; (800f580 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f562:	4808      	ldr	r0, [pc, #32]	; (800f584 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f564:	f7fc fe90 	bl	800c288 <USBD_GetString>
 800f568:	e004      	b.n	800f574 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f56a:	683a      	ldr	r2, [r7, #0]
 800f56c:	4904      	ldr	r1, [pc, #16]	; (800f580 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f56e:	4805      	ldr	r0, [pc, #20]	; (800f584 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f570:	f7fc fe8a 	bl	800c288 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f574:	4b02      	ldr	r3, [pc, #8]	; (800f580 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f576:	4618      	mov	r0, r3
 800f578:	3708      	adds	r7, #8
 800f57a:	46bd      	mov	sp, r7
 800f57c:	bd80      	pop	{r7, pc}
 800f57e:	bf00      	nop
 800f580:	2000892c 	.word	0x2000892c
 800f584:	08010ab0 	.word	0x08010ab0

0800f588 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	b082      	sub	sp, #8
 800f58c:	af00      	add	r7, sp, #0
 800f58e:	4603      	mov	r3, r0
 800f590:	6039      	str	r1, [r7, #0]
 800f592:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f594:	79fb      	ldrb	r3, [r7, #7]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d105      	bne.n	800f5a6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f59a:	683a      	ldr	r2, [r7, #0]
 800f59c:	4907      	ldr	r1, [pc, #28]	; (800f5bc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f59e:	4808      	ldr	r0, [pc, #32]	; (800f5c0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f5a0:	f7fc fe72 	bl	800c288 <USBD_GetString>
 800f5a4:	e004      	b.n	800f5b0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f5a6:	683a      	ldr	r2, [r7, #0]
 800f5a8:	4904      	ldr	r1, [pc, #16]	; (800f5bc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f5aa:	4805      	ldr	r0, [pc, #20]	; (800f5c0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f5ac:	f7fc fe6c 	bl	800c288 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f5b0:	4b02      	ldr	r3, [pc, #8]	; (800f5bc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f5b2:	4618      	mov	r0, r3
 800f5b4:	3708      	adds	r7, #8
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	bd80      	pop	{r7, pc}
 800f5ba:	bf00      	nop
 800f5bc:	2000892c 	.word	0x2000892c
 800f5c0:	08010abc 	.word	0x08010abc

0800f5c4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f5c4:	b580      	push	{r7, lr}
 800f5c6:	b084      	sub	sp, #16
 800f5c8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f5ca:	4b0f      	ldr	r3, [pc, #60]	; (800f608 <Get_SerialNum+0x44>)
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f5d0:	4b0e      	ldr	r3, [pc, #56]	; (800f60c <Get_SerialNum+0x48>)
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f5d6:	4b0e      	ldr	r3, [pc, #56]	; (800f610 <Get_SerialNum+0x4c>)
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f5dc:	68fa      	ldr	r2, [r7, #12]
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	4413      	add	r3, r2
 800f5e2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f5e4:	68fb      	ldr	r3, [r7, #12]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d009      	beq.n	800f5fe <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f5ea:	2208      	movs	r2, #8
 800f5ec:	4909      	ldr	r1, [pc, #36]	; (800f614 <Get_SerialNum+0x50>)
 800f5ee:	68f8      	ldr	r0, [r7, #12]
 800f5f0:	f000 f814 	bl	800f61c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f5f4:	2204      	movs	r2, #4
 800f5f6:	4908      	ldr	r1, [pc, #32]	; (800f618 <Get_SerialNum+0x54>)
 800f5f8:	68b8      	ldr	r0, [r7, #8]
 800f5fa:	f000 f80f 	bl	800f61c <IntToUnicode>
  }
}
 800f5fe:	bf00      	nop
 800f600:	3710      	adds	r7, #16
 800f602:	46bd      	mov	sp, r7
 800f604:	bd80      	pop	{r7, pc}
 800f606:	bf00      	nop
 800f608:	1fff7a10 	.word	0x1fff7a10
 800f60c:	1fff7a14 	.word	0x1fff7a14
 800f610:	1fff7a18 	.word	0x1fff7a18
 800f614:	20000682 	.word	0x20000682
 800f618:	20000692 	.word	0x20000692

0800f61c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f61c:	b480      	push	{r7}
 800f61e:	b087      	sub	sp, #28
 800f620:	af00      	add	r7, sp, #0
 800f622:	60f8      	str	r0, [r7, #12]
 800f624:	60b9      	str	r1, [r7, #8]
 800f626:	4613      	mov	r3, r2
 800f628:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f62a:	2300      	movs	r3, #0
 800f62c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f62e:	2300      	movs	r3, #0
 800f630:	75fb      	strb	r3, [r7, #23]
 800f632:	e027      	b.n	800f684 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	0f1b      	lsrs	r3, r3, #28
 800f638:	2b09      	cmp	r3, #9
 800f63a:	d80b      	bhi.n	800f654 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	0f1b      	lsrs	r3, r3, #28
 800f640:	b2da      	uxtb	r2, r3
 800f642:	7dfb      	ldrb	r3, [r7, #23]
 800f644:	005b      	lsls	r3, r3, #1
 800f646:	4619      	mov	r1, r3
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	440b      	add	r3, r1
 800f64c:	3230      	adds	r2, #48	; 0x30
 800f64e:	b2d2      	uxtb	r2, r2
 800f650:	701a      	strb	r2, [r3, #0]
 800f652:	e00a      	b.n	800f66a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	0f1b      	lsrs	r3, r3, #28
 800f658:	b2da      	uxtb	r2, r3
 800f65a:	7dfb      	ldrb	r3, [r7, #23]
 800f65c:	005b      	lsls	r3, r3, #1
 800f65e:	4619      	mov	r1, r3
 800f660:	68bb      	ldr	r3, [r7, #8]
 800f662:	440b      	add	r3, r1
 800f664:	3237      	adds	r2, #55	; 0x37
 800f666:	b2d2      	uxtb	r2, r2
 800f668:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	011b      	lsls	r3, r3, #4
 800f66e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f670:	7dfb      	ldrb	r3, [r7, #23]
 800f672:	005b      	lsls	r3, r3, #1
 800f674:	3301      	adds	r3, #1
 800f676:	68ba      	ldr	r2, [r7, #8]
 800f678:	4413      	add	r3, r2
 800f67a:	2200      	movs	r2, #0
 800f67c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f67e:	7dfb      	ldrb	r3, [r7, #23]
 800f680:	3301      	adds	r3, #1
 800f682:	75fb      	strb	r3, [r7, #23]
 800f684:	7dfa      	ldrb	r2, [r7, #23]
 800f686:	79fb      	ldrb	r3, [r7, #7]
 800f688:	429a      	cmp	r2, r3
 800f68a:	d3d3      	bcc.n	800f634 <IntToUnicode+0x18>
  }
}
 800f68c:	bf00      	nop
 800f68e:	bf00      	nop
 800f690:	371c      	adds	r7, #28
 800f692:	46bd      	mov	sp, r7
 800f694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f698:	4770      	bx	lr
	...

0800f69c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f69c:	b580      	push	{r7, lr}
 800f69e:	b08a      	sub	sp, #40	; 0x28
 800f6a0:	af00      	add	r7, sp, #0
 800f6a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f6a4:	f107 0314 	add.w	r3, r7, #20
 800f6a8:	2200      	movs	r2, #0
 800f6aa:	601a      	str	r2, [r3, #0]
 800f6ac:	605a      	str	r2, [r3, #4]
 800f6ae:	609a      	str	r2, [r3, #8]
 800f6b0:	60da      	str	r2, [r3, #12]
 800f6b2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f6bc:	d13a      	bne.n	800f734 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f6be:	2300      	movs	r3, #0
 800f6c0:	613b      	str	r3, [r7, #16]
 800f6c2:	4b1e      	ldr	r3, [pc, #120]	; (800f73c <HAL_PCD_MspInit+0xa0>)
 800f6c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f6c6:	4a1d      	ldr	r2, [pc, #116]	; (800f73c <HAL_PCD_MspInit+0xa0>)
 800f6c8:	f043 0301 	orr.w	r3, r3, #1
 800f6cc:	6313      	str	r3, [r2, #48]	; 0x30
 800f6ce:	4b1b      	ldr	r3, [pc, #108]	; (800f73c <HAL_PCD_MspInit+0xa0>)
 800f6d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f6d2:	f003 0301 	and.w	r3, r3, #1
 800f6d6:	613b      	str	r3, [r7, #16]
 800f6d8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f6da:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f6de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f6e0:	2302      	movs	r3, #2
 800f6e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f6e8:	2303      	movs	r3, #3
 800f6ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f6ec:	230a      	movs	r3, #10
 800f6ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f6f0:	f107 0314 	add.w	r3, r7, #20
 800f6f4:	4619      	mov	r1, r3
 800f6f6:	4812      	ldr	r0, [pc, #72]	; (800f740 <HAL_PCD_MspInit+0xa4>)
 800f6f8:	f7f4 fd3c 	bl	8004174 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f6fc:	4b0f      	ldr	r3, [pc, #60]	; (800f73c <HAL_PCD_MspInit+0xa0>)
 800f6fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f700:	4a0e      	ldr	r2, [pc, #56]	; (800f73c <HAL_PCD_MspInit+0xa0>)
 800f702:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f706:	6353      	str	r3, [r2, #52]	; 0x34
 800f708:	2300      	movs	r3, #0
 800f70a:	60fb      	str	r3, [r7, #12]
 800f70c:	4b0b      	ldr	r3, [pc, #44]	; (800f73c <HAL_PCD_MspInit+0xa0>)
 800f70e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f710:	4a0a      	ldr	r2, [pc, #40]	; (800f73c <HAL_PCD_MspInit+0xa0>)
 800f712:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f716:	6453      	str	r3, [r2, #68]	; 0x44
 800f718:	4b08      	ldr	r3, [pc, #32]	; (800f73c <HAL_PCD_MspInit+0xa0>)
 800f71a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f71c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f720:	60fb      	str	r3, [r7, #12]
 800f722:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800f724:	2200      	movs	r2, #0
 800f726:	2105      	movs	r1, #5
 800f728:	2043      	movs	r0, #67	; 0x43
 800f72a:	f7f4 fcf9 	bl	8004120 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f72e:	2043      	movs	r0, #67	; 0x43
 800f730:	f7f4 fd12 	bl	8004158 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f734:	bf00      	nop
 800f736:	3728      	adds	r7, #40	; 0x28
 800f738:	46bd      	mov	sp, r7
 800f73a:	bd80      	pop	{r7, pc}
 800f73c:	40023800 	.word	0x40023800
 800f740:	40020000 	.word	0x40020000

0800f744 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f744:	b580      	push	{r7, lr}
 800f746:	b082      	sub	sp, #8
 800f748:	af00      	add	r7, sp, #0
 800f74a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800f758:	4619      	mov	r1, r3
 800f75a:	4610      	mov	r0, r2
 800f75c:	f7fb fc35 	bl	800afca <USBD_LL_SetupStage>
}
 800f760:	bf00      	nop
 800f762:	3708      	adds	r7, #8
 800f764:	46bd      	mov	sp, r7
 800f766:	bd80      	pop	{r7, pc}

0800f768 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f768:	b580      	push	{r7, lr}
 800f76a:	b082      	sub	sp, #8
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
 800f770:	460b      	mov	r3, r1
 800f772:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800f77a:	78fa      	ldrb	r2, [r7, #3]
 800f77c:	6879      	ldr	r1, [r7, #4]
 800f77e:	4613      	mov	r3, r2
 800f780:	00db      	lsls	r3, r3, #3
 800f782:	4413      	add	r3, r2
 800f784:	009b      	lsls	r3, r3, #2
 800f786:	440b      	add	r3, r1
 800f788:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800f78c:	681a      	ldr	r2, [r3, #0]
 800f78e:	78fb      	ldrb	r3, [r7, #3]
 800f790:	4619      	mov	r1, r3
 800f792:	f7fb fc6f 	bl	800b074 <USBD_LL_DataOutStage>
}
 800f796:	bf00      	nop
 800f798:	3708      	adds	r7, #8
 800f79a:	46bd      	mov	sp, r7
 800f79c:	bd80      	pop	{r7, pc}

0800f79e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f79e:	b580      	push	{r7, lr}
 800f7a0:	b082      	sub	sp, #8
 800f7a2:	af00      	add	r7, sp, #0
 800f7a4:	6078      	str	r0, [r7, #4]
 800f7a6:	460b      	mov	r3, r1
 800f7a8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800f7b0:	78fa      	ldrb	r2, [r7, #3]
 800f7b2:	6879      	ldr	r1, [r7, #4]
 800f7b4:	4613      	mov	r3, r2
 800f7b6:	00db      	lsls	r3, r3, #3
 800f7b8:	4413      	add	r3, r2
 800f7ba:	009b      	lsls	r3, r3, #2
 800f7bc:	440b      	add	r3, r1
 800f7be:	334c      	adds	r3, #76	; 0x4c
 800f7c0:	681a      	ldr	r2, [r3, #0]
 800f7c2:	78fb      	ldrb	r3, [r7, #3]
 800f7c4:	4619      	mov	r1, r3
 800f7c6:	f7fb fd08 	bl	800b1da <USBD_LL_DataInStage>
}
 800f7ca:	bf00      	nop
 800f7cc:	3708      	adds	r7, #8
 800f7ce:	46bd      	mov	sp, r7
 800f7d0:	bd80      	pop	{r7, pc}

0800f7d2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f7d2:	b580      	push	{r7, lr}
 800f7d4:	b082      	sub	sp, #8
 800f7d6:	af00      	add	r7, sp, #0
 800f7d8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	f7fb fe3c 	bl	800b45e <USBD_LL_SOF>
}
 800f7e6:	bf00      	nop
 800f7e8:	3708      	adds	r7, #8
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	bd80      	pop	{r7, pc}

0800f7ee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f7ee:	b580      	push	{r7, lr}
 800f7f0:	b084      	sub	sp, #16
 800f7f2:	af00      	add	r7, sp, #0
 800f7f4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f7f6:	2301      	movs	r3, #1
 800f7f8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	68db      	ldr	r3, [r3, #12]
 800f7fe:	2b02      	cmp	r3, #2
 800f800:	d001      	beq.n	800f806 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800f802:	f7f3 fdc1 	bl	8003388 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f80c:	7bfa      	ldrb	r2, [r7, #15]
 800f80e:	4611      	mov	r1, r2
 800f810:	4618      	mov	r0, r3
 800f812:	f7fb fde6 	bl	800b3e2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f81c:	4618      	mov	r0, r3
 800f81e:	f7fb fd8e 	bl	800b33e <USBD_LL_Reset>
}
 800f822:	bf00      	nop
 800f824:	3710      	adds	r7, #16
 800f826:	46bd      	mov	sp, r7
 800f828:	bd80      	pop	{r7, pc}
	...

0800f82c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f82c:	b580      	push	{r7, lr}
 800f82e:	b082      	sub	sp, #8
 800f830:	af00      	add	r7, sp, #0
 800f832:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f83a:	4618      	mov	r0, r3
 800f83c:	f7fb fde1 	bl	800b402 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	687a      	ldr	r2, [r7, #4]
 800f84c:	6812      	ldr	r2, [r2, #0]
 800f84e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f852:	f043 0301 	orr.w	r3, r3, #1
 800f856:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	6a1b      	ldr	r3, [r3, #32]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d005      	beq.n	800f86c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f860:	4b04      	ldr	r3, [pc, #16]	; (800f874 <HAL_PCD_SuspendCallback+0x48>)
 800f862:	691b      	ldr	r3, [r3, #16]
 800f864:	4a03      	ldr	r2, [pc, #12]	; (800f874 <HAL_PCD_SuspendCallback+0x48>)
 800f866:	f043 0306 	orr.w	r3, r3, #6
 800f86a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f86c:	bf00      	nop
 800f86e:	3708      	adds	r7, #8
 800f870:	46bd      	mov	sp, r7
 800f872:	bd80      	pop	{r7, pc}
 800f874:	e000ed00 	.word	0xe000ed00

0800f878 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f878:	b580      	push	{r7, lr}
 800f87a:	b082      	sub	sp, #8
 800f87c:	af00      	add	r7, sp, #0
 800f87e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f886:	4618      	mov	r0, r3
 800f888:	f7fb fdd1 	bl	800b42e <USBD_LL_Resume>
}
 800f88c:	bf00      	nop
 800f88e:	3708      	adds	r7, #8
 800f890:	46bd      	mov	sp, r7
 800f892:	bd80      	pop	{r7, pc}

0800f894 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f894:	b580      	push	{r7, lr}
 800f896:	b082      	sub	sp, #8
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
 800f89c:	460b      	mov	r3, r1
 800f89e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f8a6:	78fa      	ldrb	r2, [r7, #3]
 800f8a8:	4611      	mov	r1, r2
 800f8aa:	4618      	mov	r0, r3
 800f8ac:	f7fb fe29 	bl	800b502 <USBD_LL_IsoOUTIncomplete>
}
 800f8b0:	bf00      	nop
 800f8b2:	3708      	adds	r7, #8
 800f8b4:	46bd      	mov	sp, r7
 800f8b6:	bd80      	pop	{r7, pc}

0800f8b8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f8b8:	b580      	push	{r7, lr}
 800f8ba:	b082      	sub	sp, #8
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	6078      	str	r0, [r7, #4]
 800f8c0:	460b      	mov	r3, r1
 800f8c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f8ca:	78fa      	ldrb	r2, [r7, #3]
 800f8cc:	4611      	mov	r1, r2
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	f7fb fde5 	bl	800b49e <USBD_LL_IsoINIncomplete>
}
 800f8d4:	bf00      	nop
 800f8d6:	3708      	adds	r7, #8
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	bd80      	pop	{r7, pc}

0800f8dc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f8dc:	b580      	push	{r7, lr}
 800f8de:	b082      	sub	sp, #8
 800f8e0:	af00      	add	r7, sp, #0
 800f8e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f8ea:	4618      	mov	r0, r3
 800f8ec:	f7fb fe3b 	bl	800b566 <USBD_LL_DevConnected>
}
 800f8f0:	bf00      	nop
 800f8f2:	3708      	adds	r7, #8
 800f8f4:	46bd      	mov	sp, r7
 800f8f6:	bd80      	pop	{r7, pc}

0800f8f8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b082      	sub	sp, #8
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f906:	4618      	mov	r0, r3
 800f908:	f7fb fe38 	bl	800b57c <USBD_LL_DevDisconnected>
}
 800f90c:	bf00      	nop
 800f90e:	3708      	adds	r7, #8
 800f910:	46bd      	mov	sp, r7
 800f912:	bd80      	pop	{r7, pc}

0800f914 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f914:	b580      	push	{r7, lr}
 800f916:	b082      	sub	sp, #8
 800f918:	af00      	add	r7, sp, #0
 800f91a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	781b      	ldrb	r3, [r3, #0]
 800f920:	2b00      	cmp	r3, #0
 800f922:	d13c      	bne.n	800f99e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f924:	4a20      	ldr	r2, [pc, #128]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	4a1e      	ldr	r2, [pc, #120]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f930:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f934:	4b1c      	ldr	r3, [pc, #112]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f936:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800f93a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800f93c:	4b1a      	ldr	r3, [pc, #104]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f93e:	2204      	movs	r2, #4
 800f940:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f942:	4b19      	ldr	r3, [pc, #100]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f944:	2202      	movs	r2, #2
 800f946:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f948:	4b17      	ldr	r3, [pc, #92]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f94a:	2200      	movs	r2, #0
 800f94c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f94e:	4b16      	ldr	r3, [pc, #88]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f950:	2202      	movs	r2, #2
 800f952:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f954:	4b14      	ldr	r3, [pc, #80]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f956:	2200      	movs	r2, #0
 800f958:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f95a:	4b13      	ldr	r3, [pc, #76]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f95c:	2200      	movs	r2, #0
 800f95e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f960:	4b11      	ldr	r3, [pc, #68]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f962:	2200      	movs	r2, #0
 800f964:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f966:	4b10      	ldr	r3, [pc, #64]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f968:	2200      	movs	r2, #0
 800f96a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f96c:	4b0e      	ldr	r3, [pc, #56]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f96e:	2200      	movs	r2, #0
 800f970:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f972:	480d      	ldr	r0, [pc, #52]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f974:	f7f5 fd8b 	bl	800548e <HAL_PCD_Init>
 800f978:	4603      	mov	r3, r0
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d001      	beq.n	800f982 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f97e:	f7f3 fd03 	bl	8003388 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f982:	2180      	movs	r1, #128	; 0x80
 800f984:	4808      	ldr	r0, [pc, #32]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f986:	f7f6 ffe2 	bl	800694e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f98a:	2240      	movs	r2, #64	; 0x40
 800f98c:	2100      	movs	r1, #0
 800f98e:	4806      	ldr	r0, [pc, #24]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f990:	f7f6 ff96 	bl	80068c0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f994:	2280      	movs	r2, #128	; 0x80
 800f996:	2101      	movs	r1, #1
 800f998:	4803      	ldr	r0, [pc, #12]	; (800f9a8 <USBD_LL_Init+0x94>)
 800f99a:	f7f6 ff91 	bl	80068c0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f99e:	2300      	movs	r3, #0
}
 800f9a0:	4618      	mov	r0, r3
 800f9a2:	3708      	adds	r7, #8
 800f9a4:	46bd      	mov	sp, r7
 800f9a6:	bd80      	pop	{r7, pc}
 800f9a8:	20008b2c 	.word	0x20008b2c

0800f9ac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f9ac:	b580      	push	{r7, lr}
 800f9ae:	b084      	sub	sp, #16
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f9b8:	2300      	movs	r3, #0
 800f9ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	f7f5 fe80 	bl	80056c8 <HAL_PCD_Start>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f9cc:	7bfb      	ldrb	r3, [r7, #15]
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f000 f942 	bl	800fc58 <USBD_Get_USB_Status>
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f9d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800f9da:	4618      	mov	r0, r3
 800f9dc:	3710      	adds	r7, #16
 800f9de:	46bd      	mov	sp, r7
 800f9e0:	bd80      	pop	{r7, pc}

0800f9e2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f9e2:	b580      	push	{r7, lr}
 800f9e4:	b084      	sub	sp, #16
 800f9e6:	af00      	add	r7, sp, #0
 800f9e8:	6078      	str	r0, [r7, #4]
 800f9ea:	4608      	mov	r0, r1
 800f9ec:	4611      	mov	r1, r2
 800f9ee:	461a      	mov	r2, r3
 800f9f0:	4603      	mov	r3, r0
 800f9f2:	70fb      	strb	r3, [r7, #3]
 800f9f4:	460b      	mov	r3, r1
 800f9f6:	70bb      	strb	r3, [r7, #2]
 800f9f8:	4613      	mov	r3, r2
 800f9fa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fa00:	2300      	movs	r3, #0
 800fa02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800fa0a:	78bb      	ldrb	r3, [r7, #2]
 800fa0c:	883a      	ldrh	r2, [r7, #0]
 800fa0e:	78f9      	ldrb	r1, [r7, #3]
 800fa10:	f7f6 fb51 	bl	80060b6 <HAL_PCD_EP_Open>
 800fa14:	4603      	mov	r3, r0
 800fa16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fa18:	7bfb      	ldrb	r3, [r7, #15]
 800fa1a:	4618      	mov	r0, r3
 800fa1c:	f000 f91c 	bl	800fc58 <USBD_Get_USB_Status>
 800fa20:	4603      	mov	r3, r0
 800fa22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fa24:	7bbb      	ldrb	r3, [r7, #14]
}
 800fa26:	4618      	mov	r0, r3
 800fa28:	3710      	adds	r7, #16
 800fa2a:	46bd      	mov	sp, r7
 800fa2c:	bd80      	pop	{r7, pc}

0800fa2e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fa2e:	b580      	push	{r7, lr}
 800fa30:	b084      	sub	sp, #16
 800fa32:	af00      	add	r7, sp, #0
 800fa34:	6078      	str	r0, [r7, #4]
 800fa36:	460b      	mov	r3, r1
 800fa38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fa3e:	2300      	movs	r3, #0
 800fa40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fa48:	78fa      	ldrb	r2, [r7, #3]
 800fa4a:	4611      	mov	r1, r2
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	f7f6 fb9a 	bl	8006186 <HAL_PCD_EP_Close>
 800fa52:	4603      	mov	r3, r0
 800fa54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fa56:	7bfb      	ldrb	r3, [r7, #15]
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f000 f8fd 	bl	800fc58 <USBD_Get_USB_Status>
 800fa5e:	4603      	mov	r3, r0
 800fa60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fa62:	7bbb      	ldrb	r3, [r7, #14]
}
 800fa64:	4618      	mov	r0, r3
 800fa66:	3710      	adds	r7, #16
 800fa68:	46bd      	mov	sp, r7
 800fa6a:	bd80      	pop	{r7, pc}

0800fa6c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fa6c:	b580      	push	{r7, lr}
 800fa6e:	b084      	sub	sp, #16
 800fa70:	af00      	add	r7, sp, #0
 800fa72:	6078      	str	r0, [r7, #4]
 800fa74:	460b      	mov	r3, r1
 800fa76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fa78:	2300      	movs	r3, #0
 800fa7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fa86:	78fa      	ldrb	r2, [r7, #3]
 800fa88:	4611      	mov	r1, r2
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	f7f6 fc72 	bl	8006374 <HAL_PCD_EP_SetStall>
 800fa90:	4603      	mov	r3, r0
 800fa92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fa94:	7bfb      	ldrb	r3, [r7, #15]
 800fa96:	4618      	mov	r0, r3
 800fa98:	f000 f8de 	bl	800fc58 <USBD_Get_USB_Status>
 800fa9c:	4603      	mov	r3, r0
 800fa9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800faa0:	7bbb      	ldrb	r3, [r7, #14]
}
 800faa2:	4618      	mov	r0, r3
 800faa4:	3710      	adds	r7, #16
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bd80      	pop	{r7, pc}

0800faaa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800faaa:	b580      	push	{r7, lr}
 800faac:	b084      	sub	sp, #16
 800faae:	af00      	add	r7, sp, #0
 800fab0:	6078      	str	r0, [r7, #4]
 800fab2:	460b      	mov	r3, r1
 800fab4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fab6:	2300      	movs	r3, #0
 800fab8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800faba:	2300      	movs	r3, #0
 800fabc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fac4:	78fa      	ldrb	r2, [r7, #3]
 800fac6:	4611      	mov	r1, r2
 800fac8:	4618      	mov	r0, r3
 800faca:	f7f6 fcb7 	bl	800643c <HAL_PCD_EP_ClrStall>
 800face:	4603      	mov	r3, r0
 800fad0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fad2:	7bfb      	ldrb	r3, [r7, #15]
 800fad4:	4618      	mov	r0, r3
 800fad6:	f000 f8bf 	bl	800fc58 <USBD_Get_USB_Status>
 800fada:	4603      	mov	r3, r0
 800fadc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fade:	7bbb      	ldrb	r3, [r7, #14]
}
 800fae0:	4618      	mov	r0, r3
 800fae2:	3710      	adds	r7, #16
 800fae4:	46bd      	mov	sp, r7
 800fae6:	bd80      	pop	{r7, pc}

0800fae8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fae8:	b480      	push	{r7}
 800faea:	b085      	sub	sp, #20
 800faec:	af00      	add	r7, sp, #0
 800faee:	6078      	str	r0, [r7, #4]
 800faf0:	460b      	mov	r3, r1
 800faf2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fafa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800fafc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	da0b      	bge.n	800fb1c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800fb04:	78fb      	ldrb	r3, [r7, #3]
 800fb06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fb0a:	68f9      	ldr	r1, [r7, #12]
 800fb0c:	4613      	mov	r3, r2
 800fb0e:	00db      	lsls	r3, r3, #3
 800fb10:	4413      	add	r3, r2
 800fb12:	009b      	lsls	r3, r3, #2
 800fb14:	440b      	add	r3, r1
 800fb16:	333e      	adds	r3, #62	; 0x3e
 800fb18:	781b      	ldrb	r3, [r3, #0]
 800fb1a:	e00b      	b.n	800fb34 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800fb1c:	78fb      	ldrb	r3, [r7, #3]
 800fb1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fb22:	68f9      	ldr	r1, [r7, #12]
 800fb24:	4613      	mov	r3, r2
 800fb26:	00db      	lsls	r3, r3, #3
 800fb28:	4413      	add	r3, r2
 800fb2a:	009b      	lsls	r3, r3, #2
 800fb2c:	440b      	add	r3, r1
 800fb2e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800fb32:	781b      	ldrb	r3, [r3, #0]
  }
}
 800fb34:	4618      	mov	r0, r3
 800fb36:	3714      	adds	r7, #20
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3e:	4770      	bx	lr

0800fb40 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b084      	sub	sp, #16
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
 800fb48:	460b      	mov	r3, r1
 800fb4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb4c:	2300      	movs	r3, #0
 800fb4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb50:	2300      	movs	r3, #0
 800fb52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fb5a:	78fa      	ldrb	r2, [r7, #3]
 800fb5c:	4611      	mov	r1, r2
 800fb5e:	4618      	mov	r0, r3
 800fb60:	f7f6 fa84 	bl	800606c <HAL_PCD_SetAddress>
 800fb64:	4603      	mov	r3, r0
 800fb66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fb68:	7bfb      	ldrb	r3, [r7, #15]
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f000 f874 	bl	800fc58 <USBD_Get_USB_Status>
 800fb70:	4603      	mov	r3, r0
 800fb72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fb74:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb76:	4618      	mov	r0, r3
 800fb78:	3710      	adds	r7, #16
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	bd80      	pop	{r7, pc}

0800fb7e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fb7e:	b580      	push	{r7, lr}
 800fb80:	b086      	sub	sp, #24
 800fb82:	af00      	add	r7, sp, #0
 800fb84:	60f8      	str	r0, [r7, #12]
 800fb86:	607a      	str	r2, [r7, #4]
 800fb88:	603b      	str	r3, [r7, #0]
 800fb8a:	460b      	mov	r3, r1
 800fb8c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb8e:	2300      	movs	r3, #0
 800fb90:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb92:	2300      	movs	r3, #0
 800fb94:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800fb9c:	7af9      	ldrb	r1, [r7, #11]
 800fb9e:	683b      	ldr	r3, [r7, #0]
 800fba0:	687a      	ldr	r2, [r7, #4]
 800fba2:	f7f6 fb9d 	bl	80062e0 <HAL_PCD_EP_Transmit>
 800fba6:	4603      	mov	r3, r0
 800fba8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fbaa:	7dfb      	ldrb	r3, [r7, #23]
 800fbac:	4618      	mov	r0, r3
 800fbae:	f000 f853 	bl	800fc58 <USBD_Get_USB_Status>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fbb6:	7dbb      	ldrb	r3, [r7, #22]
}
 800fbb8:	4618      	mov	r0, r3
 800fbba:	3718      	adds	r7, #24
 800fbbc:	46bd      	mov	sp, r7
 800fbbe:	bd80      	pop	{r7, pc}

0800fbc0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b086      	sub	sp, #24
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	60f8      	str	r0, [r7, #12]
 800fbc8:	607a      	str	r2, [r7, #4]
 800fbca:	603b      	str	r3, [r7, #0]
 800fbcc:	460b      	mov	r3, r1
 800fbce:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fbd4:	2300      	movs	r3, #0
 800fbd6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800fbde:	7af9      	ldrb	r1, [r7, #11]
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	687a      	ldr	r2, [r7, #4]
 800fbe4:	f7f6 fb19 	bl	800621a <HAL_PCD_EP_Receive>
 800fbe8:	4603      	mov	r3, r0
 800fbea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fbec:	7dfb      	ldrb	r3, [r7, #23]
 800fbee:	4618      	mov	r0, r3
 800fbf0:	f000 f832 	bl	800fc58 <USBD_Get_USB_Status>
 800fbf4:	4603      	mov	r3, r0
 800fbf6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fbf8:	7dbb      	ldrb	r3, [r7, #22]
}
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	3718      	adds	r7, #24
 800fbfe:	46bd      	mov	sp, r7
 800fc00:	bd80      	pop	{r7, pc}

0800fc02 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fc02:	b580      	push	{r7, lr}
 800fc04:	b082      	sub	sp, #8
 800fc06:	af00      	add	r7, sp, #0
 800fc08:	6078      	str	r0, [r7, #4]
 800fc0a:	460b      	mov	r3, r1
 800fc0c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fc14:	78fa      	ldrb	r2, [r7, #3]
 800fc16:	4611      	mov	r1, r2
 800fc18:	4618      	mov	r0, r3
 800fc1a:	f7f6 fb49 	bl	80062b0 <HAL_PCD_EP_GetRxCount>
 800fc1e:	4603      	mov	r3, r0
}
 800fc20:	4618      	mov	r0, r3
 800fc22:	3708      	adds	r7, #8
 800fc24:	46bd      	mov	sp, r7
 800fc26:	bd80      	pop	{r7, pc}

0800fc28 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800fc28:	b480      	push	{r7}
 800fc2a:	b083      	sub	sp, #12
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800fc30:	4b03      	ldr	r3, [pc, #12]	; (800fc40 <USBD_static_malloc+0x18>)
}
 800fc32:	4618      	mov	r0, r3
 800fc34:	370c      	adds	r7, #12
 800fc36:	46bd      	mov	sp, r7
 800fc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3c:	4770      	bx	lr
 800fc3e:	bf00      	nop
 800fc40:	20009038 	.word	0x20009038

0800fc44 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800fc44:	b480      	push	{r7}
 800fc46:	b083      	sub	sp, #12
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]

}
 800fc4c:	bf00      	nop
 800fc4e:	370c      	adds	r7, #12
 800fc50:	46bd      	mov	sp, r7
 800fc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc56:	4770      	bx	lr

0800fc58 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fc58:	b480      	push	{r7}
 800fc5a:	b085      	sub	sp, #20
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	4603      	mov	r3, r0
 800fc60:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fc62:	2300      	movs	r3, #0
 800fc64:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fc66:	79fb      	ldrb	r3, [r7, #7]
 800fc68:	2b03      	cmp	r3, #3
 800fc6a:	d817      	bhi.n	800fc9c <USBD_Get_USB_Status+0x44>
 800fc6c:	a201      	add	r2, pc, #4	; (adr r2, 800fc74 <USBD_Get_USB_Status+0x1c>)
 800fc6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc72:	bf00      	nop
 800fc74:	0800fc85 	.word	0x0800fc85
 800fc78:	0800fc8b 	.word	0x0800fc8b
 800fc7c:	0800fc91 	.word	0x0800fc91
 800fc80:	0800fc97 	.word	0x0800fc97
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800fc84:	2300      	movs	r3, #0
 800fc86:	73fb      	strb	r3, [r7, #15]
    break;
 800fc88:	e00b      	b.n	800fca2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800fc8a:	2303      	movs	r3, #3
 800fc8c:	73fb      	strb	r3, [r7, #15]
    break;
 800fc8e:	e008      	b.n	800fca2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800fc90:	2301      	movs	r3, #1
 800fc92:	73fb      	strb	r3, [r7, #15]
    break;
 800fc94:	e005      	b.n	800fca2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800fc96:	2303      	movs	r3, #3
 800fc98:	73fb      	strb	r3, [r7, #15]
    break;
 800fc9a:	e002      	b.n	800fca2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800fc9c:	2303      	movs	r3, #3
 800fc9e:	73fb      	strb	r3, [r7, #15]
    break;
 800fca0:	bf00      	nop
  }
  return usb_status;
 800fca2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fca4:	4618      	mov	r0, r3
 800fca6:	3714      	adds	r7, #20
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcae:	4770      	bx	lr

0800fcb0 <__errno>:
 800fcb0:	4b01      	ldr	r3, [pc, #4]	; (800fcb8 <__errno+0x8>)
 800fcb2:	6818      	ldr	r0, [r3, #0]
 800fcb4:	4770      	bx	lr
 800fcb6:	bf00      	nop
 800fcb8:	2000069c 	.word	0x2000069c

0800fcbc <__libc_init_array>:
 800fcbc:	b570      	push	{r4, r5, r6, lr}
 800fcbe:	4d0d      	ldr	r5, [pc, #52]	; (800fcf4 <__libc_init_array+0x38>)
 800fcc0:	4c0d      	ldr	r4, [pc, #52]	; (800fcf8 <__libc_init_array+0x3c>)
 800fcc2:	1b64      	subs	r4, r4, r5
 800fcc4:	10a4      	asrs	r4, r4, #2
 800fcc6:	2600      	movs	r6, #0
 800fcc8:	42a6      	cmp	r6, r4
 800fcca:	d109      	bne.n	800fce0 <__libc_init_array+0x24>
 800fccc:	4d0b      	ldr	r5, [pc, #44]	; (800fcfc <__libc_init_array+0x40>)
 800fcce:	4c0c      	ldr	r4, [pc, #48]	; (800fd00 <__libc_init_array+0x44>)
 800fcd0:	f000 fcc0 	bl	8010654 <_init>
 800fcd4:	1b64      	subs	r4, r4, r5
 800fcd6:	10a4      	asrs	r4, r4, #2
 800fcd8:	2600      	movs	r6, #0
 800fcda:	42a6      	cmp	r6, r4
 800fcdc:	d105      	bne.n	800fcea <__libc_init_array+0x2e>
 800fcde:	bd70      	pop	{r4, r5, r6, pc}
 800fce0:	f855 3b04 	ldr.w	r3, [r5], #4
 800fce4:	4798      	blx	r3
 800fce6:	3601      	adds	r6, #1
 800fce8:	e7ee      	b.n	800fcc8 <__libc_init_array+0xc>
 800fcea:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcee:	4798      	blx	r3
 800fcf0:	3601      	adds	r6, #1
 800fcf2:	e7f2      	b.n	800fcda <__libc_init_array+0x1e>
 800fcf4:	0801104c 	.word	0x0801104c
 800fcf8:	0801104c 	.word	0x0801104c
 800fcfc:	0801104c 	.word	0x0801104c
 800fd00:	08011050 	.word	0x08011050

0800fd04 <malloc>:
 800fd04:	4b02      	ldr	r3, [pc, #8]	; (800fd10 <malloc+0xc>)
 800fd06:	4601      	mov	r1, r0
 800fd08:	6818      	ldr	r0, [r3, #0]
 800fd0a:	f000 b88d 	b.w	800fe28 <_malloc_r>
 800fd0e:	bf00      	nop
 800fd10:	2000069c 	.word	0x2000069c

0800fd14 <free>:
 800fd14:	4b02      	ldr	r3, [pc, #8]	; (800fd20 <free+0xc>)
 800fd16:	4601      	mov	r1, r0
 800fd18:	6818      	ldr	r0, [r3, #0]
 800fd1a:	f000 b819 	b.w	800fd50 <_free_r>
 800fd1e:	bf00      	nop
 800fd20:	2000069c 	.word	0x2000069c

0800fd24 <memcpy>:
 800fd24:	440a      	add	r2, r1
 800fd26:	4291      	cmp	r1, r2
 800fd28:	f100 33ff 	add.w	r3, r0, #4294967295
 800fd2c:	d100      	bne.n	800fd30 <memcpy+0xc>
 800fd2e:	4770      	bx	lr
 800fd30:	b510      	push	{r4, lr}
 800fd32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fd3a:	4291      	cmp	r1, r2
 800fd3c:	d1f9      	bne.n	800fd32 <memcpy+0xe>
 800fd3e:	bd10      	pop	{r4, pc}

0800fd40 <memset>:
 800fd40:	4402      	add	r2, r0
 800fd42:	4603      	mov	r3, r0
 800fd44:	4293      	cmp	r3, r2
 800fd46:	d100      	bne.n	800fd4a <memset+0xa>
 800fd48:	4770      	bx	lr
 800fd4a:	f803 1b01 	strb.w	r1, [r3], #1
 800fd4e:	e7f9      	b.n	800fd44 <memset+0x4>

0800fd50 <_free_r>:
 800fd50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fd52:	2900      	cmp	r1, #0
 800fd54:	d044      	beq.n	800fde0 <_free_r+0x90>
 800fd56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fd5a:	9001      	str	r0, [sp, #4]
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	f1a1 0404 	sub.w	r4, r1, #4
 800fd62:	bfb8      	it	lt
 800fd64:	18e4      	addlt	r4, r4, r3
 800fd66:	f000 f927 	bl	800ffb8 <__malloc_lock>
 800fd6a:	4a1e      	ldr	r2, [pc, #120]	; (800fde4 <_free_r+0x94>)
 800fd6c:	9801      	ldr	r0, [sp, #4]
 800fd6e:	6813      	ldr	r3, [r2, #0]
 800fd70:	b933      	cbnz	r3, 800fd80 <_free_r+0x30>
 800fd72:	6063      	str	r3, [r4, #4]
 800fd74:	6014      	str	r4, [r2, #0]
 800fd76:	b003      	add	sp, #12
 800fd78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd7c:	f000 b922 	b.w	800ffc4 <__malloc_unlock>
 800fd80:	42a3      	cmp	r3, r4
 800fd82:	d908      	bls.n	800fd96 <_free_r+0x46>
 800fd84:	6825      	ldr	r5, [r4, #0]
 800fd86:	1961      	adds	r1, r4, r5
 800fd88:	428b      	cmp	r3, r1
 800fd8a:	bf01      	itttt	eq
 800fd8c:	6819      	ldreq	r1, [r3, #0]
 800fd8e:	685b      	ldreq	r3, [r3, #4]
 800fd90:	1949      	addeq	r1, r1, r5
 800fd92:	6021      	streq	r1, [r4, #0]
 800fd94:	e7ed      	b.n	800fd72 <_free_r+0x22>
 800fd96:	461a      	mov	r2, r3
 800fd98:	685b      	ldr	r3, [r3, #4]
 800fd9a:	b10b      	cbz	r3, 800fda0 <_free_r+0x50>
 800fd9c:	42a3      	cmp	r3, r4
 800fd9e:	d9fa      	bls.n	800fd96 <_free_r+0x46>
 800fda0:	6811      	ldr	r1, [r2, #0]
 800fda2:	1855      	adds	r5, r2, r1
 800fda4:	42a5      	cmp	r5, r4
 800fda6:	d10b      	bne.n	800fdc0 <_free_r+0x70>
 800fda8:	6824      	ldr	r4, [r4, #0]
 800fdaa:	4421      	add	r1, r4
 800fdac:	1854      	adds	r4, r2, r1
 800fdae:	42a3      	cmp	r3, r4
 800fdb0:	6011      	str	r1, [r2, #0]
 800fdb2:	d1e0      	bne.n	800fd76 <_free_r+0x26>
 800fdb4:	681c      	ldr	r4, [r3, #0]
 800fdb6:	685b      	ldr	r3, [r3, #4]
 800fdb8:	6053      	str	r3, [r2, #4]
 800fdba:	4421      	add	r1, r4
 800fdbc:	6011      	str	r1, [r2, #0]
 800fdbe:	e7da      	b.n	800fd76 <_free_r+0x26>
 800fdc0:	d902      	bls.n	800fdc8 <_free_r+0x78>
 800fdc2:	230c      	movs	r3, #12
 800fdc4:	6003      	str	r3, [r0, #0]
 800fdc6:	e7d6      	b.n	800fd76 <_free_r+0x26>
 800fdc8:	6825      	ldr	r5, [r4, #0]
 800fdca:	1961      	adds	r1, r4, r5
 800fdcc:	428b      	cmp	r3, r1
 800fdce:	bf04      	itt	eq
 800fdd0:	6819      	ldreq	r1, [r3, #0]
 800fdd2:	685b      	ldreq	r3, [r3, #4]
 800fdd4:	6063      	str	r3, [r4, #4]
 800fdd6:	bf04      	itt	eq
 800fdd8:	1949      	addeq	r1, r1, r5
 800fdda:	6021      	streq	r1, [r4, #0]
 800fddc:	6054      	str	r4, [r2, #4]
 800fdde:	e7ca      	b.n	800fd76 <_free_r+0x26>
 800fde0:	b003      	add	sp, #12
 800fde2:	bd30      	pop	{r4, r5, pc}
 800fde4:	20009258 	.word	0x20009258

0800fde8 <sbrk_aligned>:
 800fde8:	b570      	push	{r4, r5, r6, lr}
 800fdea:	4e0e      	ldr	r6, [pc, #56]	; (800fe24 <sbrk_aligned+0x3c>)
 800fdec:	460c      	mov	r4, r1
 800fdee:	6831      	ldr	r1, [r6, #0]
 800fdf0:	4605      	mov	r5, r0
 800fdf2:	b911      	cbnz	r1, 800fdfa <sbrk_aligned+0x12>
 800fdf4:	f000 f894 	bl	800ff20 <_sbrk_r>
 800fdf8:	6030      	str	r0, [r6, #0]
 800fdfa:	4621      	mov	r1, r4
 800fdfc:	4628      	mov	r0, r5
 800fdfe:	f000 f88f 	bl	800ff20 <_sbrk_r>
 800fe02:	1c43      	adds	r3, r0, #1
 800fe04:	d00a      	beq.n	800fe1c <sbrk_aligned+0x34>
 800fe06:	1cc4      	adds	r4, r0, #3
 800fe08:	f024 0403 	bic.w	r4, r4, #3
 800fe0c:	42a0      	cmp	r0, r4
 800fe0e:	d007      	beq.n	800fe20 <sbrk_aligned+0x38>
 800fe10:	1a21      	subs	r1, r4, r0
 800fe12:	4628      	mov	r0, r5
 800fe14:	f000 f884 	bl	800ff20 <_sbrk_r>
 800fe18:	3001      	adds	r0, #1
 800fe1a:	d101      	bne.n	800fe20 <sbrk_aligned+0x38>
 800fe1c:	f04f 34ff 	mov.w	r4, #4294967295
 800fe20:	4620      	mov	r0, r4
 800fe22:	bd70      	pop	{r4, r5, r6, pc}
 800fe24:	2000925c 	.word	0x2000925c

0800fe28 <_malloc_r>:
 800fe28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe2c:	1ccd      	adds	r5, r1, #3
 800fe2e:	f025 0503 	bic.w	r5, r5, #3
 800fe32:	3508      	adds	r5, #8
 800fe34:	2d0c      	cmp	r5, #12
 800fe36:	bf38      	it	cc
 800fe38:	250c      	movcc	r5, #12
 800fe3a:	2d00      	cmp	r5, #0
 800fe3c:	4607      	mov	r7, r0
 800fe3e:	db01      	blt.n	800fe44 <_malloc_r+0x1c>
 800fe40:	42a9      	cmp	r1, r5
 800fe42:	d905      	bls.n	800fe50 <_malloc_r+0x28>
 800fe44:	230c      	movs	r3, #12
 800fe46:	603b      	str	r3, [r7, #0]
 800fe48:	2600      	movs	r6, #0
 800fe4a:	4630      	mov	r0, r6
 800fe4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe50:	4e2e      	ldr	r6, [pc, #184]	; (800ff0c <_malloc_r+0xe4>)
 800fe52:	f000 f8b1 	bl	800ffb8 <__malloc_lock>
 800fe56:	6833      	ldr	r3, [r6, #0]
 800fe58:	461c      	mov	r4, r3
 800fe5a:	bb34      	cbnz	r4, 800feaa <_malloc_r+0x82>
 800fe5c:	4629      	mov	r1, r5
 800fe5e:	4638      	mov	r0, r7
 800fe60:	f7ff ffc2 	bl	800fde8 <sbrk_aligned>
 800fe64:	1c43      	adds	r3, r0, #1
 800fe66:	4604      	mov	r4, r0
 800fe68:	d14d      	bne.n	800ff06 <_malloc_r+0xde>
 800fe6a:	6834      	ldr	r4, [r6, #0]
 800fe6c:	4626      	mov	r6, r4
 800fe6e:	2e00      	cmp	r6, #0
 800fe70:	d140      	bne.n	800fef4 <_malloc_r+0xcc>
 800fe72:	6823      	ldr	r3, [r4, #0]
 800fe74:	4631      	mov	r1, r6
 800fe76:	4638      	mov	r0, r7
 800fe78:	eb04 0803 	add.w	r8, r4, r3
 800fe7c:	f000 f850 	bl	800ff20 <_sbrk_r>
 800fe80:	4580      	cmp	r8, r0
 800fe82:	d13a      	bne.n	800fefa <_malloc_r+0xd2>
 800fe84:	6821      	ldr	r1, [r4, #0]
 800fe86:	3503      	adds	r5, #3
 800fe88:	1a6d      	subs	r5, r5, r1
 800fe8a:	f025 0503 	bic.w	r5, r5, #3
 800fe8e:	3508      	adds	r5, #8
 800fe90:	2d0c      	cmp	r5, #12
 800fe92:	bf38      	it	cc
 800fe94:	250c      	movcc	r5, #12
 800fe96:	4629      	mov	r1, r5
 800fe98:	4638      	mov	r0, r7
 800fe9a:	f7ff ffa5 	bl	800fde8 <sbrk_aligned>
 800fe9e:	3001      	adds	r0, #1
 800fea0:	d02b      	beq.n	800fefa <_malloc_r+0xd2>
 800fea2:	6823      	ldr	r3, [r4, #0]
 800fea4:	442b      	add	r3, r5
 800fea6:	6023      	str	r3, [r4, #0]
 800fea8:	e00e      	b.n	800fec8 <_malloc_r+0xa0>
 800feaa:	6822      	ldr	r2, [r4, #0]
 800feac:	1b52      	subs	r2, r2, r5
 800feae:	d41e      	bmi.n	800feee <_malloc_r+0xc6>
 800feb0:	2a0b      	cmp	r2, #11
 800feb2:	d916      	bls.n	800fee2 <_malloc_r+0xba>
 800feb4:	1961      	adds	r1, r4, r5
 800feb6:	42a3      	cmp	r3, r4
 800feb8:	6025      	str	r5, [r4, #0]
 800feba:	bf18      	it	ne
 800febc:	6059      	strne	r1, [r3, #4]
 800febe:	6863      	ldr	r3, [r4, #4]
 800fec0:	bf08      	it	eq
 800fec2:	6031      	streq	r1, [r6, #0]
 800fec4:	5162      	str	r2, [r4, r5]
 800fec6:	604b      	str	r3, [r1, #4]
 800fec8:	4638      	mov	r0, r7
 800feca:	f104 060b 	add.w	r6, r4, #11
 800fece:	f000 f879 	bl	800ffc4 <__malloc_unlock>
 800fed2:	f026 0607 	bic.w	r6, r6, #7
 800fed6:	1d23      	adds	r3, r4, #4
 800fed8:	1af2      	subs	r2, r6, r3
 800feda:	d0b6      	beq.n	800fe4a <_malloc_r+0x22>
 800fedc:	1b9b      	subs	r3, r3, r6
 800fede:	50a3      	str	r3, [r4, r2]
 800fee0:	e7b3      	b.n	800fe4a <_malloc_r+0x22>
 800fee2:	6862      	ldr	r2, [r4, #4]
 800fee4:	42a3      	cmp	r3, r4
 800fee6:	bf0c      	ite	eq
 800fee8:	6032      	streq	r2, [r6, #0]
 800feea:	605a      	strne	r2, [r3, #4]
 800feec:	e7ec      	b.n	800fec8 <_malloc_r+0xa0>
 800feee:	4623      	mov	r3, r4
 800fef0:	6864      	ldr	r4, [r4, #4]
 800fef2:	e7b2      	b.n	800fe5a <_malloc_r+0x32>
 800fef4:	4634      	mov	r4, r6
 800fef6:	6876      	ldr	r6, [r6, #4]
 800fef8:	e7b9      	b.n	800fe6e <_malloc_r+0x46>
 800fefa:	230c      	movs	r3, #12
 800fefc:	603b      	str	r3, [r7, #0]
 800fefe:	4638      	mov	r0, r7
 800ff00:	f000 f860 	bl	800ffc4 <__malloc_unlock>
 800ff04:	e7a1      	b.n	800fe4a <_malloc_r+0x22>
 800ff06:	6025      	str	r5, [r4, #0]
 800ff08:	e7de      	b.n	800fec8 <_malloc_r+0xa0>
 800ff0a:	bf00      	nop
 800ff0c:	20009258 	.word	0x20009258

0800ff10 <realloc>:
 800ff10:	4b02      	ldr	r3, [pc, #8]	; (800ff1c <realloc+0xc>)
 800ff12:	460a      	mov	r2, r1
 800ff14:	4601      	mov	r1, r0
 800ff16:	6818      	ldr	r0, [r3, #0]
 800ff18:	f000 b85a 	b.w	800ffd0 <_realloc_r>
 800ff1c:	2000069c 	.word	0x2000069c

0800ff20 <_sbrk_r>:
 800ff20:	b538      	push	{r3, r4, r5, lr}
 800ff22:	4d06      	ldr	r5, [pc, #24]	; (800ff3c <_sbrk_r+0x1c>)
 800ff24:	2300      	movs	r3, #0
 800ff26:	4604      	mov	r4, r0
 800ff28:	4608      	mov	r0, r1
 800ff2a:	602b      	str	r3, [r5, #0]
 800ff2c:	f7f3 ff68 	bl	8003e00 <_sbrk>
 800ff30:	1c43      	adds	r3, r0, #1
 800ff32:	d102      	bne.n	800ff3a <_sbrk_r+0x1a>
 800ff34:	682b      	ldr	r3, [r5, #0]
 800ff36:	b103      	cbz	r3, 800ff3a <_sbrk_r+0x1a>
 800ff38:	6023      	str	r3, [r4, #0]
 800ff3a:	bd38      	pop	{r3, r4, r5, pc}
 800ff3c:	20009260 	.word	0x20009260

0800ff40 <siprintf>:
 800ff40:	b40e      	push	{r1, r2, r3}
 800ff42:	b500      	push	{lr}
 800ff44:	b09c      	sub	sp, #112	; 0x70
 800ff46:	ab1d      	add	r3, sp, #116	; 0x74
 800ff48:	9002      	str	r0, [sp, #8]
 800ff4a:	9006      	str	r0, [sp, #24]
 800ff4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ff50:	4809      	ldr	r0, [pc, #36]	; (800ff78 <siprintf+0x38>)
 800ff52:	9107      	str	r1, [sp, #28]
 800ff54:	9104      	str	r1, [sp, #16]
 800ff56:	4909      	ldr	r1, [pc, #36]	; (800ff7c <siprintf+0x3c>)
 800ff58:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff5c:	9105      	str	r1, [sp, #20]
 800ff5e:	6800      	ldr	r0, [r0, #0]
 800ff60:	9301      	str	r3, [sp, #4]
 800ff62:	a902      	add	r1, sp, #8
 800ff64:	f000 f8be 	bl	80100e4 <_svfiprintf_r>
 800ff68:	9b02      	ldr	r3, [sp, #8]
 800ff6a:	2200      	movs	r2, #0
 800ff6c:	701a      	strb	r2, [r3, #0]
 800ff6e:	b01c      	add	sp, #112	; 0x70
 800ff70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ff74:	b003      	add	sp, #12
 800ff76:	4770      	bx	lr
 800ff78:	2000069c 	.word	0x2000069c
 800ff7c:	ffff0208 	.word	0xffff0208

0800ff80 <strcpy>:
 800ff80:	4603      	mov	r3, r0
 800ff82:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ff86:	f803 2b01 	strb.w	r2, [r3], #1
 800ff8a:	2a00      	cmp	r2, #0
 800ff8c:	d1f9      	bne.n	800ff82 <strcpy+0x2>
 800ff8e:	4770      	bx	lr

0800ff90 <strncpy>:
 800ff90:	b510      	push	{r4, lr}
 800ff92:	3901      	subs	r1, #1
 800ff94:	4603      	mov	r3, r0
 800ff96:	b132      	cbz	r2, 800ffa6 <strncpy+0x16>
 800ff98:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ff9c:	f803 4b01 	strb.w	r4, [r3], #1
 800ffa0:	3a01      	subs	r2, #1
 800ffa2:	2c00      	cmp	r4, #0
 800ffa4:	d1f7      	bne.n	800ff96 <strncpy+0x6>
 800ffa6:	441a      	add	r2, r3
 800ffa8:	2100      	movs	r1, #0
 800ffaa:	4293      	cmp	r3, r2
 800ffac:	d100      	bne.n	800ffb0 <strncpy+0x20>
 800ffae:	bd10      	pop	{r4, pc}
 800ffb0:	f803 1b01 	strb.w	r1, [r3], #1
 800ffb4:	e7f9      	b.n	800ffaa <strncpy+0x1a>
	...

0800ffb8 <__malloc_lock>:
 800ffb8:	4801      	ldr	r0, [pc, #4]	; (800ffc0 <__malloc_lock+0x8>)
 800ffba:	f000 bb27 	b.w	801060c <__retarget_lock_acquire_recursive>
 800ffbe:	bf00      	nop
 800ffc0:	20009264 	.word	0x20009264

0800ffc4 <__malloc_unlock>:
 800ffc4:	4801      	ldr	r0, [pc, #4]	; (800ffcc <__malloc_unlock+0x8>)
 800ffc6:	f000 bb22 	b.w	801060e <__retarget_lock_release_recursive>
 800ffca:	bf00      	nop
 800ffcc:	20009264 	.word	0x20009264

0800ffd0 <_realloc_r>:
 800ffd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ffd4:	4680      	mov	r8, r0
 800ffd6:	4614      	mov	r4, r2
 800ffd8:	460e      	mov	r6, r1
 800ffda:	b921      	cbnz	r1, 800ffe6 <_realloc_r+0x16>
 800ffdc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ffe0:	4611      	mov	r1, r2
 800ffe2:	f7ff bf21 	b.w	800fe28 <_malloc_r>
 800ffe6:	b92a      	cbnz	r2, 800fff4 <_realloc_r+0x24>
 800ffe8:	f7ff feb2 	bl	800fd50 <_free_r>
 800ffec:	4625      	mov	r5, r4
 800ffee:	4628      	mov	r0, r5
 800fff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fff4:	f000 fb26 	bl	8010644 <_malloc_usable_size_r>
 800fff8:	4284      	cmp	r4, r0
 800fffa:	4607      	mov	r7, r0
 800fffc:	d802      	bhi.n	8010004 <_realloc_r+0x34>
 800fffe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010002:	d812      	bhi.n	801002a <_realloc_r+0x5a>
 8010004:	4621      	mov	r1, r4
 8010006:	4640      	mov	r0, r8
 8010008:	f7ff ff0e 	bl	800fe28 <_malloc_r>
 801000c:	4605      	mov	r5, r0
 801000e:	2800      	cmp	r0, #0
 8010010:	d0ed      	beq.n	800ffee <_realloc_r+0x1e>
 8010012:	42bc      	cmp	r4, r7
 8010014:	4622      	mov	r2, r4
 8010016:	4631      	mov	r1, r6
 8010018:	bf28      	it	cs
 801001a:	463a      	movcs	r2, r7
 801001c:	f7ff fe82 	bl	800fd24 <memcpy>
 8010020:	4631      	mov	r1, r6
 8010022:	4640      	mov	r0, r8
 8010024:	f7ff fe94 	bl	800fd50 <_free_r>
 8010028:	e7e1      	b.n	800ffee <_realloc_r+0x1e>
 801002a:	4635      	mov	r5, r6
 801002c:	e7df      	b.n	800ffee <_realloc_r+0x1e>

0801002e <__ssputs_r>:
 801002e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010032:	688e      	ldr	r6, [r1, #8]
 8010034:	429e      	cmp	r6, r3
 8010036:	4682      	mov	sl, r0
 8010038:	460c      	mov	r4, r1
 801003a:	4690      	mov	r8, r2
 801003c:	461f      	mov	r7, r3
 801003e:	d838      	bhi.n	80100b2 <__ssputs_r+0x84>
 8010040:	898a      	ldrh	r2, [r1, #12]
 8010042:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010046:	d032      	beq.n	80100ae <__ssputs_r+0x80>
 8010048:	6825      	ldr	r5, [r4, #0]
 801004a:	6909      	ldr	r1, [r1, #16]
 801004c:	eba5 0901 	sub.w	r9, r5, r1
 8010050:	6965      	ldr	r5, [r4, #20]
 8010052:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010056:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801005a:	3301      	adds	r3, #1
 801005c:	444b      	add	r3, r9
 801005e:	106d      	asrs	r5, r5, #1
 8010060:	429d      	cmp	r5, r3
 8010062:	bf38      	it	cc
 8010064:	461d      	movcc	r5, r3
 8010066:	0553      	lsls	r3, r2, #21
 8010068:	d531      	bpl.n	80100ce <__ssputs_r+0xa0>
 801006a:	4629      	mov	r1, r5
 801006c:	f7ff fedc 	bl	800fe28 <_malloc_r>
 8010070:	4606      	mov	r6, r0
 8010072:	b950      	cbnz	r0, 801008a <__ssputs_r+0x5c>
 8010074:	230c      	movs	r3, #12
 8010076:	f8ca 3000 	str.w	r3, [sl]
 801007a:	89a3      	ldrh	r3, [r4, #12]
 801007c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010080:	81a3      	strh	r3, [r4, #12]
 8010082:	f04f 30ff 	mov.w	r0, #4294967295
 8010086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801008a:	6921      	ldr	r1, [r4, #16]
 801008c:	464a      	mov	r2, r9
 801008e:	f7ff fe49 	bl	800fd24 <memcpy>
 8010092:	89a3      	ldrh	r3, [r4, #12]
 8010094:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801009c:	81a3      	strh	r3, [r4, #12]
 801009e:	6126      	str	r6, [r4, #16]
 80100a0:	6165      	str	r5, [r4, #20]
 80100a2:	444e      	add	r6, r9
 80100a4:	eba5 0509 	sub.w	r5, r5, r9
 80100a8:	6026      	str	r6, [r4, #0]
 80100aa:	60a5      	str	r5, [r4, #8]
 80100ac:	463e      	mov	r6, r7
 80100ae:	42be      	cmp	r6, r7
 80100b0:	d900      	bls.n	80100b4 <__ssputs_r+0x86>
 80100b2:	463e      	mov	r6, r7
 80100b4:	6820      	ldr	r0, [r4, #0]
 80100b6:	4632      	mov	r2, r6
 80100b8:	4641      	mov	r1, r8
 80100ba:	f000 faa9 	bl	8010610 <memmove>
 80100be:	68a3      	ldr	r3, [r4, #8]
 80100c0:	1b9b      	subs	r3, r3, r6
 80100c2:	60a3      	str	r3, [r4, #8]
 80100c4:	6823      	ldr	r3, [r4, #0]
 80100c6:	4433      	add	r3, r6
 80100c8:	6023      	str	r3, [r4, #0]
 80100ca:	2000      	movs	r0, #0
 80100cc:	e7db      	b.n	8010086 <__ssputs_r+0x58>
 80100ce:	462a      	mov	r2, r5
 80100d0:	f7ff ff7e 	bl	800ffd0 <_realloc_r>
 80100d4:	4606      	mov	r6, r0
 80100d6:	2800      	cmp	r0, #0
 80100d8:	d1e1      	bne.n	801009e <__ssputs_r+0x70>
 80100da:	6921      	ldr	r1, [r4, #16]
 80100dc:	4650      	mov	r0, sl
 80100de:	f7ff fe37 	bl	800fd50 <_free_r>
 80100e2:	e7c7      	b.n	8010074 <__ssputs_r+0x46>

080100e4 <_svfiprintf_r>:
 80100e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100e8:	4698      	mov	r8, r3
 80100ea:	898b      	ldrh	r3, [r1, #12]
 80100ec:	061b      	lsls	r3, r3, #24
 80100ee:	b09d      	sub	sp, #116	; 0x74
 80100f0:	4607      	mov	r7, r0
 80100f2:	460d      	mov	r5, r1
 80100f4:	4614      	mov	r4, r2
 80100f6:	d50e      	bpl.n	8010116 <_svfiprintf_r+0x32>
 80100f8:	690b      	ldr	r3, [r1, #16]
 80100fa:	b963      	cbnz	r3, 8010116 <_svfiprintf_r+0x32>
 80100fc:	2140      	movs	r1, #64	; 0x40
 80100fe:	f7ff fe93 	bl	800fe28 <_malloc_r>
 8010102:	6028      	str	r0, [r5, #0]
 8010104:	6128      	str	r0, [r5, #16]
 8010106:	b920      	cbnz	r0, 8010112 <_svfiprintf_r+0x2e>
 8010108:	230c      	movs	r3, #12
 801010a:	603b      	str	r3, [r7, #0]
 801010c:	f04f 30ff 	mov.w	r0, #4294967295
 8010110:	e0d1      	b.n	80102b6 <_svfiprintf_r+0x1d2>
 8010112:	2340      	movs	r3, #64	; 0x40
 8010114:	616b      	str	r3, [r5, #20]
 8010116:	2300      	movs	r3, #0
 8010118:	9309      	str	r3, [sp, #36]	; 0x24
 801011a:	2320      	movs	r3, #32
 801011c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010120:	f8cd 800c 	str.w	r8, [sp, #12]
 8010124:	2330      	movs	r3, #48	; 0x30
 8010126:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80102d0 <_svfiprintf_r+0x1ec>
 801012a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801012e:	f04f 0901 	mov.w	r9, #1
 8010132:	4623      	mov	r3, r4
 8010134:	469a      	mov	sl, r3
 8010136:	f813 2b01 	ldrb.w	r2, [r3], #1
 801013a:	b10a      	cbz	r2, 8010140 <_svfiprintf_r+0x5c>
 801013c:	2a25      	cmp	r2, #37	; 0x25
 801013e:	d1f9      	bne.n	8010134 <_svfiprintf_r+0x50>
 8010140:	ebba 0b04 	subs.w	fp, sl, r4
 8010144:	d00b      	beq.n	801015e <_svfiprintf_r+0x7a>
 8010146:	465b      	mov	r3, fp
 8010148:	4622      	mov	r2, r4
 801014a:	4629      	mov	r1, r5
 801014c:	4638      	mov	r0, r7
 801014e:	f7ff ff6e 	bl	801002e <__ssputs_r>
 8010152:	3001      	adds	r0, #1
 8010154:	f000 80aa 	beq.w	80102ac <_svfiprintf_r+0x1c8>
 8010158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801015a:	445a      	add	r2, fp
 801015c:	9209      	str	r2, [sp, #36]	; 0x24
 801015e:	f89a 3000 	ldrb.w	r3, [sl]
 8010162:	2b00      	cmp	r3, #0
 8010164:	f000 80a2 	beq.w	80102ac <_svfiprintf_r+0x1c8>
 8010168:	2300      	movs	r3, #0
 801016a:	f04f 32ff 	mov.w	r2, #4294967295
 801016e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010172:	f10a 0a01 	add.w	sl, sl, #1
 8010176:	9304      	str	r3, [sp, #16]
 8010178:	9307      	str	r3, [sp, #28]
 801017a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801017e:	931a      	str	r3, [sp, #104]	; 0x68
 8010180:	4654      	mov	r4, sl
 8010182:	2205      	movs	r2, #5
 8010184:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010188:	4851      	ldr	r0, [pc, #324]	; (80102d0 <_svfiprintf_r+0x1ec>)
 801018a:	f7f0 f831 	bl	80001f0 <memchr>
 801018e:	9a04      	ldr	r2, [sp, #16]
 8010190:	b9d8      	cbnz	r0, 80101ca <_svfiprintf_r+0xe6>
 8010192:	06d0      	lsls	r0, r2, #27
 8010194:	bf44      	itt	mi
 8010196:	2320      	movmi	r3, #32
 8010198:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801019c:	0711      	lsls	r1, r2, #28
 801019e:	bf44      	itt	mi
 80101a0:	232b      	movmi	r3, #43	; 0x2b
 80101a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80101a6:	f89a 3000 	ldrb.w	r3, [sl]
 80101aa:	2b2a      	cmp	r3, #42	; 0x2a
 80101ac:	d015      	beq.n	80101da <_svfiprintf_r+0xf6>
 80101ae:	9a07      	ldr	r2, [sp, #28]
 80101b0:	4654      	mov	r4, sl
 80101b2:	2000      	movs	r0, #0
 80101b4:	f04f 0c0a 	mov.w	ip, #10
 80101b8:	4621      	mov	r1, r4
 80101ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101be:	3b30      	subs	r3, #48	; 0x30
 80101c0:	2b09      	cmp	r3, #9
 80101c2:	d94e      	bls.n	8010262 <_svfiprintf_r+0x17e>
 80101c4:	b1b0      	cbz	r0, 80101f4 <_svfiprintf_r+0x110>
 80101c6:	9207      	str	r2, [sp, #28]
 80101c8:	e014      	b.n	80101f4 <_svfiprintf_r+0x110>
 80101ca:	eba0 0308 	sub.w	r3, r0, r8
 80101ce:	fa09 f303 	lsl.w	r3, r9, r3
 80101d2:	4313      	orrs	r3, r2
 80101d4:	9304      	str	r3, [sp, #16]
 80101d6:	46a2      	mov	sl, r4
 80101d8:	e7d2      	b.n	8010180 <_svfiprintf_r+0x9c>
 80101da:	9b03      	ldr	r3, [sp, #12]
 80101dc:	1d19      	adds	r1, r3, #4
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	9103      	str	r1, [sp, #12]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	bfbb      	ittet	lt
 80101e6:	425b      	neglt	r3, r3
 80101e8:	f042 0202 	orrlt.w	r2, r2, #2
 80101ec:	9307      	strge	r3, [sp, #28]
 80101ee:	9307      	strlt	r3, [sp, #28]
 80101f0:	bfb8      	it	lt
 80101f2:	9204      	strlt	r2, [sp, #16]
 80101f4:	7823      	ldrb	r3, [r4, #0]
 80101f6:	2b2e      	cmp	r3, #46	; 0x2e
 80101f8:	d10c      	bne.n	8010214 <_svfiprintf_r+0x130>
 80101fa:	7863      	ldrb	r3, [r4, #1]
 80101fc:	2b2a      	cmp	r3, #42	; 0x2a
 80101fe:	d135      	bne.n	801026c <_svfiprintf_r+0x188>
 8010200:	9b03      	ldr	r3, [sp, #12]
 8010202:	1d1a      	adds	r2, r3, #4
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	9203      	str	r2, [sp, #12]
 8010208:	2b00      	cmp	r3, #0
 801020a:	bfb8      	it	lt
 801020c:	f04f 33ff 	movlt.w	r3, #4294967295
 8010210:	3402      	adds	r4, #2
 8010212:	9305      	str	r3, [sp, #20]
 8010214:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80102e0 <_svfiprintf_r+0x1fc>
 8010218:	7821      	ldrb	r1, [r4, #0]
 801021a:	2203      	movs	r2, #3
 801021c:	4650      	mov	r0, sl
 801021e:	f7ef ffe7 	bl	80001f0 <memchr>
 8010222:	b140      	cbz	r0, 8010236 <_svfiprintf_r+0x152>
 8010224:	2340      	movs	r3, #64	; 0x40
 8010226:	eba0 000a 	sub.w	r0, r0, sl
 801022a:	fa03 f000 	lsl.w	r0, r3, r0
 801022e:	9b04      	ldr	r3, [sp, #16]
 8010230:	4303      	orrs	r3, r0
 8010232:	3401      	adds	r4, #1
 8010234:	9304      	str	r3, [sp, #16]
 8010236:	f814 1b01 	ldrb.w	r1, [r4], #1
 801023a:	4826      	ldr	r0, [pc, #152]	; (80102d4 <_svfiprintf_r+0x1f0>)
 801023c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010240:	2206      	movs	r2, #6
 8010242:	f7ef ffd5 	bl	80001f0 <memchr>
 8010246:	2800      	cmp	r0, #0
 8010248:	d038      	beq.n	80102bc <_svfiprintf_r+0x1d8>
 801024a:	4b23      	ldr	r3, [pc, #140]	; (80102d8 <_svfiprintf_r+0x1f4>)
 801024c:	bb1b      	cbnz	r3, 8010296 <_svfiprintf_r+0x1b2>
 801024e:	9b03      	ldr	r3, [sp, #12]
 8010250:	3307      	adds	r3, #7
 8010252:	f023 0307 	bic.w	r3, r3, #7
 8010256:	3308      	adds	r3, #8
 8010258:	9303      	str	r3, [sp, #12]
 801025a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801025c:	4433      	add	r3, r6
 801025e:	9309      	str	r3, [sp, #36]	; 0x24
 8010260:	e767      	b.n	8010132 <_svfiprintf_r+0x4e>
 8010262:	fb0c 3202 	mla	r2, ip, r2, r3
 8010266:	460c      	mov	r4, r1
 8010268:	2001      	movs	r0, #1
 801026a:	e7a5      	b.n	80101b8 <_svfiprintf_r+0xd4>
 801026c:	2300      	movs	r3, #0
 801026e:	3401      	adds	r4, #1
 8010270:	9305      	str	r3, [sp, #20]
 8010272:	4619      	mov	r1, r3
 8010274:	f04f 0c0a 	mov.w	ip, #10
 8010278:	4620      	mov	r0, r4
 801027a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801027e:	3a30      	subs	r2, #48	; 0x30
 8010280:	2a09      	cmp	r2, #9
 8010282:	d903      	bls.n	801028c <_svfiprintf_r+0x1a8>
 8010284:	2b00      	cmp	r3, #0
 8010286:	d0c5      	beq.n	8010214 <_svfiprintf_r+0x130>
 8010288:	9105      	str	r1, [sp, #20]
 801028a:	e7c3      	b.n	8010214 <_svfiprintf_r+0x130>
 801028c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010290:	4604      	mov	r4, r0
 8010292:	2301      	movs	r3, #1
 8010294:	e7f0      	b.n	8010278 <_svfiprintf_r+0x194>
 8010296:	ab03      	add	r3, sp, #12
 8010298:	9300      	str	r3, [sp, #0]
 801029a:	462a      	mov	r2, r5
 801029c:	4b0f      	ldr	r3, [pc, #60]	; (80102dc <_svfiprintf_r+0x1f8>)
 801029e:	a904      	add	r1, sp, #16
 80102a0:	4638      	mov	r0, r7
 80102a2:	f3af 8000 	nop.w
 80102a6:	1c42      	adds	r2, r0, #1
 80102a8:	4606      	mov	r6, r0
 80102aa:	d1d6      	bne.n	801025a <_svfiprintf_r+0x176>
 80102ac:	89ab      	ldrh	r3, [r5, #12]
 80102ae:	065b      	lsls	r3, r3, #25
 80102b0:	f53f af2c 	bmi.w	801010c <_svfiprintf_r+0x28>
 80102b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80102b6:	b01d      	add	sp, #116	; 0x74
 80102b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102bc:	ab03      	add	r3, sp, #12
 80102be:	9300      	str	r3, [sp, #0]
 80102c0:	462a      	mov	r2, r5
 80102c2:	4b06      	ldr	r3, [pc, #24]	; (80102dc <_svfiprintf_r+0x1f8>)
 80102c4:	a904      	add	r1, sp, #16
 80102c6:	4638      	mov	r0, r7
 80102c8:	f000 f87a 	bl	80103c0 <_printf_i>
 80102cc:	e7eb      	b.n	80102a6 <_svfiprintf_r+0x1c2>
 80102ce:	bf00      	nop
 80102d0:	08011010 	.word	0x08011010
 80102d4:	0801101a 	.word	0x0801101a
 80102d8:	00000000 	.word	0x00000000
 80102dc:	0801002f 	.word	0x0801002f
 80102e0:	08011016 	.word	0x08011016

080102e4 <_printf_common>:
 80102e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102e8:	4616      	mov	r6, r2
 80102ea:	4699      	mov	r9, r3
 80102ec:	688a      	ldr	r2, [r1, #8]
 80102ee:	690b      	ldr	r3, [r1, #16]
 80102f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80102f4:	4293      	cmp	r3, r2
 80102f6:	bfb8      	it	lt
 80102f8:	4613      	movlt	r3, r2
 80102fa:	6033      	str	r3, [r6, #0]
 80102fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010300:	4607      	mov	r7, r0
 8010302:	460c      	mov	r4, r1
 8010304:	b10a      	cbz	r2, 801030a <_printf_common+0x26>
 8010306:	3301      	adds	r3, #1
 8010308:	6033      	str	r3, [r6, #0]
 801030a:	6823      	ldr	r3, [r4, #0]
 801030c:	0699      	lsls	r1, r3, #26
 801030e:	bf42      	ittt	mi
 8010310:	6833      	ldrmi	r3, [r6, #0]
 8010312:	3302      	addmi	r3, #2
 8010314:	6033      	strmi	r3, [r6, #0]
 8010316:	6825      	ldr	r5, [r4, #0]
 8010318:	f015 0506 	ands.w	r5, r5, #6
 801031c:	d106      	bne.n	801032c <_printf_common+0x48>
 801031e:	f104 0a19 	add.w	sl, r4, #25
 8010322:	68e3      	ldr	r3, [r4, #12]
 8010324:	6832      	ldr	r2, [r6, #0]
 8010326:	1a9b      	subs	r3, r3, r2
 8010328:	42ab      	cmp	r3, r5
 801032a:	dc26      	bgt.n	801037a <_printf_common+0x96>
 801032c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010330:	1e13      	subs	r3, r2, #0
 8010332:	6822      	ldr	r2, [r4, #0]
 8010334:	bf18      	it	ne
 8010336:	2301      	movne	r3, #1
 8010338:	0692      	lsls	r2, r2, #26
 801033a:	d42b      	bmi.n	8010394 <_printf_common+0xb0>
 801033c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010340:	4649      	mov	r1, r9
 8010342:	4638      	mov	r0, r7
 8010344:	47c0      	blx	r8
 8010346:	3001      	adds	r0, #1
 8010348:	d01e      	beq.n	8010388 <_printf_common+0xa4>
 801034a:	6823      	ldr	r3, [r4, #0]
 801034c:	68e5      	ldr	r5, [r4, #12]
 801034e:	6832      	ldr	r2, [r6, #0]
 8010350:	f003 0306 	and.w	r3, r3, #6
 8010354:	2b04      	cmp	r3, #4
 8010356:	bf08      	it	eq
 8010358:	1aad      	subeq	r5, r5, r2
 801035a:	68a3      	ldr	r3, [r4, #8]
 801035c:	6922      	ldr	r2, [r4, #16]
 801035e:	bf0c      	ite	eq
 8010360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010364:	2500      	movne	r5, #0
 8010366:	4293      	cmp	r3, r2
 8010368:	bfc4      	itt	gt
 801036a:	1a9b      	subgt	r3, r3, r2
 801036c:	18ed      	addgt	r5, r5, r3
 801036e:	2600      	movs	r6, #0
 8010370:	341a      	adds	r4, #26
 8010372:	42b5      	cmp	r5, r6
 8010374:	d11a      	bne.n	80103ac <_printf_common+0xc8>
 8010376:	2000      	movs	r0, #0
 8010378:	e008      	b.n	801038c <_printf_common+0xa8>
 801037a:	2301      	movs	r3, #1
 801037c:	4652      	mov	r2, sl
 801037e:	4649      	mov	r1, r9
 8010380:	4638      	mov	r0, r7
 8010382:	47c0      	blx	r8
 8010384:	3001      	adds	r0, #1
 8010386:	d103      	bne.n	8010390 <_printf_common+0xac>
 8010388:	f04f 30ff 	mov.w	r0, #4294967295
 801038c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010390:	3501      	adds	r5, #1
 8010392:	e7c6      	b.n	8010322 <_printf_common+0x3e>
 8010394:	18e1      	adds	r1, r4, r3
 8010396:	1c5a      	adds	r2, r3, #1
 8010398:	2030      	movs	r0, #48	; 0x30
 801039a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801039e:	4422      	add	r2, r4
 80103a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80103a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80103a8:	3302      	adds	r3, #2
 80103aa:	e7c7      	b.n	801033c <_printf_common+0x58>
 80103ac:	2301      	movs	r3, #1
 80103ae:	4622      	mov	r2, r4
 80103b0:	4649      	mov	r1, r9
 80103b2:	4638      	mov	r0, r7
 80103b4:	47c0      	blx	r8
 80103b6:	3001      	adds	r0, #1
 80103b8:	d0e6      	beq.n	8010388 <_printf_common+0xa4>
 80103ba:	3601      	adds	r6, #1
 80103bc:	e7d9      	b.n	8010372 <_printf_common+0x8e>
	...

080103c0 <_printf_i>:
 80103c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80103c4:	7e0f      	ldrb	r7, [r1, #24]
 80103c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80103c8:	2f78      	cmp	r7, #120	; 0x78
 80103ca:	4691      	mov	r9, r2
 80103cc:	4680      	mov	r8, r0
 80103ce:	460c      	mov	r4, r1
 80103d0:	469a      	mov	sl, r3
 80103d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80103d6:	d807      	bhi.n	80103e8 <_printf_i+0x28>
 80103d8:	2f62      	cmp	r7, #98	; 0x62
 80103da:	d80a      	bhi.n	80103f2 <_printf_i+0x32>
 80103dc:	2f00      	cmp	r7, #0
 80103de:	f000 80d8 	beq.w	8010592 <_printf_i+0x1d2>
 80103e2:	2f58      	cmp	r7, #88	; 0x58
 80103e4:	f000 80a3 	beq.w	801052e <_printf_i+0x16e>
 80103e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80103ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80103f0:	e03a      	b.n	8010468 <_printf_i+0xa8>
 80103f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80103f6:	2b15      	cmp	r3, #21
 80103f8:	d8f6      	bhi.n	80103e8 <_printf_i+0x28>
 80103fa:	a101      	add	r1, pc, #4	; (adr r1, 8010400 <_printf_i+0x40>)
 80103fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010400:	08010459 	.word	0x08010459
 8010404:	0801046d 	.word	0x0801046d
 8010408:	080103e9 	.word	0x080103e9
 801040c:	080103e9 	.word	0x080103e9
 8010410:	080103e9 	.word	0x080103e9
 8010414:	080103e9 	.word	0x080103e9
 8010418:	0801046d 	.word	0x0801046d
 801041c:	080103e9 	.word	0x080103e9
 8010420:	080103e9 	.word	0x080103e9
 8010424:	080103e9 	.word	0x080103e9
 8010428:	080103e9 	.word	0x080103e9
 801042c:	08010579 	.word	0x08010579
 8010430:	0801049d 	.word	0x0801049d
 8010434:	0801055b 	.word	0x0801055b
 8010438:	080103e9 	.word	0x080103e9
 801043c:	080103e9 	.word	0x080103e9
 8010440:	0801059b 	.word	0x0801059b
 8010444:	080103e9 	.word	0x080103e9
 8010448:	0801049d 	.word	0x0801049d
 801044c:	080103e9 	.word	0x080103e9
 8010450:	080103e9 	.word	0x080103e9
 8010454:	08010563 	.word	0x08010563
 8010458:	682b      	ldr	r3, [r5, #0]
 801045a:	1d1a      	adds	r2, r3, #4
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	602a      	str	r2, [r5, #0]
 8010460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010468:	2301      	movs	r3, #1
 801046a:	e0a3      	b.n	80105b4 <_printf_i+0x1f4>
 801046c:	6820      	ldr	r0, [r4, #0]
 801046e:	6829      	ldr	r1, [r5, #0]
 8010470:	0606      	lsls	r6, r0, #24
 8010472:	f101 0304 	add.w	r3, r1, #4
 8010476:	d50a      	bpl.n	801048e <_printf_i+0xce>
 8010478:	680e      	ldr	r6, [r1, #0]
 801047a:	602b      	str	r3, [r5, #0]
 801047c:	2e00      	cmp	r6, #0
 801047e:	da03      	bge.n	8010488 <_printf_i+0xc8>
 8010480:	232d      	movs	r3, #45	; 0x2d
 8010482:	4276      	negs	r6, r6
 8010484:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010488:	485e      	ldr	r0, [pc, #376]	; (8010604 <_printf_i+0x244>)
 801048a:	230a      	movs	r3, #10
 801048c:	e019      	b.n	80104c2 <_printf_i+0x102>
 801048e:	680e      	ldr	r6, [r1, #0]
 8010490:	602b      	str	r3, [r5, #0]
 8010492:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010496:	bf18      	it	ne
 8010498:	b236      	sxthne	r6, r6
 801049a:	e7ef      	b.n	801047c <_printf_i+0xbc>
 801049c:	682b      	ldr	r3, [r5, #0]
 801049e:	6820      	ldr	r0, [r4, #0]
 80104a0:	1d19      	adds	r1, r3, #4
 80104a2:	6029      	str	r1, [r5, #0]
 80104a4:	0601      	lsls	r1, r0, #24
 80104a6:	d501      	bpl.n	80104ac <_printf_i+0xec>
 80104a8:	681e      	ldr	r6, [r3, #0]
 80104aa:	e002      	b.n	80104b2 <_printf_i+0xf2>
 80104ac:	0646      	lsls	r6, r0, #25
 80104ae:	d5fb      	bpl.n	80104a8 <_printf_i+0xe8>
 80104b0:	881e      	ldrh	r6, [r3, #0]
 80104b2:	4854      	ldr	r0, [pc, #336]	; (8010604 <_printf_i+0x244>)
 80104b4:	2f6f      	cmp	r7, #111	; 0x6f
 80104b6:	bf0c      	ite	eq
 80104b8:	2308      	moveq	r3, #8
 80104ba:	230a      	movne	r3, #10
 80104bc:	2100      	movs	r1, #0
 80104be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80104c2:	6865      	ldr	r5, [r4, #4]
 80104c4:	60a5      	str	r5, [r4, #8]
 80104c6:	2d00      	cmp	r5, #0
 80104c8:	bfa2      	ittt	ge
 80104ca:	6821      	ldrge	r1, [r4, #0]
 80104cc:	f021 0104 	bicge.w	r1, r1, #4
 80104d0:	6021      	strge	r1, [r4, #0]
 80104d2:	b90e      	cbnz	r6, 80104d8 <_printf_i+0x118>
 80104d4:	2d00      	cmp	r5, #0
 80104d6:	d04d      	beq.n	8010574 <_printf_i+0x1b4>
 80104d8:	4615      	mov	r5, r2
 80104da:	fbb6 f1f3 	udiv	r1, r6, r3
 80104de:	fb03 6711 	mls	r7, r3, r1, r6
 80104e2:	5dc7      	ldrb	r7, [r0, r7]
 80104e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80104e8:	4637      	mov	r7, r6
 80104ea:	42bb      	cmp	r3, r7
 80104ec:	460e      	mov	r6, r1
 80104ee:	d9f4      	bls.n	80104da <_printf_i+0x11a>
 80104f0:	2b08      	cmp	r3, #8
 80104f2:	d10b      	bne.n	801050c <_printf_i+0x14c>
 80104f4:	6823      	ldr	r3, [r4, #0]
 80104f6:	07de      	lsls	r6, r3, #31
 80104f8:	d508      	bpl.n	801050c <_printf_i+0x14c>
 80104fa:	6923      	ldr	r3, [r4, #16]
 80104fc:	6861      	ldr	r1, [r4, #4]
 80104fe:	4299      	cmp	r1, r3
 8010500:	bfde      	ittt	le
 8010502:	2330      	movle	r3, #48	; 0x30
 8010504:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010508:	f105 35ff 	addle.w	r5, r5, #4294967295
 801050c:	1b52      	subs	r2, r2, r5
 801050e:	6122      	str	r2, [r4, #16]
 8010510:	f8cd a000 	str.w	sl, [sp]
 8010514:	464b      	mov	r3, r9
 8010516:	aa03      	add	r2, sp, #12
 8010518:	4621      	mov	r1, r4
 801051a:	4640      	mov	r0, r8
 801051c:	f7ff fee2 	bl	80102e4 <_printf_common>
 8010520:	3001      	adds	r0, #1
 8010522:	d14c      	bne.n	80105be <_printf_i+0x1fe>
 8010524:	f04f 30ff 	mov.w	r0, #4294967295
 8010528:	b004      	add	sp, #16
 801052a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801052e:	4835      	ldr	r0, [pc, #212]	; (8010604 <_printf_i+0x244>)
 8010530:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010534:	6829      	ldr	r1, [r5, #0]
 8010536:	6823      	ldr	r3, [r4, #0]
 8010538:	f851 6b04 	ldr.w	r6, [r1], #4
 801053c:	6029      	str	r1, [r5, #0]
 801053e:	061d      	lsls	r5, r3, #24
 8010540:	d514      	bpl.n	801056c <_printf_i+0x1ac>
 8010542:	07df      	lsls	r7, r3, #31
 8010544:	bf44      	itt	mi
 8010546:	f043 0320 	orrmi.w	r3, r3, #32
 801054a:	6023      	strmi	r3, [r4, #0]
 801054c:	b91e      	cbnz	r6, 8010556 <_printf_i+0x196>
 801054e:	6823      	ldr	r3, [r4, #0]
 8010550:	f023 0320 	bic.w	r3, r3, #32
 8010554:	6023      	str	r3, [r4, #0]
 8010556:	2310      	movs	r3, #16
 8010558:	e7b0      	b.n	80104bc <_printf_i+0xfc>
 801055a:	6823      	ldr	r3, [r4, #0]
 801055c:	f043 0320 	orr.w	r3, r3, #32
 8010560:	6023      	str	r3, [r4, #0]
 8010562:	2378      	movs	r3, #120	; 0x78
 8010564:	4828      	ldr	r0, [pc, #160]	; (8010608 <_printf_i+0x248>)
 8010566:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801056a:	e7e3      	b.n	8010534 <_printf_i+0x174>
 801056c:	0659      	lsls	r1, r3, #25
 801056e:	bf48      	it	mi
 8010570:	b2b6      	uxthmi	r6, r6
 8010572:	e7e6      	b.n	8010542 <_printf_i+0x182>
 8010574:	4615      	mov	r5, r2
 8010576:	e7bb      	b.n	80104f0 <_printf_i+0x130>
 8010578:	682b      	ldr	r3, [r5, #0]
 801057a:	6826      	ldr	r6, [r4, #0]
 801057c:	6961      	ldr	r1, [r4, #20]
 801057e:	1d18      	adds	r0, r3, #4
 8010580:	6028      	str	r0, [r5, #0]
 8010582:	0635      	lsls	r5, r6, #24
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	d501      	bpl.n	801058c <_printf_i+0x1cc>
 8010588:	6019      	str	r1, [r3, #0]
 801058a:	e002      	b.n	8010592 <_printf_i+0x1d2>
 801058c:	0670      	lsls	r0, r6, #25
 801058e:	d5fb      	bpl.n	8010588 <_printf_i+0x1c8>
 8010590:	8019      	strh	r1, [r3, #0]
 8010592:	2300      	movs	r3, #0
 8010594:	6123      	str	r3, [r4, #16]
 8010596:	4615      	mov	r5, r2
 8010598:	e7ba      	b.n	8010510 <_printf_i+0x150>
 801059a:	682b      	ldr	r3, [r5, #0]
 801059c:	1d1a      	adds	r2, r3, #4
 801059e:	602a      	str	r2, [r5, #0]
 80105a0:	681d      	ldr	r5, [r3, #0]
 80105a2:	6862      	ldr	r2, [r4, #4]
 80105a4:	2100      	movs	r1, #0
 80105a6:	4628      	mov	r0, r5
 80105a8:	f7ef fe22 	bl	80001f0 <memchr>
 80105ac:	b108      	cbz	r0, 80105b2 <_printf_i+0x1f2>
 80105ae:	1b40      	subs	r0, r0, r5
 80105b0:	6060      	str	r0, [r4, #4]
 80105b2:	6863      	ldr	r3, [r4, #4]
 80105b4:	6123      	str	r3, [r4, #16]
 80105b6:	2300      	movs	r3, #0
 80105b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80105bc:	e7a8      	b.n	8010510 <_printf_i+0x150>
 80105be:	6923      	ldr	r3, [r4, #16]
 80105c0:	462a      	mov	r2, r5
 80105c2:	4649      	mov	r1, r9
 80105c4:	4640      	mov	r0, r8
 80105c6:	47d0      	blx	sl
 80105c8:	3001      	adds	r0, #1
 80105ca:	d0ab      	beq.n	8010524 <_printf_i+0x164>
 80105cc:	6823      	ldr	r3, [r4, #0]
 80105ce:	079b      	lsls	r3, r3, #30
 80105d0:	d413      	bmi.n	80105fa <_printf_i+0x23a>
 80105d2:	68e0      	ldr	r0, [r4, #12]
 80105d4:	9b03      	ldr	r3, [sp, #12]
 80105d6:	4298      	cmp	r0, r3
 80105d8:	bfb8      	it	lt
 80105da:	4618      	movlt	r0, r3
 80105dc:	e7a4      	b.n	8010528 <_printf_i+0x168>
 80105de:	2301      	movs	r3, #1
 80105e0:	4632      	mov	r2, r6
 80105e2:	4649      	mov	r1, r9
 80105e4:	4640      	mov	r0, r8
 80105e6:	47d0      	blx	sl
 80105e8:	3001      	adds	r0, #1
 80105ea:	d09b      	beq.n	8010524 <_printf_i+0x164>
 80105ec:	3501      	adds	r5, #1
 80105ee:	68e3      	ldr	r3, [r4, #12]
 80105f0:	9903      	ldr	r1, [sp, #12]
 80105f2:	1a5b      	subs	r3, r3, r1
 80105f4:	42ab      	cmp	r3, r5
 80105f6:	dcf2      	bgt.n	80105de <_printf_i+0x21e>
 80105f8:	e7eb      	b.n	80105d2 <_printf_i+0x212>
 80105fa:	2500      	movs	r5, #0
 80105fc:	f104 0619 	add.w	r6, r4, #25
 8010600:	e7f5      	b.n	80105ee <_printf_i+0x22e>
 8010602:	bf00      	nop
 8010604:	08011021 	.word	0x08011021
 8010608:	08011032 	.word	0x08011032

0801060c <__retarget_lock_acquire_recursive>:
 801060c:	4770      	bx	lr

0801060e <__retarget_lock_release_recursive>:
 801060e:	4770      	bx	lr

08010610 <memmove>:
 8010610:	4288      	cmp	r0, r1
 8010612:	b510      	push	{r4, lr}
 8010614:	eb01 0402 	add.w	r4, r1, r2
 8010618:	d902      	bls.n	8010620 <memmove+0x10>
 801061a:	4284      	cmp	r4, r0
 801061c:	4623      	mov	r3, r4
 801061e:	d807      	bhi.n	8010630 <memmove+0x20>
 8010620:	1e43      	subs	r3, r0, #1
 8010622:	42a1      	cmp	r1, r4
 8010624:	d008      	beq.n	8010638 <memmove+0x28>
 8010626:	f811 2b01 	ldrb.w	r2, [r1], #1
 801062a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801062e:	e7f8      	b.n	8010622 <memmove+0x12>
 8010630:	4402      	add	r2, r0
 8010632:	4601      	mov	r1, r0
 8010634:	428a      	cmp	r2, r1
 8010636:	d100      	bne.n	801063a <memmove+0x2a>
 8010638:	bd10      	pop	{r4, pc}
 801063a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801063e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010642:	e7f7      	b.n	8010634 <memmove+0x24>

08010644 <_malloc_usable_size_r>:
 8010644:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010648:	1f18      	subs	r0, r3, #4
 801064a:	2b00      	cmp	r3, #0
 801064c:	bfbc      	itt	lt
 801064e:	580b      	ldrlt	r3, [r1, r0]
 8010650:	18c0      	addlt	r0, r0, r3
 8010652:	4770      	bx	lr

08010654 <_init>:
 8010654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010656:	bf00      	nop
 8010658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801065a:	bc08      	pop	{r3}
 801065c:	469e      	mov	lr, r3
 801065e:	4770      	bx	lr

08010660 <_fini>:
 8010660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010662:	bf00      	nop
 8010664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010666:	bc08      	pop	{r3}
 8010668:	469e      	mov	lr, r3
 801066a:	4770      	bx	lr
