
*** Running vivado
    with args -log DFT_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DFT_top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov  7 16:42:24 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source DFT_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 530.023 ; gain = 201.516
Command: read_checkpoint -auto_incremental -incremental C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.srcs/utils_1/imports/synth_1/DFT_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.srcs/utils_1/imports/synth_1/DFT_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DFT_top -part xc7s50csga324-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'spi' is locked:
* IP definition 'AXI Quad SPI (3.2)' for IP 'spi' (customized with software release 2024.1.1) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41200
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1389.059 ; gain = 448.887
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'i_k', assumed default net type 'wire' [C:/CodeRepos/mSDFDFT/DFT/DFT_top.sv:77]
INFO: [Synth 8-11241] undeclared symbol 'i_N', assumed default net type 'wire' [C:/CodeRepos/mSDFDFT/DFT/DFT_top.sv:78]
INFO: [Synth 8-6157] synthesizing module 'DFT_top' [C:/CodeRepos/mSDFDFT/DFT/DFT_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'DFT_i_q_n' [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:1]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIN_NUM bound to: 32 - type: integer 
	Parameter N_MAX bound to: 32 - type: integer 
	Parameter LOG_N_MAX bound to: 5 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/richa/Documents/FPGA-closed-loop/DFT/sine_full.txt'; please make sure the file is added to project and has read permission, ignoring [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:61]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/richa/Documents/FPGA-closed-loop/DFT/cos_full.txt'; please make sure the file is added to project and has read permission, ignoring [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:62]
INFO: [Synth 8-155] case statement is not full and has no default [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'DFT_i_q_n' (0#1) [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'DFT_top' (0#1) [C:/CodeRepos/mSDFDFT/DFT/DFT_top.sv:1]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:77]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:115]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:116]
WARNING: [Synth 8-6014] Unused sequential element pf_reg[1] was removed.  [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:122]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:133]
WARNING: [Synth 8-6014] Unused sequential element a_reg was removed.  [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:134]
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed.  [C:/CodeRepos/mSDFDFT/DFT/DFT_i_q_n.sv:135]
WARNING: [Synth 8-6014] Unused sequential element k_table_reg was removed. 
WARNING: [Synth 8-3848] Net p_1_out in module/entity DFT_i_q_n does not have driver.
WARNING: [Synth 8-3848] Net i_k in module/entity DFT_top does not have driver. [C:/CodeRepos/mSDFDFT/DFT/DFT_top.sv:77]
WARNING: [Synth 8-3848] Net i_N in module/entity DFT_top does not have driver. [C:/CodeRepos/mSDFDFT/DFT/DFT_top.sv:78]
WARNING: [Synth 8-7129] Port i_inverse in module DFT_i_q_n is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1817.836 ; gain = 877.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1817.836 ; gain = 877.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1817.836 ; gain = 877.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1817.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'spi'. The XDC file c:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.gen/sources_1/ip/spi/spi_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'spi'. The XDC file c:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.gen/sources_1/ip/spi/spi.xdc will not be read for any cell of this module.
Parsing XDC File [C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DFT_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DFT_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DFT_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DFT_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'spi'. The XDC file c:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.gen/sources_1/ip/spi/spi_clocks.xdc will not be read for any cell of this module.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1896.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1896.207 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 73    
	                1 Bit    Registers := 3     
+---Multipliers : 
	              12x12  Multipliers := 2     
+---RAMs : 
	              384 Bit	(32 X 12 bit)          RAMs := 2     
+---Muxes : 
	   7 Input   12 Bit        Muxes := 64    
	   2 Input   12 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   7 Input    1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_inverse in module DFT_i_q_n is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    27|
|4     |LUT2   |    37|
|5     |LUT3   |    52|
|6     |LUT4   |    47|
|7     |LUT5   |    81|
|8     |LUT6   |   560|
|9     |MUXF7  |    12|
|10    |FDRE   |   528|
|11    |IBUF   |     4|
|12    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1896.207 ; gain = 956.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1896.207 ; gain = 877.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1896.207 ; gain = 956.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1896.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DFT_top' is not ideal for floorplanning, since the cellview 'DFT_i_q_n' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1896.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3e7e8077
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 16 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 1896.207 ; gain = 1354.730
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1896.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/CodeRepos/mSDFDFT/FPGA_VIVADO/FPGA_VIVADO.runs/synth_1/DFT_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file DFT_top_utilization_synth.rpt -pb DFT_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 16:43:23 2024...
