<module name="DPHY_RX0_VBUS2APB_WRAP_VBUSP_K3_DPHY_RX" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT2" offset="0x20" width="32" description="CMN_DIG_TBIT2">
		<bitfield id="O_CMN_RX_MODE_EN" width="1" begin="10" end="10" resetval="0x0" description="Enable CMN RX related StateMachines" range="10" rwaccess="R/W"/> 
		<bitfield id="O_CMN_TX_MODE_EN" width="1" begin="9" end="9" resetval="0x0" description="Enable CMN TX related StateMachines" range="9" rwaccess="R/W"/> 
		<bitfield id="O_SSM_WAIT_BGCAL_EN" width="8" begin="8" end="1" resetval="0x20" description="Wait time for Calibrations enable after bandgap is enabled [in us]" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="O_CMN_SSM_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable CMN startup state machine" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT10" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT10" offset="0x40" width="32" description="CMN_DIG_TBIT10">
		<bitfield id="O_ANA_PLL_BYTECLK_DIV" width="8" begin="27" end="20" resetval="0x8" description="Byteclk divider value" range="27 - 20" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GM_PWM_DIV_LOW" width="10" begin="19" end="10" resetval="0x0" description="Low division value setting for the gm PWM control divider" range="19 - 10" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_GM_PWM_DIV_HIGH" width="10" begin="9" end="0" resetval="0x0" description="High division value setting for the gm PWM control divider" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT13" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT13" offset="0x4C" width="32" description="CMN_DIG_TBIT13">
		<bitfield id="O_ANA_PLL_FB_DIV_LOW_TM" width="10" begin="31" end="22" resetval="0x0" description="forced value for pll_fb_div_clk_low" range="31 - 22" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_FB_DIV_LOW_TM_SEL" width="1" begin="21" end="21" resetval="0x0" description="pll_fb_div_clk_low forced from test registers" range="21" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_FB_DIV_HIGH_TM" width="10" begin="20" end="11" resetval="0x0" description="forced value for pll_fb_div_clk_high" range="20 - 11" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_FB_DIV_HIGH_TM_SEL" width="1" begin="10" end="10" resetval="0x0" description="pll_fb_div_clk_high forced from test registers" range="10" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT14" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_CMN0_CMN_DIG_TBIT14" offset="0x50" width="32" description="CMN_DIG_TBIT14">
		<bitfield id="O_ANA_PLL_OP_DIV_TM" width="6" begin="12" end="7" resetval="0x0" description="forced value for op_div" range="12 - 7" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_OP_DIV_TM_SEL" width="1" begin="6" end="6" resetval="0x0" description="op_div forced from test registers" range="6" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_IP_DIV_TM" width="5" begin="5" end="1" resetval="0x0" description="forced value for ip_div" range="5 - 1" rwaccess="R/W"/> 
		<bitfield id="O_ANA_PLL_IP_DIV_TM_SEL" width="1" begin="0" end="0" resetval="0x0" description="ip_div forced from test registers" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT0" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT0" offset="0xB00" width="32" description="PHY_BAND_CONTROL">
		<bitfield id="BAND_CTL_REG_R" width="5" begin="9" end="5" resetval="0x0" description="Data Rate [80_100] MHz" range="9 - 5" rwaccess="R/W"/> 
		<bitfield id="BAND_CTL_REG_L" width="5" begin="4" end="0" resetval="0x0" description="Data Rate [80_100] MHz" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT1" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT1" offset="0xB04" width="32" description="PHY_PSM_CONFIG">
		<bitfield id="PSM_CLOCK_FREQ" width="8" begin="8" end="1" resetval="0x0" description="psm_clock freq value" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="PSM_CLOCK_FREQ_EN" width="1" begin="0" end="0" resetval="0x0" description="take psm_clock_freq from tbit" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT2" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT2" offset="0xB08" width="32" description="PHY_PI_PH2_DL_CONFIG">
		<bitfield id="POWER_SW_2_TIME_DL_R_3" width="4" begin="31" end="28" resetval="0x2" description="power_sw_2_time_dl_r_3" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_R_2" width="4" begin="27" end="24" resetval="0x2" description="power_sw_2_time_dl_r_2" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_R_1" width="4" begin="23" end="20" resetval="0x2" description="power_sw_2_time_dl_r_1" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_R_0" width="4" begin="19" end="16" resetval="0x2" description="power_sw_2_time_dl_r_0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_L_3" width="4" begin="15" end="12" resetval="0x2" description="power_sw_2_time_dl_l_3" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_L_2" width="4" begin="11" end="8" resetval="0x2" description="power_sw_2_time_dl_l_2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_L_1" width="4" begin="7" end="4" resetval="0x2" description="power_sw_2_time_dl_l_1" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_DL_L_0" width="4" begin="3" end="0" resetval="0x2" description="power_sw_2_time_dl_l_0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT3" acronym="VBUS2APB_WRAP__VBUSP__K3_DPHY_RX_REGS_PCS_TX_DIG_TBIT3" offset="0xB0C" width="32" description="PHY_PI_PH2_CL_CMN_CONFIG">
		<bitfield id="POWER_SW_2_TIME_CMN" width="4" begin="11" end="8" resetval="0x2" description="power_sw_2_time_cmn" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_CL_R" width="4" begin="7" end="4" resetval="0x2" description="power_sw_2_time_cl_r" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="POWER_SW_2_TIME_CL_L" width="4" begin="3" end="0" resetval="0x2" description="power_sw_2_time_cl_l" range="3 - 0" rwaccess="R/W"/>
	</register>
</module>