___
# RV32IM Pipelined CPU Implementation
___
## Overview
An in-order 5-stage pipelined CPU which implements the RV32I base instruction set and the M instruction set extension for multiplication/division operations as per the RISC-V ISA specification.
