Classic Timing Analyzer report for ship_proto
Sun Oct 03 15:38:01 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ethernet_clk:e25|altpll:altpll_component|_clk0'
  7. Clock Setup: 'CLOCK_50'
  8. Clock Hold: 'ethernet_clk:e25|altpll:altpll_component|_clk0'
  9. Clock Hold: 'CLOCK_50'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+
; Type                                                          ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                                                  ; To                                                                ; From Clock                                     ; To Clock                                       ; Failed Paths ;
+---------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+
; Worst-case tsu                                                ; N/A       ; None                             ; 9.973 ns                         ; ENET_DATA[2]                                                                                                                                                                          ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10] ; --                                             ; CLOCK_27                                       ; 0            ;
; Worst-case tco                                                ; N/A       ; None                             ; 12.717 ns                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7]                                                ; LEDG[4]                                                           ; CLOCK_50                                       ; --                                             ; 0            ;
; Worst-case tpd                                                ; N/A       ; None                             ; 5.599 ns                         ; KEY[0]                                                                                                                                                                                ; ENET_RST_N                                                        ; --                                             ; --                                             ; 0            ;
; Worst-case th                                                 ; N/A       ; None                             ; 0.458 ns                         ; SW[0]                                                                                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF              ; --                                             ; CLOCK_50                                       ; 0            ;
; Clock Setup: 'CLOCK_50'                                       ; 12.383 ns ; 50.00 MHz ( period = 20.000 ns ) ; 131.29 MHz ( period = 7.617 ns ) ; count[0]                                                                                                                                                                              ; to_see2[8]                                                        ; CLOCK_50                                       ; CLOCK_50                                       ; 0            ;
; Clock Setup: 'ethernet_clk:e25|altpll:altpll_component|_clk0' ; 33.053 ns ; 25.00 MHz ( period = 39.999 ns ) ; 143.97 MHz ( period = 6.946 ns ) ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5 ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ethernet_clk:e25|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 25.00 MHz ( period = 39.999 ns ) ; N/A                              ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'CLOCK_50'                                        ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; crystal_read:read_crystals|GPIO_0o[7]                                                                                                                                                 ; crystal_read:read_crystals|GPIO_0o[7]                             ; CLOCK_50                                       ; CLOCK_50                                       ; 0            ;
; Total number of failed paths                                  ;           ;                                  ;                                  ;                                                                                                                                                                                       ;                                                                   ;                                                ;                                                ; 0            ;
+---------------------------------------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_0jo1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_0jo1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe15|dffe16a ; dcfifo_ueo1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe18|dffe19a ; dcfifo_ueo1 ;
; Clock Settings                                                                                       ; system_clk         ;                 ; CLOCK_50                  ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                 ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ethernet_clk:e25|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 25                    ; 27                  ; -2.384 ns ;              ;
; CLOCK_50                                       ; system_clk         ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_27                                       ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ethernet_clk:e25|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                    ; To                                                                    ; From Clock                                     ; To Clock                                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 33.053 ns                               ; 143.97 MHz ( period = 6.946 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.710 ns                ;
; 33.053 ns                               ; 143.97 MHz ( period = 6.946 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.710 ns                ;
; 33.053 ns                               ; 143.97 MHz ( period = 6.946 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.710 ns                ;
; 33.053 ns                               ; 143.97 MHz ( period = 6.946 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.710 ns                ;
; 33.053 ns                               ; 143.97 MHz ( period = 6.946 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.710 ns                ;
; 33.053 ns                               ; 143.97 MHz ( period = 6.946 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.710 ns                ;
; 33.357 ns                               ; 150.56 MHz ( period = 6.642 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.397 ns                ;
; 33.357 ns                               ; 150.56 MHz ( period = 6.642 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.397 ns                ;
; 33.357 ns                               ; 150.56 MHz ( period = 6.642 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.397 ns                ;
; 33.357 ns                               ; 150.56 MHz ( period = 6.642 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.397 ns                ;
; 33.357 ns                               ; 150.56 MHz ( period = 6.642 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.397 ns                ;
; 33.357 ns                               ; 150.56 MHz ( period = 6.642 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.397 ns                ;
; 33.491 ns                               ; 153.66 MHz ( period = 6.508 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.263 ns                ;
; 33.491 ns                               ; 153.66 MHz ( period = 6.508 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.263 ns                ;
; 33.491 ns                               ; 153.66 MHz ( period = 6.508 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.263 ns                ;
; 33.491 ns                               ; 153.66 MHz ( period = 6.508 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.263 ns                ;
; 33.491 ns                               ; 153.66 MHz ( period = 6.508 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.263 ns                ;
; 33.491 ns                               ; 153.66 MHz ( period = 6.508 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.263 ns                ;
; 33.567 ns                               ; 155.47 MHz ( period = 6.432 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 6.218 ns                ;
; 33.606 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.157 ns                ;
; 33.606 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.157 ns                ;
; 33.606 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.157 ns                ;
; 33.606 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.157 ns                ;
; 33.606 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.157 ns                ;
; 33.606 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.157 ns                ;
; 33.658 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.096 ns                ;
; 33.658 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.096 ns                ;
; 33.658 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.096 ns                ;
; 33.658 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.096 ns                ;
; 33.658 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.096 ns                ;
; 33.658 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 6.096 ns                ;
; 33.708 ns                               ; 158.96 MHz ( period = 6.291 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[0]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.742 ns                 ; 6.034 ns                ;
; 33.708 ns                               ; 158.96 MHz ( period = 6.291 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[0]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.742 ns                 ; 6.034 ns                ;
; 33.708 ns                               ; 158.96 MHz ( period = 6.291 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[0]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.742 ns                 ; 6.034 ns                ;
; 33.708 ns                               ; 158.96 MHz ( period = 6.291 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[0]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.742 ns                 ; 6.034 ns                ;
; 33.708 ns                               ; 158.96 MHz ( period = 6.291 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[0]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.742 ns                 ; 6.034 ns                ;
; 33.708 ns                               ; 158.96 MHz ( period = 6.291 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[0]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.742 ns                 ; 6.034 ns                ;
; 33.717 ns                               ; 159.18 MHz ( period = 6.282 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.046 ns                ;
; 33.717 ns                               ; 159.18 MHz ( period = 6.282 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.046 ns                ;
; 33.717 ns                               ; 159.18 MHz ( period = 6.282 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.046 ns                ;
; 33.717 ns                               ; 159.18 MHz ( period = 6.282 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.046 ns                ;
; 33.717 ns                               ; 159.18 MHz ( period = 6.282 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.046 ns                ;
; 33.717 ns                               ; 159.18 MHz ( period = 6.282 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 6.046 ns                ;
; 33.804 ns                               ; 161.42 MHz ( period = 6.195 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.780 ns                 ; 5.976 ns                ;
; 33.804 ns                               ; 161.42 MHz ( period = 6.195 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.780 ns                 ; 5.976 ns                ;
; 33.844 ns                               ; 162.47 MHz ( period = 6.155 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[5]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.918 ns                ;
; 33.844 ns                               ; 162.47 MHz ( period = 6.155 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[5]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.918 ns                ;
; 33.844 ns                               ; 162.47 MHz ( period = 6.155 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[5]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.918 ns                ;
; 33.844 ns                               ; 162.47 MHz ( period = 6.155 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[5]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.918 ns                ;
; 33.844 ns                               ; 162.47 MHz ( period = 6.155 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[5]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.918 ns                ;
; 33.844 ns                               ; 162.47 MHz ( period = 6.155 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[5]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.918 ns                ;
; 33.870 ns                               ; 163.16 MHz ( period = 6.129 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[13]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.893 ns                ;
; 33.870 ns                               ; 163.16 MHz ( period = 6.129 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[13]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.893 ns                ;
; 33.870 ns                               ; 163.16 MHz ( period = 6.129 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[13]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.893 ns                ;
; 33.870 ns                               ; 163.16 MHz ( period = 6.129 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[13]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.893 ns                ;
; 33.870 ns                               ; 163.16 MHz ( period = 6.129 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[13]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.893 ns                ;
; 33.870 ns                               ; 163.16 MHz ( period = 6.129 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[13]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.893 ns                ;
; 33.924 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[7]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.838 ns                ;
; 33.924 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[7]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.838 ns                ;
; 33.924 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[7]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.838 ns                ;
; 33.924 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[7]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.838 ns                ;
; 33.924 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[7]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.838 ns                ;
; 33.924 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[7]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.838 ns                ;
; 33.925 ns                               ; 164.64 MHz ( period = 6.074 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 5.829 ns                ;
; 33.925 ns                               ; 164.64 MHz ( period = 6.074 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 5.829 ns                ;
; 33.925 ns                               ; 164.64 MHz ( period = 6.074 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 5.829 ns                ;
; 33.925 ns                               ; 164.64 MHz ( period = 6.074 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 5.829 ns                ;
; 33.925 ns                               ; 164.64 MHz ( period = 6.074 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 5.829 ns                ;
; 33.925 ns                               ; 164.64 MHz ( period = 6.074 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.754 ns                 ; 5.829 ns                ;
; 33.969 ns                               ; 165.84 MHz ( period = 6.030 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.775 ns                ;
; 33.969 ns                               ; 165.84 MHz ( period = 6.030 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.775 ns                ;
; 33.969 ns                               ; 165.84 MHz ( period = 6.030 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.775 ns                ;
; 33.969 ns                               ; 165.84 MHz ( period = 6.030 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.775 ns                ;
; 33.969 ns                               ; 165.84 MHz ( period = 6.030 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.775 ns                ;
; 33.969 ns                               ; 165.84 MHz ( period = 6.030 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.775 ns                ;
; 33.977 ns                               ; 166.06 MHz ( period = 6.022 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.808 ns                ;
; 33.977 ns                               ; 166.06 MHz ( period = 6.022 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.808 ns                ;
; 33.977 ns                               ; 166.06 MHz ( period = 6.022 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.808 ns                ;
; 34.066 ns                               ; 168.55 MHz ( period = 5.933 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.808 ns                 ; 5.742 ns                ;
; 34.068 ns                               ; 168.61 MHz ( period = 5.931 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[12]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.780 ns                 ; 5.712 ns                ;
; 34.073 ns                               ; 168.75 MHz ( period = 5.926 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[14]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.780 ns                 ; 5.707 ns                ;
; 34.074 ns                               ; 168.78 MHz ( period = 5.925 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[13]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.780 ns                 ; 5.706 ns                ;
; 34.091 ns                               ; 169.26 MHz ( period = 5.908 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[11]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.653 ns                ;
; 34.091 ns                               ; 169.26 MHz ( period = 5.908 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[11]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.653 ns                ;
; 34.091 ns                               ; 169.26 MHz ( period = 5.908 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[11]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.653 ns                ;
; 34.091 ns                               ; 169.26 MHz ( period = 5.908 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[11]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.653 ns                ;
; 34.091 ns                               ; 169.26 MHz ( period = 5.908 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[11]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.653 ns                ;
; 34.091 ns                               ; 169.26 MHz ( period = 5.908 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[11]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.653 ns                ;
; 34.108 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.636 ns                ;
; 34.108 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.636 ns                ;
; 34.108 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.636 ns                ;
; 34.108 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.636 ns                ;
; 34.108 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.636 ns                ;
; 34.108 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.636 ns                ;
; 34.111 ns                               ; 169.84 MHz ( period = 5.888 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[14]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.652 ns                ;
; 34.111 ns                               ; 169.84 MHz ( period = 5.888 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[14]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.652 ns                ;
; 34.111 ns                               ; 169.84 MHz ( period = 5.888 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[14]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.652 ns                ;
; 34.111 ns                               ; 169.84 MHz ( period = 5.888 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[14]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.652 ns                ;
; 34.111 ns                               ; 169.84 MHz ( period = 5.888 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[14]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.652 ns                ;
; 34.111 ns                               ; 169.84 MHz ( period = 5.888 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[14]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.652 ns                ;
; 34.117 ns                               ; 170.01 MHz ( period = 5.882 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.789 ns                 ; 5.672 ns                ;
; 34.131 ns                               ; 170.42 MHz ( period = 5.868 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.654 ns                ;
; 34.131 ns                               ; 170.42 MHz ( period = 5.868 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.654 ns                ;
; 34.131 ns                               ; 170.42 MHz ( period = 5.868 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.654 ns                ;
; 34.132 ns                               ; 170.44 MHz ( period = 5.867 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[6]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.630 ns                ;
; 34.132 ns                               ; 170.44 MHz ( period = 5.867 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[6]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.630 ns                ;
; 34.132 ns                               ; 170.44 MHz ( period = 5.867 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[6]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.630 ns                ;
; 34.132 ns                               ; 170.44 MHz ( period = 5.867 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[6]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.630 ns                ;
; 34.132 ns                               ; 170.44 MHz ( period = 5.867 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[6]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.630 ns                ;
; 34.132 ns                               ; 170.44 MHz ( period = 5.867 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[6]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.630 ns                ;
; 34.135 ns                               ; 170.53 MHz ( period = 5.864 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.628 ns                ;
; 34.161 ns                               ; 171.29 MHz ( period = 5.838 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.789 ns                 ; 5.628 ns                ;
; 34.161 ns                               ; 171.29 MHz ( period = 5.838 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[11]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.761 ns                 ; 5.600 ns                ;
; 34.179 ns                               ; 171.82 MHz ( period = 5.820 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.584 ns                ;
; 34.189 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.789 ns                 ; 5.600 ns                ;
; 34.207 ns                               ; 172.65 MHz ( period = 5.792 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.556 ns                ;
; 34.220 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[12]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.543 ns                ;
; 34.220 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[12]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.543 ns                ;
; 34.220 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[12]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.543 ns                ;
; 34.220 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[12]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.543 ns                ;
; 34.220 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[12]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.543 ns                ;
; 34.220 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[12]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.543 ns                ;
; 34.271 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.514 ns                ;
; 34.271 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.514 ns                ;
; 34.271 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.514 ns                ;
; 34.292 ns                               ; 175.22 MHz ( period = 5.707 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[1]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.503 ns                ;
; 34.298 ns                               ; 175.41 MHz ( period = 5.701 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.788 ns                 ; 5.490 ns                ;
; 34.303 ns                               ; 175.56 MHz ( period = 5.696 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.803 ns                 ; 5.500 ns                ;
; 34.303 ns                               ; 175.56 MHz ( period = 5.696 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.803 ns                 ; 5.500 ns                ;
; 34.313 ns                               ; 175.87 MHz ( period = 5.686 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.808 ns                 ; 5.495 ns                ;
; 34.316 ns                               ; 175.96 MHz ( period = 5.683 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[9] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.446 ns                ;
; 34.322 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[5]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.473 ns                ;
; 34.326 ns                               ; 176.27 MHz ( period = 5.673 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.788 ns                 ; 5.462 ns                ;
; 34.339 ns                               ; 176.68 MHz ( period = 5.660 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.788 ns                 ; 5.449 ns                ;
; 34.344 ns                               ; 176.83 MHz ( period = 5.655 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.418 ns                ;
; 34.357 ns                               ; 177.24 MHz ( period = 5.642 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.405 ns                ;
; 34.391 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[3]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.404 ns                ;
; 34.394 ns                               ; 178.41 MHz ( period = 5.605 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.789 ns                 ; 5.395 ns                ;
; 34.396 ns                               ; 178.48 MHz ( period = 5.603 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[2]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.399 ns                ;
; 34.412 ns                               ; 178.99 MHz ( period = 5.587 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.351 ns                ;
; 34.426 ns                               ; 179.44 MHz ( period = 5.573 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[5]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.792 ns                 ; 5.366 ns                ;
; 34.426 ns                               ; 179.44 MHz ( period = 5.573 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[5]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.792 ns                 ; 5.366 ns                ;
; 34.426 ns                               ; 179.44 MHz ( period = 5.573 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[5]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.792 ns                 ; 5.366 ns                ;
; 34.438 ns                               ; 179.82 MHz ( period = 5.561 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[8] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.778 ns                 ; 5.340 ns                ;
; 34.451 ns                               ; 180.25 MHz ( period = 5.548 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_wr_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.761 ns                 ; 5.310 ns                ;
; 34.479 ns                               ; 181.16 MHz ( period = 5.520 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.316 ns                ;
; 34.479 ns                               ; 181.16 MHz ( period = 5.520 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.316 ns                ;
; 34.479 ns                               ; 181.16 MHz ( period = 5.520 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.316 ns                ;
; 34.481 ns                               ; 181.23 MHz ( period = 5.518 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.809 ns                 ; 5.328 ns                ;
; 34.491 ns                               ; 181.55 MHz ( period = 5.508 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.811 ns                 ; 5.320 ns                ;
; 34.491 ns                               ; 181.55 MHz ( period = 5.508 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[4]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.304 ns                ;
; 34.498 ns                               ; 181.79 MHz ( period = 5.501 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.806 ns                 ; 5.308 ns                ;
; 34.498 ns                               ; 181.79 MHz ( period = 5.501 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.806 ns                 ; 5.308 ns                ;
; 34.501 ns                               ; 181.88 MHz ( period = 5.498 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[1]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.294 ns                ;
; 34.503 ns                               ; 181.95 MHz ( period = 5.496 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[6]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.792 ns                 ; 5.289 ns                ;
; 34.503 ns                               ; 181.95 MHz ( period = 5.496 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[6]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.792 ns                 ; 5.289 ns                ;
; 34.503 ns                               ; 181.95 MHz ( period = 5.496 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[6]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.792 ns                 ; 5.289 ns                ;
; 34.505 ns                               ; 182.02 MHz ( period = 5.494 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.789 ns                 ; 5.284 ns                ;
; 34.522 ns                               ; 182.58 MHz ( period = 5.477 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.788 ns                 ; 5.266 ns                ;
; 34.523 ns                               ; 182.62 MHz ( period = 5.476 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.763 ns                 ; 5.240 ns                ;
; 34.531 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[5]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.264 ns                ;
; 34.532 ns                               ; 182.92 MHz ( period = 5.467 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.811 ns                 ; 5.279 ns                ;
; 34.539 ns                               ; 183.15 MHz ( period = 5.460 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.806 ns                 ; 5.267 ns                ;
; 34.539 ns                               ; 183.15 MHz ( period = 5.460 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.806 ns                 ; 5.267 ns                ;
; 34.540 ns                               ; 183.18 MHz ( period = 5.459 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.222 ns                ;
; 34.545 ns                               ; 183.35 MHz ( period = 5.454 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.761 ns                 ; 5.216 ns                ;
; 34.546 ns                               ; 183.39 MHz ( period = 5.453 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.761 ns                 ; 5.215 ns                ;
; 34.550 ns                               ; 183.52 MHz ( period = 5.449 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.803 ns                 ; 5.253 ns                ;
; 34.550 ns                               ; 183.52 MHz ( period = 5.449 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.803 ns                 ; 5.253 ns                ;
; 34.553 ns                               ; 183.62 MHz ( period = 5.446 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.232 ns                ;
; 34.554 ns                               ; 183.65 MHz ( period = 5.445 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.231 ns                ;
; 34.567 ns                               ; 184.09 MHz ( period = 5.432 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[12]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.803 ns                 ; 5.236 ns                ;
; 34.572 ns                               ; 184.26 MHz ( period = 5.427 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[14]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.803 ns                 ; 5.231 ns                ;
; 34.573 ns                               ; 184.30 MHz ( period = 5.426 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[13]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.803 ns                 ; 5.230 ns                ;
; 34.592 ns                               ; 184.95 MHz ( period = 5.407 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[8] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.778 ns                 ; 5.186 ns                ;
; 34.600 ns                               ; 185.22 MHz ( period = 5.399 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[3]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.195 ns                ;
; 34.602 ns                               ; 185.29 MHz ( period = 5.397 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n                                                                                                                           ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.778 ns                 ; 5.176 ns                ;
; 34.602 ns                               ; 185.29 MHz ( period = 5.397 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n                                                                                                                           ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.778 ns                 ; 5.176 ns                ;
; 34.602 ns                               ; 185.29 MHz ( period = 5.397 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n                                                                                                                           ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.778 ns                 ; 5.176 ns                ;
; 34.605 ns                               ; 185.39 MHz ( period = 5.394 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[2]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.190 ns                ;
; 34.610 ns                               ; 185.56 MHz ( period = 5.389 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.780 ns                 ; 5.170 ns                ;
; 34.611 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.788 ns                 ; 5.177 ns                ;
; 34.617 ns                               ; 185.80 MHz ( period = 5.382 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.809 ns                 ; 5.192 ns                ;
; 34.618 ns                               ; 185.84 MHz ( period = 5.381 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.804 ns                 ; 5.186 ns                ;
; 34.629 ns                               ; 186.22 MHz ( period = 5.370 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.762 ns                 ; 5.133 ns                ;
; 34.631 ns                               ; 186.29 MHz ( period = 5.368 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.811 ns                 ; 5.180 ns                ;
; 34.638 ns                               ; 186.53 MHz ( period = 5.361 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.806 ns                 ; 5.168 ns                ;
; 34.638 ns                               ; 186.53 MHz ( period = 5.361 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.806 ns                 ; 5.168 ns                ;
; 34.638 ns                               ; 186.53 MHz ( period = 5.361 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[6]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.795 ns                 ; 5.157 ns                ;
; 34.640 ns                               ; 186.60 MHz ( period = 5.359 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd                                                                                                                            ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_cmd          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.785 ns                 ; 5.145 ns                ;
; 34.651 ns                               ; 186.99 MHz ( period = 5.348 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[6]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.093 ns                ;
; 34.651 ns                               ; 186.99 MHz ( period = 5.348 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg4   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[6]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.093 ns                ;
; 34.651 ns                               ; 186.99 MHz ( period = 5.348 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg3   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[6]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.093 ns                ;
; 34.651 ns                               ; 186.99 MHz ( period = 5.348 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg2   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[6]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.093 ns                ;
; 34.651 ns                               ; 186.99 MHz ( period = 5.348 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg1   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[6]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.093 ns                ;
; 34.651 ns                               ; 186.99 MHz ( period = 5.348 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg0   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[6]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.093 ns                ;
; 34.653 ns                               ; 187.06 MHz ( period = 5.346 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.788 ns                 ; 5.135 ns                ;
; 34.660 ns                               ; 187.30 MHz ( period = 5.339 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[11]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.784 ns                 ; 5.124 ns                ;
; 34.664 ns                               ; 187.44 MHz ( period = 5.335 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.788 ns                 ; 5.124 ns                ;
; 34.667 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[7]      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 39.999 ns                   ; 39.744 ns                 ; 5.077 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                         ;                                                                       ;                                                ;                                                ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                 ; To                                                                                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 12.383 ns                               ; 131.29 MHz ( period = 7.617 ns )                    ; count[0]                                                                                                                                                             ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 7.411 ns                ;
; 12.596 ns                               ; 135.06 MHz ( period = 7.404 ns )                    ; count[0]                                                                                                                                                             ; to_see1[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 7.201 ns                ;
; 12.699 ns                               ; 136.97 MHz ( period = 7.301 ns )                    ; count[2]                                                                                                                                                             ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 7.095 ns                ;
; 12.798 ns                               ; 138.85 MHz ( period = 7.202 ns )                    ; count[2]                                                                                                                                                             ; to_see2[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 6.996 ns                ;
; 12.867 ns                               ; 140.19 MHz ( period = 7.133 ns )                    ; count[2]                                                                                                                                                             ; to_see1[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.930 ns                ;
; 12.869 ns                               ; 140.23 MHz ( period = 7.131 ns )                    ; count[0]                                                                                                                                                             ; to_see1[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.928 ns                ;
; 12.881 ns                               ; 140.47 MHz ( period = 7.119 ns )                    ; data_tx_rx:packet_mover|power_B_F[0]                                                                                                                                 ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 6.921 ns                ;
; 12.890 ns                               ; 140.65 MHz ( period = 7.110 ns )                    ; count[0]                                                                                                                                                             ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 6.904 ns                ;
; 12.902 ns                               ; 140.88 MHz ( period = 7.098 ns )                    ; count[2]                                                                                                                                                             ; to_see1[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.895 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; count[0]                                                                                                                                                             ; to_see1[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.884 ns                ;
; 12.925 ns                               ; 141.34 MHz ( period = 7.075 ns )                    ; count[2]                                                                                                                                                             ; to_see1[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.872 ns                ;
; 13.030 ns                               ; 143.47 MHz ( period = 6.970 ns )                    ; count[0]                                                                                                                                                             ; to_see2[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 6.764 ns                ;
; 13.073 ns                               ; 144.36 MHz ( period = 6.927 ns )                    ; count[2]                                                                                                                                                             ; to_see1[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.724 ns                ;
; 13.108 ns                               ; 145.10 MHz ( period = 6.892 ns )                    ; count[0]                                                                                                                                                             ; to_see1[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.689 ns                ;
; 13.165 ns                               ; 146.31 MHz ( period = 6.835 ns )                    ; count[1]                                                                                                                                                             ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 6.629 ns                ;
; 13.185 ns                               ; 146.74 MHz ( period = 6.815 ns )                    ; count[0]                                                                                                                                                             ; to_see1[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 6.605 ns                ;
; 13.190 ns                               ; 146.84 MHz ( period = 6.810 ns )                    ; data_tx_rx:packet_mover|power_B_F[2]                                                                                                                                 ; to_see2[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 6.612 ns                ;
; 13.193 ns                               ; 146.91 MHz ( period = 6.807 ns )                    ; count[2]                                                                                                                                                             ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 6.601 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; count[2]                                                                                                                                                             ; to_see2[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.524 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; data_tx_rx:packet_mover|power_E_F[1]                                                                                                                                 ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.523 ns                ;
; 13.281 ns                               ; 148.83 MHz ( period = 6.719 ns )                    ; data_tx_rx:packet_mover|power_A_H[0]                                                                                                                                 ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 6.521 ns                ;
; 13.283 ns                               ; 148.88 MHz ( period = 6.717 ns )                    ; count[0]                                                                                                                                                             ; to_see2[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.514 ns                ;
; 13.296 ns                               ; 149.16 MHz ( period = 6.704 ns )                    ; count[2]                                                                                                                                                             ; to_see1[11]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 6.498 ns                ;
; 13.323 ns                               ; 149.77 MHz ( period = 6.677 ns )                    ; count[0]                                                                                                                                                             ; to_see1[11]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 6.471 ns                ;
; 13.328 ns                               ; 149.88 MHz ( period = 6.672 ns )                    ; count[1]                                                                                                                                                             ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 6.466 ns                ;
; 13.349 ns                               ; 150.35 MHz ( period = 6.651 ns )                    ; count[0]                                                                                                                                                             ; to_see1[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.448 ns                ;
; 13.420 ns                               ; 151.98 MHz ( period = 6.580 ns )                    ; data_tx_rx:packet_mover|power_D_G[1]                                                                                                                                 ; to_see1[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 6.372 ns                ;
; 13.444 ns                               ; 152.53 MHz ( period = 6.556 ns )                    ; data_tx_rx:packet_mover|power_B_E[1]                                                                                                                                 ; to_see1[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.353 ns                ;
; 13.455 ns                               ; 152.79 MHz ( period = 6.545 ns )                    ; count[1]                                                                                                                                                             ; to_see1[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.342 ns                ;
; 13.512 ns                               ; 154.13 MHz ( period = 6.488 ns )                    ; count[0]                                                                                                                                                             ; to_see2[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.285 ns                ;
; 13.513 ns                               ; 154.15 MHz ( period = 6.487 ns )                    ; count[2]                                                                                                                                                             ; to_see1[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 6.277 ns                ;
; 13.516 ns                               ; 154.23 MHz ( period = 6.484 ns )                    ; count[2]                                                                                                                                                             ; to_see2[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.281 ns                ;
; 13.558 ns                               ; 155.23 MHz ( period = 6.442 ns )                    ; count[2]                                                                                                                                                             ; to_see2[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.239 ns                ;
; 13.588 ns                               ; 155.96 MHz ( period = 6.412 ns )                    ; count[0]                                                                                                                                                             ; to_see2[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.209 ns                ;
; 13.624 ns                               ; 156.84 MHz ( period = 6.376 ns )                    ; data_tx_rx:packet_mover|power_A_H[2]                                                                                                                                 ; to_see2[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 6.178 ns                ;
; 13.663 ns                               ; 157.80 MHz ( period = 6.337 ns )                    ; count[2]                                                                                                                                                             ; to_see2[3]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 6.132 ns                ;
; 13.673 ns                               ; 158.05 MHz ( period = 6.327 ns )                    ; data_tx_rx:packet_mover|power_B_D[2]                                                                                                                                 ; to_see1[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 6.127 ns                ;
; 13.678 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; count[2]                                                                                                                                                             ; to_see1[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.119 ns                ;
; 13.685 ns                               ; 158.35 MHz ( period = 6.315 ns )                    ; count[0]                                                                                                                                                             ; to_see2[3]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 6.110 ns                ;
; 13.687 ns                               ; 158.40 MHz ( period = 6.313 ns )                    ; data_tx_rx:packet_mover|power_D_G[3]                                                                                                                                 ; to_see1[11]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.110 ns                ;
; 13.704 ns                               ; 158.83 MHz ( period = 6.296 ns )                    ; data_tx_rx:packet_mover|power_B_D[0]                                                                                                                                 ; to_see1[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 6.096 ns                ;
; 13.732 ns                               ; 159.54 MHz ( period = 6.268 ns )                    ; count[1]                                                                                                                                                             ; to_see1[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 6.065 ns                ;
; 13.838 ns                               ; 162.28 MHz ( period = 6.162 ns )                    ; data_tx_rx:packet_mover|power_B_E[0]                                                                                                                                 ; to_see1[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 5.952 ns                ;
; 13.861 ns                               ; 162.89 MHz ( period = 6.139 ns )                    ; count[1]                                                                                                                                                             ; to_see1[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.936 ns                ;
; 13.879 ns                               ; 163.37 MHz ( period = 6.121 ns )                    ; data_tx_rx:packet_mover|power_A_G[1]                                                                                                                                 ; to_see1[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.918 ns                ;
; 13.887 ns                               ; 163.59 MHz ( period = 6.113 ns )                    ; data_tx_rx:packet_mover|power_B_G[0]                                                                                                                                 ; to_see2[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.913 ns                ;
; 13.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; count[1]                                                                                                                                                             ; to_see2[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.846 ns                ;
; 13.982 ns                               ; 166.17 MHz ( period = 6.018 ns )                    ; count[1]                                                                                                                                                             ; to_see2[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.815 ns                ;
; 14.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; data_tx_rx:packet_mover|power_B_E[2]                                                                                                                                 ; to_see1[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.794 ns                ;
; 14.016 ns                               ; 167.11 MHz ( period = 5.984 ns )                    ; count[1]                                                                                                                                                             ; to_see1[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 5.774 ns                ;
; 14.031 ns                               ; 167.53 MHz ( period = 5.969 ns )                    ; data_tx_rx:packet_mover|power_E_G[3]                                                                                                                                 ; to_see2[3]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.767 ns                ;
; 14.050 ns                               ; 168.07 MHz ( period = 5.950 ns )                    ; data_tx_rx:packet_mover|power_E_F[0]                                                                                                                                 ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.747 ns                ;
; 14.068 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; data_tx_rx:packet_mover|power_A_F[2]                                                                                                                                 ; to_see1[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.732 ns                ;
; 14.078 ns                               ; 168.86 MHz ( period = 5.922 ns )                    ; count[0]                                                                                                                                                             ; to_see2[11]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.716 ns                ;
; 14.108 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; data_tx_rx:packet_mover|power_A_F[0]                                                                                                                                 ; to_see1[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.692 ns                ;
; 14.138 ns                               ; 170.59 MHz ( period = 5.862 ns )                    ; data_tx_rx:packet_mover|power_B_G[2]                                                                                                                                 ; to_see2[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.662 ns                ;
; 14.146 ns                               ; 170.82 MHz ( period = 5.854 ns )                    ; data_tx_rx:packet_mover|power_A_H[1]                                                                                                                                 ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.648 ns                ;
; 14.152 ns                               ; 171.00 MHz ( period = 5.848 ns )                    ; count[1]                                                                                                                                                             ; to_see2[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.645 ns                ;
; 14.163 ns                               ; 171.32 MHz ( period = 5.837 ns )                    ; count[1]                                                                                                                                                             ; to_see2[11]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.631 ns                ;
; 14.170 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; data_tx_rx:packet_mover|power_F_G[1]                                                                                                                                 ; to_see1[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 5.629 ns                ;
; 14.171 ns                               ; 171.56 MHz ( period = 5.829 ns )                    ; data_tx_rx:packet_mover|power_E_G[1]                                                                                                                                 ; to_see2[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.629 ns                ;
; 14.172 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; count[1]                                                                                                                                                             ; to_see1[4]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.623 ns                ;
; 14.200 ns                               ; 172.41 MHz ( period = 5.800 ns )                    ; data_tx_rx:packet_mover|power_E_G[0]                                                                                                                                 ; to_see2[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.600 ns                ;
; 14.203 ns                               ; 172.50 MHz ( period = 5.797 ns )                    ; count[5]                                                                                                                                                             ; to_see1[4]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.592 ns                ;
; 14.208 ns                               ; 172.65 MHz ( period = 5.792 ns )                    ; data_tx_rx:packet_mover|power_F_H[1]                                                                                                                                 ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.796 ns                 ; 5.588 ns                ;
; 14.216 ns                               ; 172.89 MHz ( period = 5.784 ns )                    ; count[1]                                                                                                                                                             ; to_see2[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.581 ns                ;
; 14.224 ns                               ; 173.13 MHz ( period = 5.776 ns )                    ; count[1]                                                                                                                                                             ; to_see1[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.573 ns                ;
; 14.230 ns                               ; 173.31 MHz ( period = 5.770 ns )                    ; count[5]                                                                                                                                                             ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.564 ns                ;
; 14.249 ns                               ; 173.88 MHz ( period = 5.751 ns )                    ; count[4]                                                                                                                                                             ; to_see1[4]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.546 ns                ;
; 14.276 ns                               ; 174.70 MHz ( period = 5.724 ns )                    ; count[4]                                                                                                                                                             ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.518 ns                ;
; 14.289 ns                               ; 175.10 MHz ( period = 5.711 ns )                    ; count[1]                                                                                                                                                             ; to_see1[14]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.492 ns                ;
; 14.304 ns                               ; 175.56 MHz ( period = 5.696 ns )                    ; data_tx_rx:packet_mover|power_A_F[1]                                                                                                                                 ; to_see1[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.496 ns                ;
; 14.312 ns                               ; 175.81 MHz ( period = 5.688 ns )                    ; count[1]                                                                                                                                                             ; to_see1[11]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.482 ns                ;
; 14.320 ns                               ; 176.06 MHz ( period = 5.680 ns )                    ; count[5]                                                                                                                                                             ; to_see1[14]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.461 ns                ;
; 14.323 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[38]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.480 ns                ;
; 14.323 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[38]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.480 ns                ;
; 14.323 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[38]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.480 ns                ;
; 14.323 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[38]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.480 ns                ;
; 14.323 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[38]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.480 ns                ;
; 14.323 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[38]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.480 ns                ;
; 14.333 ns                               ; 176.46 MHz ( period = 5.667 ns )                    ; count[6]                                                                                                                                                             ; to_see1[4]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.462 ns                ;
; 14.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; count[6]                                                                                                                                                             ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.434 ns                ;
; 14.362 ns                               ; 177.37 MHz ( period = 5.638 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[47]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.436 ns                ;
; 14.362 ns                               ; 177.37 MHz ( period = 5.638 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[47]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.436 ns                ;
; 14.362 ns                               ; 177.37 MHz ( period = 5.638 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[47]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.436 ns                ;
; 14.362 ns                               ; 177.37 MHz ( period = 5.638 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[47]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.436 ns                ;
; 14.362 ns                               ; 177.37 MHz ( period = 5.638 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[47]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.436 ns                ;
; 14.362 ns                               ; 177.37 MHz ( period = 5.638 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[47]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.436 ns                ;
; 14.363 ns                               ; 177.40 MHz ( period = 5.637 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[35]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.440 ns                ;
; 14.363 ns                               ; 177.40 MHz ( period = 5.637 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[35]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.440 ns                ;
; 14.363 ns                               ; 177.40 MHz ( period = 5.637 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[35]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.440 ns                ;
; 14.363 ns                               ; 177.40 MHz ( period = 5.637 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[35]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.440 ns                ;
; 14.363 ns                               ; 177.40 MHz ( period = 5.637 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[35]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.440 ns                ;
; 14.363 ns                               ; 177.40 MHz ( period = 5.637 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[35]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.440 ns                ;
; 14.366 ns                               ; 177.49 MHz ( period = 5.634 ns )                    ; count[4]                                                                                                                                                             ; to_see1[14]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.415 ns                ;
; 14.379 ns                               ; 177.90 MHz ( period = 5.621 ns )                    ; count[2]                                                                                                                                                             ; to_see2[11]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.415 ns                ;
; 14.384 ns                               ; 178.06 MHz ( period = 5.616 ns )                    ; count[0]                                                                                                                                                             ; to_see1[3]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.410 ns                ;
; 14.388 ns                               ; 178.19 MHz ( period = 5.612 ns )                    ; count[5]                                                                                                                                                             ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.406 ns                ;
; 14.394 ns                               ; 178.38 MHz ( period = 5.606 ns )                    ; data_tx_rx:packet_mover|power_E_F[2]                                                                                                                                 ; to_see2[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.403 ns                ;
; 14.403 ns                               ; 178.67 MHz ( period = 5.597 ns )                    ; count[2]                                                                                                                                                             ; to_see1[4]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.392 ns                ;
; 14.432 ns                               ; 179.60 MHz ( period = 5.568 ns )                    ; data_tx_rx:packet_mover|power_E_F[3]                                                                                                                                 ; to_see2[11]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.365 ns                ;
; 14.434 ns                               ; 179.66 MHz ( period = 5.566 ns )                    ; count[4]                                                                                                                                                             ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.360 ns                ;
; 14.436 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[46]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.367 ns                ;
; 14.436 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[46]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.367 ns                ;
; 14.436 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[46]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.367 ns                ;
; 14.436 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[46]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.367 ns                ;
; 14.436 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[46]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.367 ns                ;
; 14.436 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[46]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.367 ns                ;
; 14.450 ns                               ; 180.18 MHz ( period = 5.550 ns )                    ; count[6]                                                                                                                                                             ; to_see1[14]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.331 ns                ;
; 14.453 ns                               ; 180.28 MHz ( period = 5.547 ns )                    ; data_tx_rx:packet_mover|power_F_H[0]                                                                                                                                 ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.344 ns                ;
; 14.453 ns                               ; 180.28 MHz ( period = 5.547 ns )                    ; count[7]                                                                                                                                                             ; to_see1[4]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.342 ns                ;
; 14.459 ns                               ; 180.47 MHz ( period = 5.541 ns )                    ; count[1]                                                                                                                                                             ; to_see1[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.338 ns                ;
; 14.459 ns                               ; 180.47 MHz ( period = 5.541 ns )                    ; data_tx_rx:packet_mover|power_A_G[0]                                                                                                                                 ; to_see1[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 5.331 ns                ;
; 14.473 ns                               ; 180.93 MHz ( period = 5.527 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[44]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.330 ns                ;
; 14.473 ns                               ; 180.93 MHz ( period = 5.527 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[44]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.330 ns                ;
; 14.473 ns                               ; 180.93 MHz ( period = 5.527 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[44]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.330 ns                ;
; 14.473 ns                               ; 180.93 MHz ( period = 5.527 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[44]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.330 ns                ;
; 14.473 ns                               ; 180.93 MHz ( period = 5.527 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[44]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.330 ns                ;
; 14.473 ns                               ; 180.93 MHz ( period = 5.527 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[44]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.330 ns                ;
; 14.480 ns                               ; 181.16 MHz ( period = 5.520 ns )                    ; count[7]                                                                                                                                                             ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.314 ns                ;
; 14.480 ns                               ; 181.16 MHz ( period = 5.520 ns )                    ; data_tx_rx:packet_mover|power_B_C[0]                                                                                                                                 ; to_see2[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.320 ns                ;
; 14.509 ns                               ; 182.12 MHz ( period = 5.491 ns )                    ; count[1]                                                                                                                                                             ; to_see2[3]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.286 ns                ;
; 14.518 ns                               ; 182.42 MHz ( period = 5.482 ns )                    ; count[6]                                                                                                                                                             ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.276 ns                ;
; 14.520 ns                               ; 182.48 MHz ( period = 5.480 ns )                    ; count[2]                                                                                                                                                             ; to_see1[14]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.261 ns                ;
; 14.522 ns                               ; 182.55 MHz ( period = 5.478 ns )                    ; data_tx_rx:packet_mover|power_A_F[3]                                                                                                                                 ; to_see1[11]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.275 ns                ;
; 14.530 ns                               ; 182.82 MHz ( period = 5.470 ns )                    ; count[5]                                                                                                                                                             ; to_see1[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.267 ns                ;
; 14.532 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; data_tx_rx:packet_mover|power_B_D[1]                                                                                                                                 ; to_see1[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.268 ns                ;
; 14.548 ns                               ; 183.42 MHz ( period = 5.452 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[2] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.239 ns                ;
; 14.570 ns                               ; 184.16 MHz ( period = 5.430 ns )                    ; count[7]                                                                                                                                                             ; to_see1[14]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.211 ns                ;
; 14.576 ns                               ; 184.37 MHz ( period = 5.424 ns )                    ; count[4]                                                                                                                                                             ; to_see1[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.221 ns                ;
; 14.577 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; count[1]                                                                                                                                                             ; to_see2[13]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.204 ns                ;
; 14.579 ns                               ; 184.47 MHz ( period = 5.421 ns )                    ; count[8]                                                                                                                                                             ; to_see1[4]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.216 ns                ;
; 14.591 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; count[1]                                                                                                                                                             ; to_see2[6]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.190 ns                ;
; 14.593 ns                               ; 184.95 MHz ( period = 5.407 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[37]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.210 ns                ;
; 14.593 ns                               ; 184.95 MHz ( period = 5.407 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[37]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.210 ns                ;
; 14.593 ns                               ; 184.95 MHz ( period = 5.407 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[37]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.210 ns                ;
; 14.593 ns                               ; 184.95 MHz ( period = 5.407 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[37]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.210 ns                ;
; 14.593 ns                               ; 184.95 MHz ( period = 5.407 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[37]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.210 ns                ;
; 14.593 ns                               ; 184.95 MHz ( period = 5.407 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[37]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.210 ns                ;
; 14.608 ns                               ; 185.46 MHz ( period = 5.392 ns )                    ; count[3]                                                                                                                                                             ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.186 ns                ;
; 14.608 ns                               ; 185.46 MHz ( period = 5.392 ns )                    ; count[5]                                                                                                                                                             ; to_see2[13]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.173 ns                ;
; 14.619 ns                               ; 185.84 MHz ( period = 5.381 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7]                               ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.167 ns                ;
; 14.619 ns                               ; 185.84 MHz ( period = 5.381 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7]                               ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.167 ns                ;
; 14.622 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; count[5]                                                                                                                                                             ; to_see2[6]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.159 ns                ;
; 14.625 ns                               ; 186.05 MHz ( period = 5.375 ns )                    ; data_tx_rx:packet_mover|power_D_G[0]                                                                                                                                 ; to_see1[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 5.167 ns                ;
; 14.631 ns                               ; 186.25 MHz ( period = 5.369 ns )                    ; data_tx_rx:packet_mover|power_A_G[2]                                                                                                                                 ; to_see1[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.166 ns                ;
; 14.638 ns                               ; 186.50 MHz ( period = 5.362 ns )                    ; count[7]                                                                                                                                                             ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.156 ns                ;
; 14.640 ns                               ; 186.57 MHz ( period = 5.360 ns )                    ; data_tx_rx:packet_mover|power_E_H[2]                                                                                                                                 ; to_see1[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 5.159 ns                ;
; 14.647 ns                               ; 186.81 MHz ( period = 5.353 ns )                    ; data_tx_rx:packet_mover|power_F_G[0]                                                                                                                                 ; to_see1[0]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.790 ns                 ; 5.143 ns                ;
; 14.654 ns                               ; 187.06 MHz ( period = 5.346 ns )                    ; count[4]                                                                                                                                                             ; to_see2[13]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.127 ns                ;
; 14.660 ns                               ; 187.27 MHz ( period = 5.340 ns )                    ; count[6]                                                                                                                                                             ; to_see1[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.137 ns                ;
; 14.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; count[8]                                                                                                                                                             ; to_see2[9]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.126 ns                ;
; 14.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; count[4]                                                                                                                                                             ; to_see2[6]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.113 ns                ;
; 14.690 ns                               ; 188.32 MHz ( period = 5.310 ns )                    ; count[1]                                                                                                                                                             ; to_see1[5]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.105 ns                ;
; 14.696 ns                               ; 188.54 MHz ( period = 5.304 ns )                    ; count[8]                                                                                                                                                             ; to_see1[14]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.085 ns                ;
; 14.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; data_tx_rx:packet_mover|power_B_C[2]                                                                                                                                 ; to_see2[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.086 ns                ;
; 14.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; data_tx_rx:packet_mover|power_G_H[2]                                                                                                                                 ; to_see2[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.799 ns                 ; 5.085 ns                ;
; 14.716 ns                               ; 189.25 MHz ( period = 5.284 ns )                    ; count[2]                                                                                                                                                             ; to_see1[3]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.078 ns                ;
; 14.721 ns                               ; 189.43 MHz ( period = 5.279 ns )                    ; count[5]                                                                                                                                                             ; to_see1[5]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.074 ns                ;
; 14.722 ns                               ; 189.47 MHz ( period = 5.278 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[36]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.081 ns                ;
; 14.722 ns                               ; 189.47 MHz ( period = 5.278 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[36]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.081 ns                ;
; 14.722 ns                               ; 189.47 MHz ( period = 5.278 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[36]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.081 ns                ;
; 14.722 ns                               ; 189.47 MHz ( period = 5.278 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[36]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.081 ns                ;
; 14.722 ns                               ; 189.47 MHz ( period = 5.278 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[36]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.081 ns                ;
; 14.722 ns                               ; 189.47 MHz ( period = 5.278 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[36]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.803 ns                 ; 5.081 ns                ;
; 14.732 ns                               ; 189.83 MHz ( period = 5.268 ns )                    ; count[3]                                                                                                                                                             ; to_see1[4]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.063 ns                ;
; 14.735 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[2]                               ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.051 ns                ;
; 14.735 ns                               ; 189.93 MHz ( period = 5.265 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[2]                               ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.051 ns                ;
; 14.738 ns                               ; 190.04 MHz ( period = 5.262 ns )                    ; count[6]                                                                                                                                                             ; to_see2[13]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.043 ns                ;
; 14.738 ns                               ; 190.04 MHz ( period = 5.262 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[5]                               ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.048 ns                ;
; 14.738 ns                               ; 190.04 MHz ( period = 5.262 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[5]                               ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.048 ns                ;
; 14.752 ns                               ; 190.55 MHz ( period = 5.248 ns )                    ; count[6]                                                                                                                                                             ; to_see2[6]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.029 ns                ;
; 14.756 ns                               ; 190.69 MHz ( period = 5.244 ns )                    ; count[1]                                                                                                                                                             ; to_see1[12]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 5.025 ns                ;
; 14.766 ns                               ; 191.06 MHz ( period = 5.234 ns )                    ; count[3]                                                                                                                                                             ; to_see2[8]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.794 ns                 ; 5.028 ns                ;
; 14.767 ns                               ; 191.09 MHz ( period = 5.233 ns )                    ; count[4]                                                                                                                                                             ; to_see1[5]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.028 ns                ;
; 14.774 ns                               ; 191.35 MHz ( period = 5.226 ns )                    ; count[1]                                                                                                                                                             ; to_see1[6]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.021 ns                ;
; 14.778 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[41]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.020 ns                ;
; 14.778 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[41]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.020 ns                ;
; 14.778 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[41]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.020 ns                ;
; 14.778 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[41]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.020 ns                ;
; 14.778 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[41]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.020 ns                ;
; 14.778 ns                               ; 191.50 MHz ( period = 5.222 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[41]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 5.020 ns                ;
; 14.780 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; count[7]                                                                                                                                                             ; to_see1[2]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 5.017 ns                ;
; 14.784 ns                               ; 191.72 MHz ( period = 5.216 ns )                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[1] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.003 ns                ;
; 14.786 ns                               ; 191.79 MHz ( period = 5.214 ns )                    ; data_tx_rx:packet_mover|power_B_C[1]                                                                                                                                 ; to_see2[1]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.800 ns                 ; 5.014 ns                ;
; 14.787 ns                               ; 191.83 MHz ( period = 5.213 ns )                    ; count[5]                                                                                                                                                             ; to_see1[12]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.994 ns                ;
; 14.800 ns                               ; 192.31 MHz ( period = 5.200 ns )                    ; data_tx_rx:packet_mover|power_F_H[2]                                                                                                                                 ; to_see2[10]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.797 ns                 ; 4.997 ns                ;
; 14.808 ns                               ; 192.60 MHz ( period = 5.192 ns )                    ; count[2]                                                                                                                                                             ; to_see2[13]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 4.973 ns                ;
; 14.810 ns                               ; 192.68 MHz ( period = 5.190 ns )                    ; count[5]                                                                                                                                                             ; to_see1[6]                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 4.985 ns                ;
; 14.817 ns                               ; 192.94 MHz ( period = 5.183 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[16]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.981 ns                ;
; 14.817 ns                               ; 192.94 MHz ( period = 5.183 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[16]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.981 ns                ;
; 14.817 ns                               ; 192.94 MHz ( period = 5.183 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[16]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.981 ns                ;
; 14.817 ns                               ; 192.94 MHz ( period = 5.183 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[16]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.981 ns                ;
; 14.817 ns                               ; 192.94 MHz ( period = 5.183 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[16]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.981 ns                ;
; 14.817 ns                               ; 192.94 MHz ( period = 5.183 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[16]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.981 ns                ;
; 14.819 ns                               ; 193.01 MHz ( period = 5.181 ns )                    ; data_tx_rx:packet_mover|receive_send_state.SPACKET1                                                                                                                  ; data_tx_rx:packet_mover|pb_data_tx[7]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 4.960 ns                ;
; 14.820 ns                               ; 193.05 MHz ( period = 5.180 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[40]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.978 ns                ;
; 14.820 ns                               ; 193.05 MHz ( period = 5.180 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[40]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.978 ns                ;
; 14.820 ns                               ; 193.05 MHz ( period = 5.180 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[40]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.978 ns                ;
; 14.820 ns                               ; 193.05 MHz ( period = 5.180 ns )                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[40]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.798 ns                 ; 4.978 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                      ;                                                                                                                                                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ethernet_clk:e25|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                    ; To                                                                                                                                                                                      ; From Clock                                     ; To Clock                                       ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[6]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[6]                                                                                                                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[5]                                                                                                                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[5]                                                                                                                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[0]                                                                                                                  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[0]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[5]                                                                                                                  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[5]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_post_spin_state.00010                                                                                                           ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_post_spin_state.00010                                                                                                           ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[10]                                                                                                                  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[10]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[11]                                                                                                                  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[11]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[14]                                                                                                                  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[14]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.10000                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.10000                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[1]                                                                                                                  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[1]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[1]                                                                                                                 ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[1]                                                                                                                 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[0]                                                                                                                 ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[0]                                                                                                                 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[2]                                                                                                                 ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[2]                                                                                                                 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_read                                                                                                                          ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_read                                                                                                                          ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010010                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010010                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010000                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010000                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[0]                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[0]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|spin_next                                                                                                                           ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|spin_next                                                                                                                           ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00001                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00001                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000011110010                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000011110010                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[5]                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[5]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000000000                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000000000                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000000001                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000000001                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011101                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011101                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011001                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011001                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010100                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010100                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000000101                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000000101                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010101                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010101                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010110                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010110                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011110                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011100                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100000                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101000                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010011                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010011                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011111                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011111                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000011111111                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000011111111                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011010                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011010                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011100                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011100                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000011110000                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000011110000                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011000                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011000                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[4]                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[4]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000011111110                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000011111110                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[3]                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[3]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010111                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010111                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101010                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011011                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000011011                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_in_progress                                                                                                                      ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_in_progress                                                                                                                      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[7]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[7]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[6]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[6]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[5]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[5]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_odd_length                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_odd_length                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[0]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[0]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[1]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[0]                                                                                                                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001101                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001101                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_bad_packet                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_bad_packet                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_ahe:rdaclr|dffe15a[0]                               ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_ahe:rdaclr|dffe16a[0]                               ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.517 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100101                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100110                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[0] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.523 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100101                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001001                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001001                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001010                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[1]                                                                                                                  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.10010                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_bad_packet                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.530 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[1]                                                                                                                 ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[2]                                                                                                                 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.533 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00101                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[0]                                                                                                                 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101001                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.536 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_fifo_rd_req                                                                                                                      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.538 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101011                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101100                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.542 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000011110010                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000010                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000001                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.546 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.551 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.553 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.571 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.587 ns                 ;
; 0.572 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.588 ns                 ;
; 0.621 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe16a[5] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe17a[5] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.637 ns                 ;
; 0.641 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01100                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01101                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.657 ns                 ;
; 0.654 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.659 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010011                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010100                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011100                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011101                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.663 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[6] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[6] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100001                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011011                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.666 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[0]                                                                                                                  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01110                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010111                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.669 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.672 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.675 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.677 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00001                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00011                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.678 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001101                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001111                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.683 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.694 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.710 ns                 ;
; 0.702 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_post_spin_state.00010                                                                                                           ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00010                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.717 ns                 ;
; 0.707 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001111                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010000                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.724 ns                 ;
; 0.712 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[4] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[4] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.728 ns                 ;
; 0.713 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe16a[6] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe17a[6] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.729 ns                 ;
; 0.713 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe16a[3] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe17a[3] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.729 ns                 ;
; 0.718 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|rdptr_g[0]                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.734 ns                 ;
; 0.720 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[5]                                                                                                                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[5]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.735 ns                 ;
; 0.727 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01010                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01011                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.730 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|rdptr_g[3]                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.746 ns                 ;
; 0.733 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001101                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_req                                                                                                                      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.749 ns                 ;
; 0.738 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[0]                                                                                                                 ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[1]                                                                                                                 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.754 ns                 ;
; 0.750 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001101                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001110                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.767 ns                 ;
; 0.754 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00010                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1]                                                                                                                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.771 ns                 ;
; 0.756 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00010                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[2]                                                                                                                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.773 ns                 ;
; 0.758 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00010                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0]                                                                                                                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.775 ns                 ;
; 0.762 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[0]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101100                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.778 ns                 ;
; 0.765 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101101                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101110                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.781 ns                 ;
; 0.771 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01101                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.10010                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.787 ns                 ;
; 0.773 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011111                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.775 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.791 ns                 ;
; 0.779 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00001                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00100                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101011                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[8]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[8]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.782 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00001                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00010                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.782 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.783 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.799 ns                 ;
; 0.785 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[6]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[6]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.785 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[4]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[4]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.785 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[2]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[2]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.786 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01100                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[5]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.786 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01100                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[1]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.786 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[2]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[2]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.786 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[8]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[8]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.795 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[1]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[1]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.799 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe16a[2] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe17a[2] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.803 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100111                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101000                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100011                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.806 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[3]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[3]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[5]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[5]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101010                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[0]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010000                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010001                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[2] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[2] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011111                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100000                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.813 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[9]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_length[9]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[4]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[4]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[6]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[6]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00010                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[0]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.819 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00100                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[5]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00100                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[3]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.823 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.824 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.825 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|address_position[1]                                                                                                                 ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01000                                                                                                                     ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.840 ns                 ;
; 0.825 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.826 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.10010                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[1]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.828 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01111                                                                                                                     ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[5]                                                                                                                  ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.832 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101110                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_in_progress                                                                                                                      ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.836 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe16a[4] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe17a[4] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011101                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011110                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[7]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[7]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.840 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[7] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[7] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[9]                                                                                                                        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[9]                                                                                                                        ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a[5] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19|dffe21a[5] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe16a[1] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15|dffe17a[1] ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[11]                                                                                                                       ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[11]                                                                                                                       ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; ethernet_clk:e25|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                     ;                                                                                                                                                                                         ;                                                ;                                                ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                 ; To                                                                                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; crystal_read:read_crystals|GPIO_0o[7]                                                                                                                                ; crystal_read:read_crystals|GPIO_0o[7]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|GPIO_0o[6]                                                                                                                                ; crystal_read:read_crystals|GPIO_0o[6]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|GPIO_0o[5]                                                                                                                                ; crystal_read:read_crystals|GPIO_0o[5]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|GPIO_0o[4]                                                                                                                                ; crystal_read:read_crystals|GPIO_0o[4]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|GPIO_0o[3]                                                                                                                                ; crystal_read:read_crystals|GPIO_0o[3]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|GPIO_0o[2]                                                                                                                                ; crystal_read:read_crystals|GPIO_0o[2]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|GPIO_0o[1]                                                                                                                                ; crystal_read:read_crystals|GPIO_0o[1]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|GPIO_0o[0]                                                                                                                                ; crystal_read:read_crystals|GPIO_0o[0]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; pulse_timer:two_sec|pulse_clk                                                                                                                                        ; pulse_timer:two_sec|pulse_clk                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.OFF_2_ON                                                                                                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.OFF_2_ON                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.ON_2_OFF                                                                                                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.ON_2_OFF                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.ON                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.ON                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.OFF                                                                                                                     ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.OFF                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON                                                                                                                       ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON_2_OFF                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.IDLE                                                                                                                        ; crystal_read:read_crystals|crystal_state.IDLE                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.IDLE2                                                                                                                       ; crystal_read:read_crystals|crystal_state.IDLE2                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.START_3                                                                                                                     ; crystal_read:read_crystals|crystal_state.START_3                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.START_A                                                                                                                     ; crystal_read:read_crystals|crystal_state.START_A                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.START_5                                                                                                                     ; crystal_read:read_crystals|crystal_state.START_5                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.START_7                                                                                                                     ; crystal_read:read_crystals|crystal_state.START_7                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON_2_OFF                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON                                                                                                                       ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.ON_2_OFF                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.ON                                                                                                                       ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.START_4                                                                                                                     ; crystal_read:read_crystals|crystal_state.START_4                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.START_8                                                                                                                     ; crystal_read:read_crystals|crystal_state.START_8                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.ON_2_OFF                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.ON                                                                                                                       ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.START_6                                                                                                                     ; crystal_read:read_crystals|crystal_state.START_6                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; crystal_read:read_crystals|crystal_state.START_2                                                                                                                     ; crystal_read:read_crystals|crystal_state.START_2                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.ON_2_OFF                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.ON                                                                                                                       ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON                                                                                                                       ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON_2_OFF                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON                                                                                                                       ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON                                                                                                                       ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON_2_OFF                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.ON_2_OFF                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.ON                                                                                                                       ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[5]                                                                                                          ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[5]                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[4]                                                                                                          ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[4]                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[3]                                                                                                          ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[3]                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[2]                                                                                                          ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[2]                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[1]                                                                                                          ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[1]                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[0]                                                                                                          ; data_tx_rx:packet_mover|tx_packet:send_packet|pb_address[0]                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|updating_send_signals                                                                                                                        ; data_tx_rx:packet_mover|updating_send_signals                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|pb_data_tx[15]                                                                                                                               ; data_tx_rx:packet_mover|pb_data_tx[15]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|pb_data_tx[5]                                                                                                                                ; data_tx_rx:packet_mover|pb_data_tx[5]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|pb_data_tx[2]                                                                                                                                ; data_tx_rx:packet_mover|pb_data_tx[2]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|pb_data_tx[1]                                                                                                                                ; data_tx_rx:packet_mover|pb_data_tx[1]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|pb_wren_tx                                                                                                                                   ; data_tx_rx:packet_mover|pb_wren_tx                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|rx_waiting                                                                                                          ; data_tx_rx:packet_mover|rx_packet:recevie_packet|rx_waiting                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_LENGTH                                                                                                   ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_LENGTH                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_DATA_READ1                                                                                               ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_DATA_READ1                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[5] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[5] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[6] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[6] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|receive_packet_state.START_RECEIVE                                                                                                           ; data_tx_rx:packet_mover|receive_packet_state.START_RECEIVE                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|receive_packet_state.WAIT_RECEIVE                                                                                                            ; data_tx_rx:packet_mover|receive_packet_state.WAIT_RECEIVE                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[4] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[4] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[3] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[3] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[2] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[2] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[1] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[1] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp|counter13a[0] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_DATA_WRITE                                                                                               ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_DATA_WRITE                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|send_ship_data                                                                                                                               ; data_tx_rx:packet_mover|send_ship_data                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[5]                                                                                                 ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[5]                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[4]                                                                                                 ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[4]                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[7]                                                                                                 ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[7]                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[6]                                                                                                 ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[6]                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[1]                                                                                                 ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[1]                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[3]                                                                                                 ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[3]                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[0]                                                                                                 ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[0]                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[2]                                                                                                 ; data_tx_rx:packet_mover|rx_packet:recevie_packet|delay_spin_count[2]                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|move_packet_to_pb                                                                                                                            ; data_tx_rx:packet_mover|move_packet_to_pb                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.IDLE                                                                                                           ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.IDLE                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.IDLE2                                                                                                          ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.IDLE2                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_me                                                                                                               ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_me                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.IDLE                                                                                                        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.IDLE                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.IDLE2                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.IDLE2                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.DELAY_SPIN                                                                                                  ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.DELAY_SPIN                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET10                                                                                                                    ; data_tx_rx:packet_mover|after_spin_read.UPACKET10                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.BEGIN_SEND                                                                                                                   ; data_tx_rx:packet_mover|after_spin_read.BEGIN_SEND                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET2                                                                                                                     ; data_tx_rx:packet_mover|after_spin_read.UPACKET2                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET3                                                                                                                     ; data_tx_rx:packet_mover|after_spin_read.UPACKET3                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw14|b_state.OFF                                                                                                                     ; debounce_DE2_SW:debSW|debouncer:sw14|b_state.OFF                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET8                                                                                                                     ; data_tx_rx:packet_mover|after_spin_read.UPACKET8                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|transfer_ready                                                                                                         ; data_tx_rx:packet_mover|tx_packet:send_packet|transfer_ready                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|found_packet                                                                                                        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|found_packet                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|rx_fifo_rd_req                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|rx_fifo_rd_req                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET7                                                                                                                     ; data_tx_rx:packet_mover|after_spin_read.UPACKET7                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET6                                                                                                                     ; data_tx_rx:packet_mover|after_spin_read.UPACKET6                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|receive_send_state.TURN_OFF_PROC_SIGS                                                                                                        ; data_tx_rx:packet_mover|receive_send_state.TURN_OFF_PROC_SIGS                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|receive_send_state.TX_COMPLETE                                                                                                               ; data_tx_rx:packet_mover|receive_send_state.TX_COMPLETE                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET1                                                                                                                     ; data_tx_rx:packet_mover|after_spin_read.UPACKET1                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw14|b_state.OFF_2_ON                                                                                                                ; debounce_DE2_SW:debSW|debouncer:sw14|b_state.OFF_2_ON                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|receive_send_state.WAIT_FOR_YOUR_PACKET                                                                                                      ; data_tx_rx:packet_mover|receive_send_state.WAIT_FOR_YOUR_PACKET                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET11                                                                                                                    ; data_tx_rx:packet_mover|after_spin_read.UPACKET11                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; pulse_timer:two_sec|pulse_state.PCOUNTDOWN                                                                                                                           ; pulse_timer:two_sec|pulse_state.PCOUNTDOWN                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET5                                                                                                                     ; data_tx_rx:packet_mover|after_spin_read.UPACKET5                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET4                                                                                                                     ; data_tx_rx:packet_mover|after_spin_read.UPACKET4                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.STATE_DATA_WRITE1                                                                                           ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.STATE_DATA_WRITE1                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.STATE_DATA_WRITE2                                                                                           ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.STATE_DATA_WRITE2                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw14|b_state.ON_2_OFF                                                                                                                ; debounce_DE2_SW:debSW|debouncer:sw14|b_state.ON_2_OFF                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; debounce_DE2_SW:debSW|debouncer:sw14|b_state.ON                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw14|b_state.ON                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET9                                                                                                                     ; data_tx_rx:packet_mover|after_spin_read.UPACKET9                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[5]                                                                                                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[5]                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[4]                                                                                                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[4]                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[3]                                                                                                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[3]                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[2]                                                                                                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[2]                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[1]                                                                                                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[1]                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[0]                                                                                                    ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_address_rx[0]                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[15]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[15]                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[14]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[14]                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[13]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[13]                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[12]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[12]                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[11]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[11]                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[10]                                                                                                      ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[10]                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[9]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[9]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[8]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[8]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[7]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[7]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[6]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[6]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[5]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[5]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[4]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[4]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[3]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[3]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[2]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[2]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[1]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[1]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[0]                                                                                                       ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_data_rx[0]                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_wren_rx                                                                                                          ; data_tx_rx:packet_mover|rx_packet:recevie_packet|pb_wren_rx                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr|dffe15a[0]            ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr|dffe16a[0]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.517 ns                                ; data_tx_rx:packet_mover|after_spin_read.UPACKET6                                                                                                                     ; data_tx_rx:packet_mover|receive_send_state.UPACKET6                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.520 ns                                ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|counter[10]                                                                                                         ; data_tx_rx:packet_mover|rx_packet:recevie_packet|counter[10]                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; crystal_read:read_crystals|crystal_state.NEXT_6                                                                                                                      ; crystal_read:read_crystals|crystal_state.START_6                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.OFF_2_ON                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw6|clean                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_MAC2                                                                                                     ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_MAC1                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_counter[19]                                                                                                                   ; debounce_DE2_SW:debSW|debouncer:sw15|b_counter[19]                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw8|b_counter[19]                                                                                                                    ; debounce_DE2_SW:debSW|debouncer:sw8|b_counter[19]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw3|b_counter[19]                                                                                                                    ; debounce_DE2_SW:debSW|debouncer:sw3|b_counter[19]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw4|b_counter[19]                                                                                                                    ; debounce_DE2_SW:debSW|debouncer:sw4|b_counter[19]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw6|b_counter[19]                                                                                                                    ; debounce_DE2_SW:debSW|debouncer:sw6|b_counter[19]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw5|b_counter[19]                                                                                                                    ; debounce_DE2_SW:debSW|debouncer:sw5|b_counter[19]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw7|b_counter[19]                                                                                                                    ; debounce_DE2_SW:debSW|debouncer:sw7|b_counter[19]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw0|b_counter[19]                                                                                                                    ; debounce_DE2_SW:debSW|debouncer:sw0|b_counter[19]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw1|b_counter[19]                                                                                                                    ; debounce_DE2_SW:debSW|debouncer:sw1|b_counter[19]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw2|b_counter[19]                                                                                                                    ; debounce_DE2_SW:debSW|debouncer:sw2|b_counter[19]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; crystal_read:read_crystals|timer[19]                                                                                                                                 ; crystal_read:read_crystals|timer[19]                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; debounce_DE2_SW:debSW|debouncer:sw14|b_counter[19]                                                                                                                   ; debounce_DE2_SW:debSW|debouncer:sw14|b_counter[19]                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; crystal_read:read_crystals|crystal_state.NEXT_2                                                                                                                      ; crystal_read:read_crystals|crystal_state.START_2                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; crystal_read:read_crystals|crystal_state.NEXT_8                                                                                                                      ; crystal_read:read_crystals|crystal_state.START_8                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_MAC3                                                                                                     ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_MAC2                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.STATE_MAC3_2                                                                                                ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.STATE_MAC2_2                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.ON_2_OFF                                                                                                                ; debounce_DE2_SW:debSW|debouncer:sw15|clean                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.ON_2_OFF                                                                                                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.OFF                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; crystal_read:read_crystals|crystal_state.READ_2                                                                                                                      ; crystal_read:read_crystals|crystal_state.NEXT_3                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw3|clean                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.OFF_2_ON                                                                                                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.ON                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.OFF                                                                                                                     ; debounce_DE2_SW:debSW|debouncer:sw15|b_state.OFF_2_ON                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; crystal_read:read_crystals|crystal_state.READ_6                                                                                                                      ; crystal_read:read_crystals|crystal_state.NEXT_7                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw2|clean                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; data_tx_rx:packet_mover|receive_send_state.REQUEST_TX                                                                                                                ; data_tx_rx:packet_mover|updating_send_signals                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; pulse_timer:two_sec|pulse_timer[25]                                                                                                                                  ; pulse_timer:two_sec|pulse_state.PCOUNTDOWN                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; data_tx_rx:packet_mover|pb_address_rx_r[5]                                                                                                                           ; data_tx_rx:packet_mover|pb_address_rx_r[5]                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF                                                                                                                      ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF_2_ON                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.ON_2_OFF                                                                                                                 ; debounce_DE2_SW:debSW|debouncer:sw4|clean                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_LENGTH                                                                                                   ; data_tx_rx:packet_mover|tx_packet:send_packet|e_state.STATE_MAC3                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                  ;                                                                                                                                                                      ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+----------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+----------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 9.973 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.517 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.439 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.378 ns   ; SW[15]        ; to_see2[9]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.360 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.351 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.341 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.337 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.230 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.220 ns   ; SW[15]        ; to_see2[8]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.180 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.177 ns   ; SW[16]        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.177 ns   ; SW[16]        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.177 ns   ; SW[16]        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.177 ns   ; SW[16]        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.177 ns   ; SW[16]        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.177 ns   ; SW[16]        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]           ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.115 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 9.078 ns   ; SW[15]        ; to_see1[2]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 9.029 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.998 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[10]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.986 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.986 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.936 ns   ; SW[15]        ; to_see1[1]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.936 ns   ; SW[15]        ; to_see1[8]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.936 ns   ; SW[15]        ; to_see1[9]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.936 ns   ; SW[15]        ; to_see1[10]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.936 ns   ; SW[15]        ; to_see2[0]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.936 ns   ; SW[15]        ; to_see2[1]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.936 ns   ; SW[15]        ; to_see2[2]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.932 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[11]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.926 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.870 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.857 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[12]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.809 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[11]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.804 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.764 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[8]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.755 ns   ; SW[15]        ; to_see2[10]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.734 ns   ; SW[16]        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[8]            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.724 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.721 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[13]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.675 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.672 ns   ; SW[16]        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.662 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[9]           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.659 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.646 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.595 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[9]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.581 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.573 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.567 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.558 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.555 ns   ; SW[16]        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.STATE_DATA_WRITE2 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.555 ns   ; SW[16]        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_me                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.548 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.544 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.542 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[10]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.530 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.530 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.502 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.501 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_6_hooked_up_to[0]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.501 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_6_hooked_up_to[1]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.501 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_6_hooked_up_to[2]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.495 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.493 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.483 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.479 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.478 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[6]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.476 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[11]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.464 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[10]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.452 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.452 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.448 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.437 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.416 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.414 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_bad_packet          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.414 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.410 ns   ; GPIO_0i[2]    ; crystal_read:read_crystals|power_crystal_8_hooked_up_to[0]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.410 ns   ; GPIO_0i[2]    ; crystal_read:read_crystals|power_crystal_8_hooked_up_to[1]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.410 ns   ; GPIO_0i[2]    ; crystal_read:read_crystals|power_crystal_8_hooked_up_to[2]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.407 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.401 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[12]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.398 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[11]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.397 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.393 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.385 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[10]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.383 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.383 ns   ; ENET_DATA[11] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.376 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[10]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.375 ns   ; SW[15]        ; to_see1[4]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.375 ns   ; SW[15]        ; to_see1[5]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.375 ns   ; SW[15]        ; to_see1[6]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.375 ns   ; SW[15]        ; to_see2[3]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.375 ns   ; SW[15]        ; to_see2[4]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.375 ns   ; SW[15]        ; to_see2[5]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.375 ns   ; SW[15]        ; to_see1[7]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.375 ns   ; SW[15]        ; to_see2[7]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.373 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.373 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.372 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.367 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[8]           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.366 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[10]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.364 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.364 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.362 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[10]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.354 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.354 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.353 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[11]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.350 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.350 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.336 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.333 ns   ; GPIO_0i[3]    ; crystal_read:read_crystals|power_crystal_8_hooked_up_to[0]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.333 ns   ; GPIO_0i[3]    ; crystal_read:read_crystals|power_crystal_8_hooked_up_to[1]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.333 ns   ; GPIO_0i[3]    ; crystal_read:read_crystals|power_crystal_8_hooked_up_to[2]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.333 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_3_hooked_up_to[0]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.333 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_3_hooked_up_to[1]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.333 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_3_hooked_up_to[2]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.326 ns   ; ENET_DATA[12] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.323 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[12]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.321 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_4_hooked_up_to[0]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.321 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_4_hooked_up_to[1]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.321 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_4_hooked_up_to[2]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.319 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[11]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.318 ns   ; ENET_DATA[11] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.310 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[11]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.308 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[8]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.300 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[11]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.297 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_5_hooked_up_to[0]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.297 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_5_hooked_up_to[1]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.297 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_5_hooked_up_to[2]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.297 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.296 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[11]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.287 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_2_hooked_up_to[0]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.287 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_2_hooked_up_to[1]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.287 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_2_hooked_up_to[2]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.286 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.286 ns   ; ENET_DATA[14] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.281 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_7_hooked_up_to[1]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.281 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_7_hooked_up_to[0]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.281 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_7_hooked_up_to[2]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.277 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.275 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[7]            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.275 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[11]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.265 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[13]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.261 ns   ; ENET_DATA[12] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.257 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.255 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[10]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.254 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.254 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.248 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.244 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[12]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.243 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.243 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.242 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[5]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.238 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.238 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[4]           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.235 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[12]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.234 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.232 ns   ; ENET_DATA[11] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.230 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[8]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.225 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[12]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.221 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[12]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.206 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[9]           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.204 ns   ; ENET_DATA[13] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[14]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.200 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[11]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.196 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[11]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.193 ns   ; SW[16]        ; data_tx_rx:packet_mover|rx_packet:recevie_packet|e_state.STATE_DATA_WRITE1 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.190 ns   ; SW[16]        ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[0]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.189 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[11]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.189 ns   ; ENET_DATA[11] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.189 ns   ; ENET_DATA[11] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.187 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[11]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.187 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[13]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.182 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[9]            ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.177 ns   ; ENET_DATA[9]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[11]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.175 ns   ; ENET_DATA[12] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[14]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.173 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[11]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.173 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[4]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.170 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[7]           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.158 ns   ; GPIO_0i[1]    ; crystal_read:read_crystals|power_crystal_6_hooked_up_to[0]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.158 ns   ; GPIO_0i[1]    ; crystal_read:read_crystals|power_crystal_6_hooked_up_to[1]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.158 ns   ; GPIO_0i[1]    ; crystal_read:read_crystals|power_crystal_6_hooked_up_to[2]                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.157 ns   ; ENET_DATA[14] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.155 ns   ; ENET_DATA[8]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_bad_packet          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.145 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[3]           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.142 ns   ; ENET_DATA[7]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[8]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.142 ns   ; SW[15]        ; to_see1[3]                                                                 ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.142 ns   ; SW[15]        ; to_see1[11]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.142 ns   ; SW[15]        ; to_see2[11]                                                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 8.139 ns   ; ENET_DATA[5]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[9]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.139 ns   ; ENET_DATA[13] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[15]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.138 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.132 ns   ; ENET_DATA[12] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[13]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.132 ns   ; ENET_DATA[12] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[15]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.131 ns   ; ENET_DATA[2]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[6]           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.128 ns   ; ENET_DATA[6]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[9]           ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.128 ns   ; ENET_DATA[3]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[8]     ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.127 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[12]          ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.125 ns   ; ENET_DATA[10] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[12]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.114 ns   ; ENET_DATA[4]  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_fifo_wr_data[12]    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.109 ns   ; GPIO_0i[0]    ; crystal_read:read_crystals|power_crystal_8_hooked_up_to[0]                 ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                            ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+----------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                                                    ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 12.717 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.601 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[2]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.598 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[5]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.492 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[8] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.462 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[9]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.442 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[6]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.426 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[2] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.362 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[4] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.340 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[4]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.337 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[3]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.185 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[8]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.050 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[9] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.013 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[3] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.975 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[6] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.843 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[7] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.763 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[1]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.737 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[5] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.730 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[0]                                                  ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.456 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[0] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.161 ns  ; to_see2[2]                                                                                                                                                                              ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.155 ns  ; to_see2[2]                                                                                                                                                                              ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.149 ns  ; to_see2[2]                                                                                                                                                                              ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.148 ns  ; to_see2[2]                                                                                                                                                                              ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.140 ns  ; to_see2[2]                                                                                                                                                                              ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.135 ns  ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16|dffe18a[1] ; LEDG[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.120 ns  ; to_see2[2]                                                                                                                                                                              ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.946 ns  ; to_see2[1]                                                                                                                                                                              ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.939 ns  ; to_see2[1]                                                                                                                                                                              ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.931 ns  ; to_see2[1]                                                                                                                                                                              ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.922 ns  ; to_see2[1]                                                                                                                                                                              ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.912 ns  ; to_see2[1]                                                                                                                                                                              ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.889 ns  ; to_see2[1]                                                                                                                                                                              ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.856 ns  ; to_see2[2]                                                                                                                                                                              ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.715 ns  ; debounce_DE2_SW:debSW|debouncer:sw15|clean                                                                                                                                              ; LEDR[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.631 ns  ; to_see2[1]                                                                                                                                                                              ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.506 ns  ; to_see2[3]                                                                                                                                                                              ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.497 ns  ; to_see2[3]                                                                                                                                                                              ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.489 ns  ; to_see2[3]                                                                                                                                                                              ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.487 ns  ; to_see2[3]                                                                                                                                                                              ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.474 ns  ; to_see2[3]                                                                                                                                                                              ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.472 ns  ; to_see2[3]                                                                                                                                                                              ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.458 ns  ; debounce_DE2_SW:debSW|debouncer:sw15|clean                                                                                                                                              ; LEDR[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.271 ns  ; to_see1[13]                                                                                                                                                                             ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.264 ns  ; to_see1[13]                                                                                                                                                                             ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.263 ns  ; to_see1[11]                                                                                                                                                                             ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.224 ns  ; to_see1[11]                                                                                                                                                                             ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.223 ns  ; to_see1[11]                                                                                                                                                                             ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.210 ns  ; to_see2[3]                                                                                                                                                                              ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.184 ns  ; to_see1[6]                                                                                                                                                                              ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.183 ns  ; to_see1[0]                                                                                                                                                                              ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.181 ns  ; to_see1[11]                                                                                                                                                                             ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.162 ns  ; to_see1[0]                                                                                                                                                                              ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.144 ns  ; to_see1[13]                                                                                                                                                                             ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.142 ns  ; to_see1[0]                                                                                                                                                                              ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.130 ns  ; to_see1[4]                                                                                                                                                                              ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.095 ns  ; to_see1[14]                                                                                                                                                                             ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.091 ns  ; to_see1[14]                                                                                                                                                                             ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.084 ns  ; to_see1[6]                                                                                                                                                                              ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.073 ns  ; data_tx_rx:packet_mover|sensor_detected_something[0]                                                                                                                                    ; LEDR[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.062 ns  ; to_see1[13]                                                                                                                                                                             ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.056 ns  ; to_see1[2]                                                                                                                                                                              ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.053 ns  ; to_see1[13]                                                                                                                                                                             ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.032 ns  ; to_see1[13]                                                                                                                                                                             ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.031 ns  ; to_see1[2]                                                                                                                                                                              ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.028 ns  ; to_see1[2]                                                                                                                                                                              ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.019 ns  ; to_see1[13]                                                                                                                                                                             ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.018 ns  ; to_see1[4]                                                                                                                                                                              ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.001 ns  ; to_see1[14]                                                                                                                                                                             ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.983 ns   ; to_see1[5]                                                                                                                                                                              ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.959 ns   ; to_see1[11]                                                                                                                                                                             ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.948 ns   ; to_see1[11]                                                                                                                                                                             ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.941 ns   ; to_see1[0]                                                                                                                                                                              ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.940 ns   ; to_see1[0]                                                                                                                                                                              ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.939 ns   ; to_see1[11]                                                                                                                                                                             ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.928 ns   ; to_see1[0]                                                                                                                                                                              ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.923 ns   ; to_see1[0]                                                                                                                                                                              ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.910 ns   ; debounce_DE2_SW:debSW|debouncer:sw15|clean                                                                                                                                              ; LEDR[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.885 ns   ; to_see1[14]                                                                                                                                                                             ; HEX3[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.885 ns   ; to_see1[14]                                                                                                                                                                             ; HEX3[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.880 ns   ; to_see1[14]                                                                                                                                                                             ; HEX3[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.878 ns   ; to_see2[10]                                                                                                                                                                             ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.877 ns   ; to_see1[7]                                                                                                                                                                              ; HEX1[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.873 ns   ; to_see1[5]                                                                                                                                                                              ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.872 ns   ; to_see1[6]                                                                                                                                                                              ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.848 ns   ; to_see2[11]                                                                                                                                                                             ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.848 ns   ; to_see1[10]                                                                                                                                                                             ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.846 ns   ; to_see1[10]                                                                                                                                                                             ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.841 ns   ; to_see1[14]                                                                                                                                                                             ; HEX3[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.832 ns   ; to_see1[1]                                                                                                                                                                              ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.818 ns   ; data_tx_rx:packet_mover|sensor_detected_something[2]                                                                                                                                    ; LEDR[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.814 ns   ; to_see1[10]                                                                                                                                                                             ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.807 ns   ; to_see1[1]                                                                                                                                                                              ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.806 ns   ; to_see1[2]                                                                                                                                                                              ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.804 ns   ; to_see1[4]                                                                                                                                                                              ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.804 ns   ; to_see1[1]                                                                                                                                                                              ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.800 ns   ; to_see1[2]                                                                                                                                                                              ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.793 ns   ; to_see1[2]                                                                                                                                                                              ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.787 ns   ; to_see1[2]                                                                                                                                                                              ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.774 ns   ; to_see1[7]                                                                                                                                                                              ; HEX1[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.772 ns   ; to_see1[10]                                                                                                                                                                             ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.753 ns   ; to_see1[9]                                                                                                                                                                              ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.745 ns   ; to_see1[9]                                                                                                                                                                              ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.719 ns   ; to_see1[9]                                                                                                                                                                              ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.711 ns   ; to_see2[9]                                                                                                                                                                              ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.697 ns   ; to_see1[8]                                                                                                                                                                              ; HEX2[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.695 ns   ; to_see1[8]                                                                                                                                                                              ; HEX2[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.686 ns   ; to_see1[5]                                                                                                                                                                              ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.672 ns   ; to_see1[9]                                                                                                                                                                              ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.663 ns   ; to_see1[8]                                                                                                                                                                              ; HEX2[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.621 ns   ; to_see1[8]                                                                                                                                                                              ; HEX2[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.620 ns   ; to_see2[6]                                                                                                                                                                              ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.591 ns   ; to_see2[6]                                                                                                                                                                              ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.586 ns   ; to_see1[7]                                                                                                                                                                              ; HEX1[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.583 ns   ; to_see1[1]                                                                                                                                                                              ; HEX0[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.580 ns   ; to_see2[8]                                                                                                                                                                              ; HEX6[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.580 ns   ; to_see2[6]                                                                                                                                                                              ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.579 ns   ; to_see1[1]                                                                                                                                                                              ; HEX0[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.571 ns   ; to_see1[1]                                                                                                                                                                              ; HEX0[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.567 ns   ; to_see2[6]                                                                                                                                                                              ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.563 ns   ; to_see1[1]                                                                                                                                                                              ; HEX0[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.559 ns   ; to_see1[10]                                                                                                                                                                             ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.545 ns   ; to_see1[10]                                                                                                                                                                             ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.539 ns   ; to_see1[10]                                                                                                                                                                             ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.502 ns   ; to_see2[5]                                                                                                                                                                              ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.501 ns   ; to_see2[5]                                                                                                                                                                              ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.499 ns   ; to_see2[5]                                                                                                                                                                              ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.488 ns   ; to_see2[5]                                                                                                                                                                              ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.470 ns   ; to_see1[9]                                                                                                                                                                              ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.464 ns   ; to_see1[9]                                                                                                                                                                              ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.460 ns   ; debounce_DE2_SW:debSW|debouncer:sw15|clean                                                                                                                                              ; LEDR[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.451 ns   ; to_see1[9]                                                                                                                                                                              ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.419 ns   ; to_see1[6]                                                                                                                                                                              ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.411 ns   ; to_see1[8]                                                                                                                                                                              ; HEX2[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.406 ns   ; to_see1[8]                                                                                                                                                                              ; HEX2[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.405 ns   ; to_see1[6]                                                                                                                                                                              ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.397 ns   ; to_see1[6]                                                                                                                                                                              ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.392 ns   ; to_see1[8]                                                                                                                                                                              ; HEX2[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.362 ns   ; to_see1[4]                                                                                                                                                                              ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.350 ns   ; to_see1[4]                                                                                                                                                                              ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.349 ns   ; to_see2[6]                                                                                                                                                                              ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.336 ns   ; to_see1[4]                                                                                                                                                                              ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.326 ns   ; to_see2[6]                                                                                                                                                                              ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.308 ns   ; to_see2[6]                                                                                                                                                                              ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.269 ns   ; data_tx_rx:packet_mover|sensor_detected_something[3]                                                                                                                                    ; LEDR[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.268 ns   ; to_see2[0]                                                                                                                                                                              ; HEX4[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.261 ns   ; to_see2[0]                                                                                                                                                                              ; HEX4[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.256 ns   ; to_see2[0]                                                                                                                                                                              ; HEX4[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.255 ns   ; to_see2[5]                                                                                                                                                                              ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.254 ns   ; to_see2[0]                                                                                                                                                                              ; HEX4[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.248 ns   ; to_see2[0]                                                                                                                                                                              ; HEX4[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.235 ns   ; to_see2[5]                                                                                                                                                                              ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.228 ns   ; to_see2[0]                                                                                                                                                                              ; HEX4[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.219 ns   ; to_see1[5]                                                                                                                                                                              ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.211 ns   ; to_see1[5]                                                                                                                                                                              ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.208 ns   ; to_see2[5]                                                                                                                                                                              ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.206 ns   ; pulse_timer:two_sec|pulse_clk                                                                                                                                                           ; LEDG[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.193 ns   ; to_see1[5]                                                                                                                                                                              ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.173 ns   ; to_see1[6]                                                                                                                                                                              ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.119 ns   ; to_see1[4]                                                                                                                                                                              ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.109 ns   ; to_see1[7]                                                                                                                                                                              ; HEX1[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.101 ns   ; to_see1[7]                                                                                                                                                                              ; HEX1[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.087 ns   ; to_see1[7]                                                                                                                                                                              ; HEX1[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.066 ns   ; to_see2[4]                                                                                                                                                                              ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.059 ns   ; to_see2[7]                                                                                                                                                                              ; HEX5[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.041 ns   ; to_see2[4]                                                                                                                                                                              ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.036 ns   ; to_see2[4]                                                                                                                                                                              ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.034 ns   ; to_see2[7]                                                                                                                                                                              ; HEX5[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.029 ns   ; to_see2[7]                                                                                                                                                                              ; HEX5[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.023 ns   ; to_see2[7]                                                                                                                                                                              ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 9.019 ns   ; to_see2[4]                                                                                                                                                                              ; HEX5[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.996 ns   ; to_see2[13]                                                                                                                                                                             ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.996 ns   ; to_see1[3]                                                                                                                                                                              ; HEX0[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.977 ns   ; to_see1[5]                                                                                                                                                                              ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.974 ns   ; to_see1[3]                                                                                                                                                                              ; HEX0[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.972 ns   ; to_see1[3]                                                                                                                                                                              ; HEX0[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.966 ns   ; to_see2[14]                                                                                                                                                                             ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.964 ns   ; to_see2[0]                                                                                                                                                                              ; HEX4[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.954 ns   ; to_see2[13]                                                                                                                                                                             ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.926 ns   ; to_see1[15]                                                                                                                                                                             ; HEX3[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.900 ns   ; to_see2[14]                                                                                                                                                                             ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.877 ns   ; to_see1[15]                                                                                                                                                                             ; HEX3[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.868 ns   ; to_see2[13]                                                                                                                                                                             ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.867 ns   ; to_see1[7]                                                                                                                                                                              ; HEX1[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.850 ns   ; to_see2[10]                                                                                                                                                                             ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.832 ns   ; to_see2[14]                                                                                                                                                                             ; HEX7[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.824 ns   ; data_tx_rx:packet_mover|sensor_detected_something[1]                                                                                                                                    ; LEDR[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.821 ns   ; to_see2[10]                                                                                                                                                                             ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.816 ns   ; to_see2[12]                                                                                                                                                                             ; HEX7[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.816 ns   ; to_see2[11]                                                                                                                                                                             ; HEX6[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.814 ns   ; to_see2[10]                                                                                                                                                                             ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.806 ns   ; to_see1[15]                                                                                                                                                                             ; HEX3[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.791 ns   ; to_see2[4]                                                                                                                                                                              ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.791 ns   ; to_see2[7]                                                                                                                                                                              ; HEX5[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.779 ns   ; to_see2[11]                                                                                                                                                                             ; HEX6[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.778 ns   ; to_see2[12]                                                                                                                                                                             ; HEX7[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.772 ns   ; to_see2[4]                                                                                                                                                                              ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.765 ns   ; to_see2[7]                                                                                                                                                                              ; HEX5[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.759 ns   ; to_see2[11]                                                                                                                                                                             ; HEX6[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.757 ns   ; to_see2[7]                                                                                                                                                                              ; HEX5[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 8.754 ns   ; to_see2[4]                                                                                                                                                                              ; HEX5[5] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                                         ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+--------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To         ;
+-------+-------------------+-----------------+--------+------------+
; N/A   ; None              ; 5.599 ns        ; KEY[0] ; ENET_RST_N ;
+-------+-------------------+-----------------+--------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                                                                  ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 0.458 ns  ; SW[0]  ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.457 ns  ; SW[0]  ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.OFF                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.454 ns  ; SW[0]  ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.454 ns  ; SW[0]  ; debounce_DE2_SW:debSW|debouncer:sw0|b_state.OFF_2_ON                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.418 ns  ; SW[8]  ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.417 ns  ; SW[8]  ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF_2_ON                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.416 ns  ; SW[8]  ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.OFF                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.413 ns  ; SW[8]  ; debounce_DE2_SW:debSW|debouncer:sw8|b_state.ON_2_OFF                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.189 ns  ; SW[6]  ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.OFF_2_ON                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.189 ns  ; SW[6]  ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.OFF                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.186 ns  ; SW[6]  ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.ON_2_OFF                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.094 ns  ; SW[7]  ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON_2_OFF                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.091 ns  ; SW[7]  ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.089 ns  ; SW[7]  ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.ON                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.089 ns  ; SW[7]  ; debounce_DE2_SW:debSW|debouncer:sw7|b_state.OFF_2_ON                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.041 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.041 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.041 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[8]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.041 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[10]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.041 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[12]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.041 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[13]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.041 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[15]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.066 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_req                        ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.083 ns ; SW[6]  ; debounce_DE2_SW:debSW|debouncer:sw6|b_state.ON                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.099 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.099 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.099 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.099 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.099 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.099 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.099 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[9]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.099 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[11]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.099 ns ; KEY[0] ; data_tx_rx:packet_mover|tx_packet:send_packet|tx_fifo_wr_data[14]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.333 ns ; SW[1]  ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.333 ns ; SW[1]  ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF_2_ON                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.518 ns ; KEY[0] ; crystal_read:read_crystals|GPIO_0o[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.518 ns ; KEY[0] ; crystal_read:read_crystals|GPIO_0o[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.518 ns ; KEY[0] ; crystal_read:read_crystals|GPIO_0o[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.518 ns ; KEY[0] ; crystal_read:read_crystals|GPIO_0o[4]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.518 ns ; KEY[0] ; crystal_read:read_crystals|GPIO_0o[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.518 ns ; KEY[0] ; crystal_read:read_crystals|GPIO_0o[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.518 ns ; KEY[0] ; crystal_read:read_crystals|GPIO_0o[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.537 ns ; SW[4]  ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.ON_2_OFF                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.561 ns ; SW[4]  ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.ON                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.561 ns ; KEY[0] ; crystal_read:read_crystals|GPIO_0o[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.564 ns ; SW[4]  ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.OFF                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.567 ns ; SW[4]  ; debounce_DE2_SW:debSW|debouncer:sw4|b_state.OFF_2_ON                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.638 ns ; SW[1]  ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.ON_2_OFF                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.638 ns ; SW[1]  ; debounce_DE2_SW:debSW|debouncer:sw1|b_state.OFF                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.712 ns ; SW[2]  ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.ON                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.712 ns ; SW[2]  ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.OFF_2_ON                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.713 ns ; SW[2]  ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.OFF                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.717 ns ; SW[2]  ; debounce_DE2_SW:debSW|debouncer:sw2|b_state.ON_2_OFF                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.765 ns ; KEY[0] ; data_tx_rx:packet_mover|move_packet_to_pb                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.798 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET9                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.798 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET4                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.798 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET11                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.798 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET8                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.798 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.BEGIN_SEND                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.798 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET10                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.836 ns ; SW[3]  ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON_2_OFF                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.836 ns ; SW[3]  ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF_2_ON                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.838 ns ; SW[3]  ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.OFF                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.839 ns ; SW[3]  ; debounce_DE2_SW:debSW|debouncer:sw3|b_state.ON                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.844 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET5                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.844 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET1                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.844 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET6                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.844 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET7                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.844 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET3                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.844 ns ; KEY[0] ; data_tx_rx:packet_mover|after_spin_read.UPACKET2                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.846 ns ; SW[5]  ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.OFF_2_ON                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.852 ns ; SW[5]  ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.ON                                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.852 ns ; SW[5]  ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.ON_2_OFF                                ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.855 ns ; SW[5]  ; debounce_DE2_SW:debSW|debouncer:sw5|b_state.OFF                                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.430 ns ; KEY[0] ; crystal_read:read_crystals|next_crystals[0]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.430 ns ; KEY[0] ; crystal_read:read_crystals|next_crystals[3]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.430 ns ; KEY[0] ; crystal_read:read_crystals|next_crystals[2]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.430 ns ; KEY[0] ; crystal_read:read_crystals|next_crystals[1]                                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.503 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.503 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.503 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.503 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.503 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.503 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|next_address[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.172 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[0]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.172 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[1]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.172 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[13]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[41]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[40]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[39]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[42]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[47]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[33]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[34]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.201 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[32]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.223 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[16]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.223 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[18]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.223 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[17]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.223 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[26]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.223 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[25]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.223 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[23]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.223 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[24]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.223 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[31]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.327 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_bad_packet                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.327 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001011                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.345 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001001                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.347 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001000                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.350 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001010                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[2]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[15]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[14]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[11]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[12]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[7]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[10]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[8]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[9]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[4]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[5]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[3]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.451 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[6]                      ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.464 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[38]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.464 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[35]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.464 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[36]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.464 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[37]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.464 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[46]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.464 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[44]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.475 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[43]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.475 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[45]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.480 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[22]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.480 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[20]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.480 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[19]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.480 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[21]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.480 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[29]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.480 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[27]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.480 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[28]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.480 ns ; KEY[0] ; data_tx_rx:packet_mover|rx_packet:recevie_packet|to_address[30]                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.491 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010100                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.516 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[18]              ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.518 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[12]              ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.520 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[16]              ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.521 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[17]              ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.522 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[15]              ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.523 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[13]              ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.560 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010111                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.567 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010010                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.568 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011011                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.569 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010110                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.581 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000100                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.585 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000011                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.591 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011001                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.592 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100100                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.596 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101110                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.657 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010000                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.665 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000111                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.666 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010001                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.666 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000101                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.720 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.001100                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.773 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011000                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.773 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.010011                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.787 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[7]               ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.789 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[4]               ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.790 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_post_spin_state.00100       ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.790 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_post_spin_state.00011       ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.790 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[9]               ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.818 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_register.0000000000010011 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.821 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[3]               ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.827 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[12]                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.827 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[13]                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.827 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[14]                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.827 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[15]                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.827 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]                     ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.827 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[10]                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.841 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.011010                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.845 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[11]                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.845 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[2]                     ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.845 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[3]                     ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.846 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[8]               ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.852 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|tx_in_progress                  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.854 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01001                 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.865 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.101101                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.868 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.000001                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.868 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100110                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.869 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[3]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.869 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[4]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.869 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[5]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.869 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[0]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.869 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00100                 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.869 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00010                 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.869 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.01110                 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.869 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00011                 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.869 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|interrupt_flags[0]              ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.870 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_state.00101                 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.875 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100101                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.917 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|state.100011                    ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.940 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_rd_n                       ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.948 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|issue_data[1]                   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.951 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[0]               ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.955 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|cmd_spin_count[1]               ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.972 ns ; KEY[0] ; data_tx_rx:packet_mover|dm9000a_controller:ethernet|enet_wr_n                       ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                                                                     ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Oct 03 15:37:57 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ship_proto -c ship_proto --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 33.053 ns for clock "ethernet_clk:e25|altpll:altpll_component|_clk0" between source memory "data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5" and destination register "data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]"
    Info: Fmax is 143.97 MHz (period= 6.946 ns)
    Info: + Largest memory to register requirement is 39.763 ns
        Info: + Setup relationship between source and destination is 39.999 ns
            Info: + Latch edge is 37.615 ns
                Info: Clock period of Destination clock "ethernet_clk:e25|altpll:altpll_component|_clk0" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "ethernet_clk:e25|altpll:altpll_component|_clk0" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.063 ns
            Info: + Shortest clock path from clock "ethernet_clk:e25|altpll:altpll_component|_clk0" to destination register is 2.612 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.612 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 3; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]'
                Info: Total cell delay = 0.537 ns ( 20.56 % )
                Info: Total interconnect delay = 2.075 ns ( 79.44 % )
            Info: - Longest clock path from clock "ethernet_clk:e25|altpll:altpll_component|_clk0" to source memory is 2.675 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.911 ns) + CELL(0.689 ns) = 2.675 ns; Loc. = M4K_X52_Y27; Fanout = 16; MEM Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5'
                Info: Total cell delay = 0.689 ns ( 25.76 % )
                Info: Total interconnect delay = 1.986 ns ( 74.24 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 6.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y27; Fanout = 16; MEM Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|ram_block14a0~portb_address_reg5'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y27; Fanout = 3; MEM Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram|q_b[4]'
        Info: 3: + IC(1.107 ns) + CELL(0.419 ns) = 4.517 ns; Loc. = LCCOMB_X43_Y27_N2; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~1'
        Info: 4: + IC(0.982 ns) + CELL(0.420 ns) = 5.919 ns; Loc. = LCCOMB_X47_Y29_N20; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~2'
        Info: 5: + IC(0.269 ns) + CELL(0.438 ns) = 6.626 ns; Loc. = LCCOMB_X47_Y29_N8; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Selector20~5'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 6.710 ns; Loc. = LCFF_X47_Y29_N9; Fanout = 3; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|data_out[4]'
        Info: Total cell delay = 4.352 ns ( 64.86 % )
        Info: Total interconnect delay = 2.358 ns ( 35.14 % )
Info: Slack time is 12.383 ns for clock "CLOCK_50" between source register "count[0]" and destination register "to_see2[8]"
    Info: Fmax is 131.29 MHz (period= 7.617 ns)
    Info: + Largest register to register requirement is 19.794 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.008 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.669 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X37_Y22_N23; Fanout = 7; REG Node = 'to_see2[8]'
                Info: Total cell delay = 1.536 ns ( 57.55 % )
                Info: Total interconnect delay = 1.133 ns ( 42.45 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 2.661 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X38_Y24_N15; Fanout = 34; REG Node = 'count[0]'
                Info: Total cell delay = 1.536 ns ( 57.72 % )
                Info: Total interconnect delay = 1.125 ns ( 42.28 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.411 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y24_N15; Fanout = 34; REG Node = 'count[0]'
        Info: 2: + IC(0.776 ns) + CELL(0.437 ns) = 1.213 ns; Loc. = LCCOMB_X34_Y24_N10; Fanout = 1; COMB Node = 'to_see2~58'
        Info: 3: + IC(0.739 ns) + CELL(0.438 ns) = 2.390 ns; Loc. = LCCOMB_X33_Y23_N20; Fanout = 1; COMB Node = 'to_see2~59'
        Info: 4: + IC(0.706 ns) + CELL(0.437 ns) = 3.533 ns; Loc. = LCCOMB_X37_Y23_N6; Fanout = 1; COMB Node = 'to_see2~60'
        Info: 5: + IC(0.684 ns) + CELL(0.416 ns) = 4.633 ns; Loc. = LCCOMB_X40_Y23_N10; Fanout = 1; COMB Node = 'to_see2~61'
        Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 5.025 ns; Loc. = LCCOMB_X40_Y23_N12; Fanout = 1; COMB Node = 'to_see2~62'
        Info: 7: + IC(0.741 ns) + CELL(0.438 ns) = 6.204 ns; Loc. = LCCOMB_X41_Y24_N22; Fanout = 1; COMB Node = 'to_see2~63'
        Info: 8: + IC(0.974 ns) + CELL(0.149 ns) = 7.327 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 1; COMB Node = 'to_see2~92'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 7.411 ns; Loc. = LCFF_X37_Y22_N23; Fanout = 7; REG Node = 'to_see2[8]'
        Info: Total cell delay = 2.549 ns ( 34.39 % )
        Info: Total interconnect delay = 4.862 ns ( 65.61 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is 391 ps for clock "ethernet_clk:e25|altpll:altpll_component|_clk0" between source register "data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status" and destination register "data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y29_N9; Fanout = 2; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y29_N8; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y29_N9; Fanout = 2; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "ethernet_clk:e25|altpll:altpll_component|_clk0" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "ethernet_clk:e25|altpll:altpll_component|_clk0" is 39.999 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ethernet_clk:e25|altpll:altpll_component|_clk0" to destination register is 2.610 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X44_Y29_N9; Fanout = 2; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status'
                Info: Total cell delay = 0.537 ns ( 20.57 % )
                Info: Total interconnect delay = 2.073 ns ( 79.43 % )
            Info: - Shortest clock path from clock "ethernet_clk:e25|altpll:altpll_component|_clk0" to source register is 2.610 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X44_Y29_N9; Fanout = 2; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|link_status'
                Info: Total cell delay = 0.537 ns ( 20.57 % )
                Info: Total interconnect delay = 2.073 ns ( 79.43 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "crystal_read:read_crystals|GPIO_0o[7]" and destination register "crystal_read:read_crystals|GPIO_0o[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y24_N29; Fanout = 2; REG Node = 'crystal_read:read_crystals|GPIO_0o[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X50_Y24_N28; Fanout = 1; COMB Node = 'crystal_read:read_crystals|Selector51~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X50_Y24_N29; Fanout = 2; REG Node = 'crystal_read:read_crystals|GPIO_0o[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.658 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X50_Y24_N29; Fanout = 2; REG Node = 'crystal_read:read_crystals|GPIO_0o[7]'
                Info: Total cell delay = 1.536 ns ( 57.79 % )
                Info: Total interconnect delay = 1.122 ns ( 42.21 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.658 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X50_Y24_N29; Fanout = 2; REG Node = 'crystal_read:read_crystals|GPIO_0o[7]'
                Info: Total cell delay = 1.536 ns ( 57.79 % )
                Info: Total interconnect delay = 1.122 ns ( 42.21 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]" (data pin = "ENET_DATA[2]", clock pin = "CLOCK_27") is 9.973 ns
    Info: + Longest pin to register delay is 10.241 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B18; Fanout = 1; PIN Node = 'ENET_DATA[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X46_Y36_N2; Fanout = 4; COMB Node = 'ENET_DATA[2]~2'
        Info: 3: + IC(5.719 ns) + CELL(0.393 ns) = 6.962 ns; Loc. = LCCOMB_X42_Y30_N4; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~1'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.033 ns; Loc. = LCCOMB_X42_Y30_N6; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~3'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.104 ns; Loc. = LCCOMB_X42_Y30_N8; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~5'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.175 ns; Loc. = LCCOMB_X42_Y30_N10; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~7'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.246 ns; Loc. = LCCOMB_X42_Y30_N12; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~9'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 7.405 ns; Loc. = LCCOMB_X42_Y30_N14; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~11'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.476 ns; Loc. = LCCOMB_X42_Y30_N16; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~13'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.547 ns; Loc. = LCCOMB_X42_Y30_N18; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~15'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 7.957 ns; Loc. = LCCOMB_X42_Y30_N20; Fanout = 2; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|Add2~16'
        Info: 12: + IC(1.918 ns) + CELL(0.366 ns) = 10.241 ns; Loc. = LCFF_X41_Y30_N19; Fanout = 3; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]'
        Info: Total cell delay = 2.604 ns ( 25.43 % )
        Info: Total interconnect delay = 7.637 ns ( 74.57 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "ethernet_clk:e25|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "ethernet_clk:e25|altpll:altpll_component|_clk0" to destination register is 2.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 330; COMB Node = 'ethernet_clk:e25|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.616 ns; Loc. = LCFF_X41_Y30_N19; Fanout = 3; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_length[10]'
        Info: Total cell delay = 0.537 ns ( 20.53 % )
        Info: Total interconnect delay = 2.079 ns ( 79.47 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDG[4]" through register "data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7]" is 12.717 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 2.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X30_Y26_N1; Fanout = 2; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7]'
        Info: Total cell delay = 1.536 ns ( 57.59 % )
        Info: Total interconnect delay = 1.131 ns ( 42.41 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y26_N1; Fanout = 2; REG Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|rdptr_g[7]'
        Info: 2: + IC(0.759 ns) + CELL(0.438 ns) = 1.197 ns; Loc. = LCCOMB_X31_Y26_N20; Fanout = 1; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~2'
        Info: 3: + IC(0.258 ns) + CELL(0.242 ns) = 1.697 ns; Loc. = LCCOMB_X31_Y26_N4; Fanout = 4; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]~5'
        Info: 4: + IC(0.474 ns) + CELL(0.438 ns) = 2.609 ns; Loc. = LCCOMB_X30_Y26_N2; Fanout = 3; COMB Node = 'data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp|aneb_result_wire[0]'
        Info: 5: + IC(4.363 ns) + CELL(2.828 ns) = 9.800 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG[4]'
        Info: Total cell delay = 3.946 ns ( 40.27 % )
        Info: Total interconnect delay = 5.854 ns ( 59.73 % )
Info: Longest tpd from source pin "KEY[0]" to destination pin "ENET_RST_N" is 5.599 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1009; PIN Node = 'KEY[0]'
    Info: 2: + IC(1.919 ns) + CELL(2.818 ns) = 5.599 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'ENET_RST_N'
    Info: Total cell delay = 3.680 ns ( 65.73 % )
    Info: Total interconnect delay = 1.919 ns ( 34.27 % )
Info: th for register "debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF" (data pin = "SW[0]", clock pin = "CLOCK_50") is 0.458 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1094; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X54_Y20_N11; Fanout = 3; REG Node = 'debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF'
        Info: Total cell delay = 1.536 ns ( 57.25 % )
        Info: Total interconnect delay = 1.147 ns ( 42.75 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 4; PIN Node = 'SW[0]'
        Info: 2: + IC(0.989 ns) + CELL(0.419 ns) = 2.407 ns; Loc. = LCCOMB_X54_Y20_N10; Fanout = 1; COMB Node = 'debounce_DE2_SW:debSW|debouncer:sw0|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.491 ns; Loc. = LCFF_X54_Y20_N11; Fanout = 3; REG Node = 'debounce_DE2_SW:debSW|debouncer:sw0|b_state.ON_2_OFF'
        Info: Total cell delay = 1.502 ns ( 60.30 % )
        Info: Total interconnect delay = 0.989 ns ( 39.70 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 146 megabytes
    Info: Processing ended: Sun Oct 03 15:38:02 2010
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


