module ALU_Immediate (
    input [63:0] A,
    input [63:0] Imm,
    input [3:0] ALU_Control,
    output reg [63:0] ALU_Result
);

    always @(*) begin
        case (ALU_Control)
            4'b0000: ALU_Result = A & Imm;          // andi
            4'b0001: ALU_Result = A | Imm;          // ori
            4'b0010: ALU_Result = A + Imm;          // addi
            4'b0011: ALU_Result = A ^ Imm;          // xori
            4'b0100: ALU_Result = A << Imm[5:0];    // slli (up to 63 bits)
            4'b0101: ALU_Result = A >> Imm[5:0];    // srli
            4'b0111: ALU_Result = $signed(A) >>> Imm[5:0]; // srai
            4'b1000: ALU_Result = ($signed(A) < $signed(Imm)) ? 64'd1 : 64'd0; // slti
            4'b1001: ALU_Result = (A < Imm) ? 64'd1 : 64'd0; // sltiu
            default: ALU_Result = 64'hDEAD_BEEF_DEAD_BEEF;
        endcase
    end
endmodule
