--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/robert/XilinxISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml VGA_COLOR.twx VGA_COLOR.ncd -o VGA_COLOR.twr
VGA_COLOR.pcf -ucf vga_color.ucf

Design file:              VGA_COLOR.ncd
Physical constraint file: VGA_COLOR.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Pixel_clk/CLK_100MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Logical resource: Pixel_clk/CLK_100MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Pixel_clk/CLK_100MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Logical resource: Pixel_clk/CLK_100MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_IBUFG
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: Pixel_clk/CLK_100MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Logical resource: Pixel_clk/CLK_100MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Pixel_clk/clk100mhz" derived from  
NET "CLK_IBUFG" PERIOD = 20 ns HIGH 50%;  divided by 2.00 to 10 nS and duty 
cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Pixel_clk/clk100mhz" derived from
 NET "CLK_IBUFG" PERIOD = 20 ns HIGH 50%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.786ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.214ns (311.139MHz) (Tdcmpco)
  Physical resource: Pixel_clk/CLK_40MHZ/CLKDLL_inst/DCM_SP/CLK2X
  Logical resource: Pixel_clk/CLK_40MHZ/CLKDLL_inst/DCM_SP/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: Pixel_clk/CLK_40MHZ/CLK_D
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Pixel_clk/CLK_40MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Logical resource: Pixel_clk/CLK_40MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Pixel_clk/clk100mhz
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Pixel_clk/CLK_40MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Logical resource: Pixel_clk/CLK_40MHZ/CLKDLL_inst/DCM_SP/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Pixel_clk/clk100mhz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "PCLK1" derived from  PERIOD 
analysis for net "Pixel_clk/clk100mhz" derived from NET "CLK_IBUFG" PERIOD = 20 
ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS   
multiplied by 2.50 to 25 nS and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 665 paths analyzed, 86 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.304ns.
--------------------------------------------------------------------------------

Paths for end point VGA_controller/VS (SLICE_X17Y8.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_controller/vcounter_0 (FF)
  Destination:          VGA_controller/VS (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.296ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.101 - 0.109)
  Source Clock:         PCLK rising at 0.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_controller/vcounter_0 to VGA_controller/VS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y23.XQ      Tcko                  0.591   VGA_controller/vcounter<0>
                                                       VGA_controller/vcounter_0
    SLICE_X33Y21.F3      net (fanout=4)        1.050   VGA_controller/vcounter<0>
    SLICE_X33Y21.COUT    Topcyf                1.162   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<1>
                                                       VGA_controller/vcounter<0>_rt.1
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<0>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<1>
    SLICE_X33Y22.CIN     net (fanout=1)        0.000   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<1>
    SLICE_X33Y22.COUT    Tbyp                  0.118   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<3>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<2>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<3>
    SLICE_X33Y23.CIN     net (fanout=1)        0.000   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<3>
    SLICE_X33Y23.COUT    Tbyp                  0.118   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<5>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<4>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<5>
    SLICE_X33Y24.CIN     net (fanout=1)        0.000   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<5>
    SLICE_X33Y24.COUT    Tbyp                  0.118   VGA_controller/VS_cmp_ge0000
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<6>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<7>
    SLICE_X32Y24.G4      net (fanout=1)        0.579   VGA_controller/VS_cmp_ge0000
    SLICE_X32Y24.Y       Tilo                  0.759   VGA_controller/VS_not0001
                                                       VGA_controller/VS_not00011
    SLICE_X17Y8.SR       net (fanout=1)        1.891   VGA_controller/VS_not0001
    SLICE_X17Y8.CLK      Tsrck                 0.910   VGA_controller/VS
                                                       VGA_controller/VS
    -------------------------------------------------  ---------------------------
    Total                                      7.296ns (3.776ns logic, 3.520ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_controller/vcounter_4 (FF)
  Destination:          VGA_controller/VS (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.225ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.101 - 0.108)
  Source Clock:         PCLK rising at 0.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_controller/vcounter_4 to VGA_controller/VS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y25.XQ      Tcko                  0.591   VGA_controller/vcounter<4>
                                                       VGA_controller/vcounter_4
    SLICE_X35Y22.F3      net (fanout=5)        1.053   VGA_controller/vcounter<4>
    SLICE_X35Y22.COUT    Topcyf                1.162   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<3>1
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_lut<2>1
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<2>_0
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<3>_0
    SLICE_X35Y23.CIN     net (fanout=1)        0.000   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<3>1
    SLICE_X35Y23.COUT    Tbyp                  0.118   VGA_controller/Mcompar_video_enable_cmp_lt0001_lut<5>1
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<4>_0
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<5>_0
    SLICE_X35Y24.CIN     net (fanout=1)        0.000   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<5>1
    SLICE_X35Y24.COUT    Tbyp                  0.118   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<7>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<6>_0
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<7>_0
    SLICE_X32Y24.G2      net (fanout=1)        0.623   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<7>
    SLICE_X32Y24.Y       Tilo                  0.759   VGA_controller/VS_not0001
                                                       VGA_controller/VS_not00011
    SLICE_X17Y8.SR       net (fanout=1)        1.891   VGA_controller/VS_not0001
    SLICE_X17Y8.CLK      Tsrck                 0.910   VGA_controller/VS
                                                       VGA_controller/VS
    -------------------------------------------------  ---------------------------
    Total                                      7.225ns (3.658ns logic, 3.567ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_controller/vcounter_1 (FF)
  Destination:          VGA_controller/VS (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.207ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.101 - 0.109)
  Source Clock:         PCLK rising at 0.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_controller/vcounter_1 to VGA_controller/VS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y23.YQ      Tcko                  0.587   VGA_controller/vcounter<0>
                                                       VGA_controller/vcounter_1
    SLICE_X33Y21.G2      net (fanout=4)        1.126   VGA_controller/vcounter<1>
    SLICE_X33Y21.COUT    Topcyg                1.001   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<1>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_lut<1>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<1>
    SLICE_X33Y22.CIN     net (fanout=1)        0.000   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<1>
    SLICE_X33Y22.COUT    Tbyp                  0.118   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<3>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<2>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<3>
    SLICE_X33Y23.CIN     net (fanout=1)        0.000   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<3>
    SLICE_X33Y23.COUT    Tbyp                  0.118   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<5>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<4>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<5>
    SLICE_X33Y24.CIN     net (fanout=1)        0.000   VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<5>
    SLICE_X33Y24.COUT    Tbyp                  0.118   VGA_controller/VS_cmp_ge0000
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<6>
                                                       VGA_controller/Mcompar_video_enable_cmp_lt0001_cy<7>
    SLICE_X32Y24.G4      net (fanout=1)        0.579   VGA_controller/VS_cmp_ge0000
    SLICE_X32Y24.Y       Tilo                  0.759   VGA_controller/VS_not0001
                                                       VGA_controller/VS_not00011
    SLICE_X17Y8.SR       net (fanout=1)        1.891   VGA_controller/VS_not0001
    SLICE_X17Y8.CLK      Tsrck                 0.910   VGA_controller/VS
                                                       VGA_controller/VS
    -------------------------------------------------  ---------------------------
    Total                                      7.207ns (3.611ns logic, 3.596ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_controller/vcounter_10 (SLICE_X37Y28.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_controller/hcounter_5 (FF)
  Destination:          VGA_controller/vcounter_10 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.807ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PCLK rising at 0.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_controller/hcounter_5 to VGA_controller/vcounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y25.YQ      Tcko                  0.587   VGA_controller/hcounter<4>
                                                       VGA_controller/hcounter_5
    SLICE_X38Y24.G2      net (fanout=5)        0.589   VGA_controller/hcounter<5>
    SLICE_X38Y24.Y       Tilo                  0.759   VGA_controller/vcounter_cmp_eq0000
                                                       VGA_controller/vcounter_or0000111
    SLICE_X38Y25.F1      net (fanout=3)        1.196   VGA_controller/vcounter_or0000111
    SLICE_X38Y25.X       Tilo                  0.759   N2
                                                       VGA_controller/vcounter_or000069_SW0
    SLICE_X36Y25.F4      net (fanout=1)        0.349   N2
    SLICE_X36Y25.X       Tilo                  0.759   VGA_controller/vcounter_or0000
                                                       VGA_controller/vcounter_or000069
    SLICE_X37Y28.SR      net (fanout=6)        0.899   VGA_controller/vcounter_or0000
    SLICE_X37Y28.CLK     Tsrck                 0.910   VGA_controller/vcounter<10>
                                                       VGA_controller/vcounter_10
    -------------------------------------------------  ---------------------------
    Total                                      6.807ns (3.774ns logic, 3.033ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_controller/hcounter_7 (FF)
  Destination:          VGA_controller/vcounter_10 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.731ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PCLK rising at 0.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_controller/hcounter_7 to VGA_controller/vcounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y26.YQ      Tcko                  0.587   VGA_controller/hcounter<6>
                                                       VGA_controller/hcounter_7
    SLICE_X38Y24.G1      net (fanout=5)        0.513   VGA_controller/hcounter<7>
    SLICE_X38Y24.Y       Tilo                  0.759   VGA_controller/vcounter_cmp_eq0000
                                                       VGA_controller/vcounter_or0000111
    SLICE_X38Y25.F1      net (fanout=3)        1.196   VGA_controller/vcounter_or0000111
    SLICE_X38Y25.X       Tilo                  0.759   N2
                                                       VGA_controller/vcounter_or000069_SW0
    SLICE_X36Y25.F4      net (fanout=1)        0.349   N2
    SLICE_X36Y25.X       Tilo                  0.759   VGA_controller/vcounter_or0000
                                                       VGA_controller/vcounter_or000069
    SLICE_X37Y28.SR      net (fanout=6)        0.899   VGA_controller/vcounter_or0000
    SLICE_X37Y28.CLK     Tsrck                 0.910   VGA_controller/vcounter<10>
                                                       VGA_controller/vcounter_10
    -------------------------------------------------  ---------------------------
    Total                                      6.731ns (3.774ns logic, 2.957ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_controller/hcounter_0 (FF)
  Destination:          VGA_controller/vcounter_10 (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.699ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.038 - 0.039)
  Source Clock:         PCLK rising at 0.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_controller/hcounter_0 to VGA_controller/vcounter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.XQ      Tcko                  0.591   VGA_controller/hcounter<0>
                                                       VGA_controller/hcounter_0
    SLICE_X38Y24.G4      net (fanout=2)        0.477   VGA_controller/hcounter<0>
    SLICE_X38Y24.Y       Tilo                  0.759   VGA_controller/vcounter_cmp_eq0000
                                                       VGA_controller/vcounter_or0000111
    SLICE_X38Y25.F1      net (fanout=3)        1.196   VGA_controller/vcounter_or0000111
    SLICE_X38Y25.X       Tilo                  0.759   N2
                                                       VGA_controller/vcounter_or000069_SW0
    SLICE_X36Y25.F4      net (fanout=1)        0.349   N2
    SLICE_X36Y25.X       Tilo                  0.759   VGA_controller/vcounter_or0000
                                                       VGA_controller/vcounter_or000069
    SLICE_X37Y28.SR      net (fanout=6)        0.899   VGA_controller/vcounter_or0000
    SLICE_X37Y28.CLK     Tsrck                 0.910   VGA_controller/vcounter<10>
                                                       VGA_controller/vcounter_10
    -------------------------------------------------  ---------------------------
    Total                                      6.699ns (3.778ns logic, 2.921ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_controller/HS (SLICE_X21Y9.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_controller/hcounter_7 (FF)
  Destination:          VGA_controller/HS (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.733ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PCLK rising at 0.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_controller/hcounter_7 to VGA_controller/HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y26.YQ      Tcko                  0.587   VGA_controller/hcounter<6>
                                                       VGA_controller/hcounter_7
    SLICE_X39Y22.G1      net (fanout=5)        0.908   VGA_controller/hcounter<7>
    SLICE_X39Y22.Y       Tilo                  0.704   VGA_controller/HS_not000114
                                                       VGA_controller/HS_not000111
    SLICE_X39Y22.F3      net (fanout=1)        0.023   VGA_controller/HS_not000111/O
    SLICE_X39Y22.X       Tilo                  0.704   VGA_controller/HS_not000114
                                                       VGA_controller/HS_not000114
    SLICE_X38Y22.F3      net (fanout=1)        0.023   VGA_controller/HS_not000114
    SLICE_X38Y22.X       Tilo                  0.759   VGA_controller/HS_not0001
                                                       VGA_controller/HS_not000153
    SLICE_X21Y9.SR       net (fanout=1)        2.115   VGA_controller/HS_not0001
    SLICE_X21Y9.CLK      Tsrck                 0.910   VGA_controller/HS
                                                       VGA_controller/HS
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (3.664ns logic, 3.069ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_controller/hcounter_6 (FF)
  Destination:          VGA_controller/HS (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.630ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PCLK rising at 0.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_controller/hcounter_6 to VGA_controller/HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y26.XQ      Tcko                  0.591   VGA_controller/hcounter<6>
                                                       VGA_controller/hcounter_6
    SLICE_X39Y22.G3      net (fanout=5)        0.801   VGA_controller/hcounter<6>
    SLICE_X39Y22.Y       Tilo                  0.704   VGA_controller/HS_not000114
                                                       VGA_controller/HS_not000111
    SLICE_X39Y22.F3      net (fanout=1)        0.023   VGA_controller/HS_not000111/O
    SLICE_X39Y22.X       Tilo                  0.704   VGA_controller/HS_not000114
                                                       VGA_controller/HS_not000114
    SLICE_X38Y22.F3      net (fanout=1)        0.023   VGA_controller/HS_not000114
    SLICE_X38Y22.X       Tilo                  0.759   VGA_controller/HS_not0001
                                                       VGA_controller/HS_not000153
    SLICE_X21Y9.SR       net (fanout=1)        2.115   VGA_controller/HS_not0001
    SLICE_X21Y9.CLK      Tsrck                 0.910   VGA_controller/HS
                                                       VGA_controller/HS
    -------------------------------------------------  ---------------------------
    Total                                      6.630ns (3.668ns logic, 2.962ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA_controller/hcounter_5 (FF)
  Destination:          VGA_controller/HS (FF)
  Requirement:          25.000ns
  Data Path Delay:      6.374ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         PCLK rising at 0.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: VGA_controller/hcounter_5 to VGA_controller/HS
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y25.YQ      Tcko                  0.587   VGA_controller/hcounter<4>
                                                       VGA_controller/hcounter_5
    SLICE_X38Y23.F1      net (fanout=5)        1.172   VGA_controller/hcounter<5>
    SLICE_X38Y23.X       Tilo                  0.759   VGA_controller/HS_not000140
                                                       VGA_controller/HS_not000140
    SLICE_X38Y22.F2      net (fanout=1)        0.072   VGA_controller/HS_not000140
    SLICE_X38Y22.X       Tilo                  0.759   VGA_controller/HS_not0001
                                                       VGA_controller/HS_not000153
    SLICE_X21Y9.SR       net (fanout=1)        2.115   VGA_controller/HS_not0001
    SLICE_X21Y9.CLK      Tsrck                 0.910   VGA_controller/HS
                                                       VGA_controller/HS
    -------------------------------------------------  ---------------------------
    Total                                      6.374ns (3.015ns logic, 3.359ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "PCLK1" derived from
 PERIOD analysis for net "Pixel_clk/clk100mhz" derived from NET "CLK_IBUFG" PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
 multiplied by 2.50 to 25 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point VGA_controller/vcounter_8 (SLICE_X37Y27.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_controller/vcounter_8 (FF)
  Destination:          VGA_controller/vcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PCLK rising at 25.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VGA_controller/vcounter_8 to VGA_controller/vcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.XQ      Tcko                  0.473   VGA_controller/vcounter<8>
                                                       VGA_controller/vcounter_8
    SLICE_X37Y27.F4      net (fanout=4)        0.333   VGA_controller/vcounter<8>
    SLICE_X37Y27.CLK     Tckf        (-Th)    -0.801   VGA_controller/vcounter<8>
                                                       VGA_controller/vcounter<8>_rt
                                                       VGA_controller/Mcount_vcounter_xor<8>
                                                       VGA_controller/vcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_controller/hcounter_0 (SLICE_X39Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_controller/hcounter_0 (FF)
  Destination:          VGA_controller/hcounter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PCLK rising at 25.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VGA_controller/hcounter_0 to VGA_controller/hcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y23.XQ      Tcko                  0.473   VGA_controller/hcounter<0>
                                                       VGA_controller/hcounter_0
    SLICE_X39Y23.F4      net (fanout=2)        0.333   VGA_controller/hcounter<0>
    SLICE_X39Y23.CLK     Tckf        (-Th)    -0.801   VGA_controller/hcounter<0>
                                                       VGA_controller/Mcount_hcounter_lut<0>_INV_0
                                                       VGA_controller/Mcount_hcounter_xor<0>
                                                       VGA_controller/hcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA_controller/hcounter_8 (SLICE_X39Y27.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_controller/hcounter_8 (FF)
  Destination:          VGA_controller/hcounter_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PCLK rising at 25.000ns
  Destination Clock:    PCLK rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VGA_controller/hcounter_8 to VGA_controller/hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y27.XQ      Tcko                  0.473   VGA_controller/hcounter<8>
                                                       VGA_controller/hcounter_8
    SLICE_X39Y27.F4      net (fanout=4)        0.333   VGA_controller/hcounter<8>
    SLICE_X39Y27.CLK     Tckf        (-Th)    -0.801   VGA_controller/hcounter<8>
                                                       VGA_controller/hcounter<8>_rt
                                                       VGA_controller/Mcount_hcounter_xor<8>
                                                       VGA_controller/hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "PCLK1" derived from
 PERIOD analysis for net "Pixel_clk/clk100mhz" derived from NET "CLK_IBUFG" PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
 multiplied by 2.50 to 25 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 18.751ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: Pixel_clk/CLK_40MHZ/CLKDLL_inst/DCM_SP/CLKDV
  Logical resource: Pixel_clk/CLK_40MHZ/CLKDLL_inst/DCM_SP/CLKDV
  Location pin: DCM_X0Y0.CLKDV
  Clock network: PCLK1
--------------------------------------------------------------------------------
Slack: 22.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: VGA_controller/BLANK/CLK
  Logical resource: VGA_controller/BLANK/CK
  Location pin: SLICE_X36Y23.CLK
  Clock network: PCLK
--------------------------------------------------------------------------------
Slack: 23.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 10.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: VGA_controller/vcounter<0>/CLK
  Logical resource: VGA_controller/vcounter_0/CK
  Location pin: SLICE_X37Y23.CLK
  Clock network: PCLK
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_IBUFG                      |     20.000ns|      6.000ns|      9.600ns|            0|            0|            0|          665|
| Pixel_clk/clk100mhz           |     10.000ns|      4.800ns|      2.922ns|            0|            0|            0|          665|
|  PCLK1                        |     25.000ns|      7.304ns|          N/A|            0|            0|          665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.304|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 665 paths, 0 nets, and 171 connections

Design statistics:
   Minimum period:   7.304ns{1}   (Maximum frequency: 136.911MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb 26 08:29:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



