{
    "vlsi.builtins.is_complete": false,
    "synthesis.outputs.output_files": [
        "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab5/build/syn-rundir/gcd_coprocessor.mapped.v"
    ],
    "synthesis.inputs.input_files": [
        "src/gcd_coprocessor.v",
        "src/gcd_arbiter.v",
        "src/gcd_unit.v",
        "src/gcd_datapath.v",
        "src/gcd_control.v",
        "src/EECS151.v",
        "src/fifo.v"
    ],
    "synthesis.inputs.top_module": "gcd_coprocessor",
    "synthesis.outputs.sdc": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab5/build/syn-rundir/gcd_coprocessor.mapped.sdc",
    "synthesis.outputs.seq_cells": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab5/build/syn-rundir/find_regs_cells.json",
    "synthesis.outputs.all_regs": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab5/build/syn-rundir/find_regs_paths.json",
    "synthesis.outputs.sdf_file": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab5/build/syn-rundir/gcd_coprocessor.mapped.sdf"
}