#include "SSD_tin_can_bottleKernels.h"
L1_CL_MEM AT_L1_POINTER SSD_tin_can_bottle_L1_Memory;
L2_MEM AT_L2_POINTER SSD_tin_can_bottle_L2_Memory;
AT_HYPERRAM_POINTER SSD_tin_can_bottle_L3_Memory;
extern AT_HYPERRAM_T HyperRam;
static AT_HYPERFLASH_FS_T HyperFlash;
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S3_Conv2d_24x3x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 29604 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerSetBias_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 24, Tiled: 1][Tile0 Dim: 120][D0 Dim: Init: 3, Tiled: 1]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 120 physical tiles
			Total Size: 460800 [D1, [0 x 460800, 460800]][Tile0, 120:[160x1, 118:160x1, 160x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 460800, 460800]][Tile0, 120:[160x1, 118:160x1, 160x1], 1]
		Tile0: [0, 3840, 160], Tile1: [160, 3840, 160], Tile2; [320, 3840, 160]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D1, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 648 [D1, [0 x 648, 648]][D0, [0 x 648, 648]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 648, 648]][D0, [0 x 648, 648]]
		Tile0: [0, 648, 648], Tile1: [0, 648, 648], Tile2; [0, 648, 648]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 120 physical tiles
			Total Size: 230400 [D0, [0 x 230400, 230400]][Tile0, 120:[320x3, 118:320x3, 320x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 120:[320x2], 1][D0, [0 x 230400, 230400]]
		Tile0: [0, 2880, 960], Tile1: [640, 2880, 960], Tile2; [1280, 2880, 960]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 1 physical tiles
			Total Size: 1843200 [D1, [0 x 1843200, 1843200]][Tile0, 120:[160x1, 118:160x1, 160x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1843200, 1843200]][Tile0, 120:[160x1, 118:160x1, 160x1], 4]
		Tile0: [0, 15360, 640], Tile1: [0, 15360, 640], Tile2; [0, 15360, 640]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 120 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 120:[9x1, 118:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 120:[9x1, 118:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+14232);
	KerArg0->W = (unsigned short int) (160);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Feat = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+5760);
	KerArg1->W = (unsigned short int) (320);
	KerArg1->UsedW = (unsigned short int) (320);
	KerArg1->InFeatures = (unsigned short int) (3);
	KerArg1->OutFeatures = (unsigned short int) (24);
	KerArg1->TotalInFeatures = (unsigned short int) (3);
	KerArg1->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5904);
	KerArg1->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+14232);
	KerArg2->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+14232);
	KerArg2->Feat = (unsigned short int) (24);
	KerArg2->W = (unsigned short int) (160);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+5856);
	KerArg2->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+5880);
	KerArg2->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+29592);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=3840; _LC_Out=160;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5760), 96, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5856), 24, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5880), 24, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5904), 648, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+45776+0), 2880, 76800, 960, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+640), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+45776+2880), 2880, 76800, 960, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+45776+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 2880, 0, &DmaR_Evt5);
	_NN_In=640; _SN_In=2880;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29592), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		for (T0Ind=0; T0Ind<120; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==119), T0Ind_NextLast = ((T0Ind+1)==119), T0Ind_NextNextLast = ((T0Ind+2)==119);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (640); _LNN_In = ((T0Ind_NextNextLast)?640:960); _SNN_In = (3*_LNN_In); 
				} else if (!(1)) {
					_NN_In = _NN_In + (-76160); _LNN_In = (960); _SNN_In = (3*_LNN_In); 
				}
			} else if (!((1))) {
				_NN_In = _NN_In + (640); _LNN_In = (960); _SNN_In = (3*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+45776+2880*((T0Ind_Total)%2)),
						_SNN_In, 76800, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+45776+2880*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+2880*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_D0_PROLOG =========================*/
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+29592))[5]);
			AT_FORK(gap_ncore(), (void *) KerParSetBiasB32_SQ8, (void *) KerArg0);
			__CALL(KerParSetBiasB32_SQ8, KerArg0);
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg1->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+2880*((T0Ind_Total)%2));
				KerArg1->H = (unsigned short int) (3-0*(T0Ind==0)-1*(T0Ind_Last));
				KerArg1->UsedH = (unsigned short int) (3-0*(T0Ind==0)-1*(T0Ind_Last));
				KerArg1->Pad = (v4s) ((v4s){0,1,0*(T0Ind==0),1*(T0Ind_Last)});
				AT_FORK(gap_ncore(), (void *) KerParConv3x3Stride2_SQ8, (void *) KerArg1);
				__CALL(KerParConv3x3Stride2_SQ8, KerArg1);
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg2->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+6552+3840*((T0Ind_Total)%2));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg2);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+3840*((T0Ind_Total+-1)%2)),
						_SP_Out, 19200, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+3840*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6552+3840*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (160); _LC_Out = (160); _SC_Out = (24*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+3840*((T0Ind_Total+-1)%2)), _SP_Out, 19200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S6_Conv2d_24x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46452 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 24, Tiled: 3][Tile0 Dim: 30]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 90 logical tiles, 90 physical tiles
			Total Size: 460800 [D0, [2 x 153600, 153600]][Tile0, 30:[160x5, 28:160x6, 160x5], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 153600, 153600]][Tile0, 30:[160x5, 28:160x6, 160x5], 1]
		Tile0: [0, 6400, 800], Tile1: [480, 7680, 960], Tile2; [1120, 7680, 960]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [2 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 32, 32]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [2 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 8, 8]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [2 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 8, 8]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 216 [D0, [2 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 72, 72]]
		Tile0: [0, 216, 216], Tile1: [0, 216, 216], Tile2; [0, 216, 216]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 90 logical tiles, 90 physical tiles
			Total Size: 460800 [D0, [2 x 153600, 153600]][Tile0, 30:[160x4, 28:160x4, 160x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 153600, 153600]][Tile0, 30:[160x4, 28:160x4, 160x4], 1]
		Tile0: [0, 5120, 640], Tile1: [640, 5120, 640], Tile2; [1280, 5120, 640]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 90 logical tiles, 1 physical tiles
			Total Size: 1843200 [D0, [2 x 614400, 614400]][Tile0, 30:[160x4, 28:160x4, 160x4], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [2 x 614400, 614400]][Tile0, 30:[160x4, 28:160x4, 160x4], 4]
		Tile0: [0, 20480, 2560], Tile1: [0, 20480, 2560], Tile2; [0, 20480, 2560]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 30 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 30:[9x1, 28:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 30:[9x1, 28:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (160);
	KerArg0->UsedW = (unsigned short int) (160);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (24);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+25960);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+25960);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (160);
	KerArg1->H = (unsigned short int) (4);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+46440);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48336+0), 6400, 19200, 800, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+480), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48336+7680), 7680, 19200, 960, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48336+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 6400, 0, &DmaR_Evt1);
	_NN_In=480; _SN_In=7680;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360), 96, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15456), 24, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15480), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15504), 216, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=5120; _LC_Out=640;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46440), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<3; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==2), D0Ind_NextLast = ((D0Ind+1)==2), D0Ind_NextNextLast = ((D0Ind+2)==2);
		for (T0Ind=0; T0Ind<30; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==29), T0Ind_NextLast = ((T0Ind+1)==29), T0Ind_NextNextLast = ((T0Ind+2)==29);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (640); _LNN_In = ((T0Ind_NextNextLast)?800:960); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (153600)+(-18400); _LNN_In = (800); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (640-160); _LNN_In = (960); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48336+7680*((T0Ind_Total)%2)),
						_SNN_In, 19200, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+48336+7680*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+7680*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+7680*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (6-1*(T0Ind==0)-1*(T0Ind_Last));
			KerArg0->UsedH = (unsigned short int) (6-1*(T0Ind==0)-1*(T0Ind_Last));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15504+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15360+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+46440))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+15720+5120*((T0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15456+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15480+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+5120*((T0Ind_Total+-1)%2)),
						_SP_Out, 19200, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+5120*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15720+5120*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (640); _LC_Out = (640); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (153600)+(-18560); _LC_Out = (640); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+5120*((T0Ind_Total+-1)%2)), _SP_Out, 19200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S9_Conv2d_16x24x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52076 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerMatMul_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 39]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 39 logical tiles, 39 physical tiles
			Total Size: 460800 [Tile0, 39:[24x496, 37:24x496, 24x352], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 39:[24x496, 37:24x496, 24x352], 1]
		Tile0: [0, 11904, 496], Tile1: [496, 11904, 496], Tile2; [992, 11904, 496]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 39 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 39:[16x24, 37:16x24, 16x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 39:[16x24, 37:16x24, 16x24], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: TransIn2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 39 logical tiles, 1 physical tiles
			Total Size: 460800 [Tile0, 39:[24x496, 37:24x496, 24x352], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 39:[24x496, 37:24x496, 24x352], 1]
		Tile0: [0, 11904, 496], Tile1: [0, 11904, 496], Tile2; [0, 11904, 496]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 39 logical tiles, 1 physical tiles
			Total Size: 64 [Tile0, 39:[16x1, 37:16x1, 16x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 39:[16x1, 37:16x1, 16x1], 4]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 39 logical tiles, 39 physical tiles
			Total Size: 307200 [Tile0, 39:[16x496, 37:16x496, 16x352], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 39:[16x496, 37:16x496, 16x352], 1]
		Tile0: [0, 7936, 496], Tile1: [496, 7936, 496], Tile2; [992, 7936, 496]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 39 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 39:[16x1, 37:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 39:[16x1, 37:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 39 logical tiles, 1 physical tiles
			Total Size: 16 [Tile0, 39:[16x1, 37:16x1, 16x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 39:[16x1, 37:16x1, 16x1], 1]
		Tile0: [0, 16, 16], Tile1: [0, 16, 16], Tile2; [0, 16, 16]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 39 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 39:[1x1, 37:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 39:[1x1, 37:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+24192);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->H = (unsigned short int) (24);
	KerArg1->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg1->W_In1 = (unsigned short int) (24);
	KerArg1->H_In1 = (unsigned short int) (16);
	KerArg1->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+24192);
	KerArg1->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+36096);
	KerArg1->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+52032);
	KerArg1->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+52048);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52064);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 11904, 19200, 496, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+496), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+11904), 11904, 19200, 496, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+384+0), 11904, 0, &DmaR_Evt1);
	_NN_In2=496; _SN_In2=11904;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 384, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36096), 64, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=7936; _LC_Out=496;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52032), 16, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52048), 16, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52064), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<39; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==38), T0Ind_NextLast = ((T0Ind+1)==38), T0Ind_NextNextLast = ((T0Ind+2)==38);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (496); _LNN_In2 = ((T0Ind_NextNextLast)?352:496); _SNN_In2 = (24*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+11904*((T0Ind_Total)%2)),
					_SNN_In2, 19200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+11904*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+384+11904*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+384+11904*((T0Ind_Total)%2));
		KerArg0->W = (unsigned short int) ((T0Ind_Last)?352:496);
		AT_FORK(gap_ncore(), (void *) CNN_Transpose_fps, (void *) KerArg0);
		__CALL(CNN_Transpose_fps, KerArg0);
		KerArg1->W_In2 = (unsigned short int) ((T0Ind_Last)?352:496);
		KerArg1->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36160+7936*((T0Ind_Total)%2));
		KerArg1->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+52064))[5]);
		AT_FORK(gap_ncore(), (void *) KerParMatMulB32_SF_SQ8, (void *) KerArg1);
		__CALL(KerParMatMulB32_SF_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61904+7936*((T0Ind_Total+-1)%2)),
					_SP_Out, 19200, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61904+7936*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36160+7936*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (496); _LC_Out = ((T0Ind_NextLast)?352:496); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61904+7936*((T0Ind_Total+-1)%2)), _SP_Out, 19200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S12_Conv2d_96x16x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 50572 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 89][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 89 logical tiles, 89 physical tiles
			Total Size: 307200 [Tile1, 89:[16x216, 87:16x216, 16x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 89:[16x216, 87:16x216, 16x192], 1]
		Tile0: [0, 3456, 216], Tile1: [216, 3456, 216], Tile2; [432, 3456, 216]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[16x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[16x96], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 89 logical tiles, 1 physical tiles
			Total Size: 64 [Tile1, 89:[64x1, 87:64x1, 64x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 89:[64x1, 87:64x1, 64x1], 1]
		Tile0: [0, 64, 64], Tile1: [0, 64, 64], Tile2; [0, 64, 64]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 1:[1x96], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x96], 4]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 89 logical tiles, 89 physical tiles
			Total Size: 1843200 [Tile1, 89:[96x216, 87:96x216, 96x192], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 89:[96x216, 87:96x216, 96x192], 1]
		Tile0: [0, 20736, 216], Tile1: [216, 20736, 216], Tile2; [432, 20736, 216]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x96], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x96], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 89 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 89:[1x1, 87:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 89:[1x1, 87:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48460);
	KerArg0->W_In1 = (unsigned short int) (16);
	KerArg0->H_In1 = (unsigned short int) (96);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+49996);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+50380);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+50476);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48448);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+79568+0), 3456, 19200, 216, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+216), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+79568+3456), 3456, 19200, 216, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+79568+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+64+0), 3456, 0, &DmaR_Evt1);
	_NN_In2=216; _SN_In2=3456;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48460), 1536, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49996), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=20736; _LC_Out=216;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+50380), 96, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+50476), 96, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48448), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<89; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==88), T1Ind_NextLast = ((T1Ind+1)==88), T1Ind_NextNextLast = ((T1Ind+2)==88);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (216); _LNN_In2 = ((T1Ind_NextNextLast)?192:216); _SNN_In2 = (16*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+79568+3456*((T1Ind_Total)%2)),
					_SNN_In2, 19200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+79568+3456*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+64+3456*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+64+3456*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?192:216);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6976+20736*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?192:216);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*96);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48448))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+20736*((T1Ind_Total+-1)%2)),
					_SP_Out, 19200, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+20736*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6976+20736*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (216); _LC_Out = ((T1Ind_NextLast)?192:216); _SC_Out = (96*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+20736*((T1Ind_Total+-1)%2)), _SP_Out, 19200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S15_Conv2d_96x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48812 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 96, Tiled: 12][Tile0 Dim: 12]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 144 logical tiles, 144 physical tiles
			Total Size: 460800 [D0, [11 x 38400, 38400]][Tile0, 12:[80x5, 10:80x5, 80x5], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 38400, 38400]][Tile0, 12:[80x5, 10:80x5, 80x5], 1]
		Tile0: [0, 3200, 400], Tile1: [400, 3200, 400], Tile2; [800, 3200, 400]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 384 [D0, [11 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 32, 32]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [11 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 8, 8]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [11 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 8, 8]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 864 [D0, [11 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 72, 72]]
		Tile0: [0, 864, 864], Tile1: [0, 864, 864], Tile2; [0, 864, 864]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 144 logical tiles, 144 physical tiles
			Total Size: 1843200 [D0, [11 x 153600, 153600]][Tile0, 12:[160x11, 10:160x11, 160x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 153600, 153600]][Tile0, 12:[160x11, 10:160x11, 160x10], 1]
		Tile0: [0, 14080, 1760], Tile1: [1600, 14080, 1760], Tile2; [3200, 14080, 1760]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 144 logical tiles, 1 physical tiles
			Total Size: 1843200 [D0, [11 x 153600, 153600]][Tile0, 12:[80x5, 10:80x5, 80x5], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [11 x 153600, 153600]][Tile0, 12:[80x5, 10:80x5, 80x5], 4]
		Tile0: [0, 12800, 1600], Tile1: [0, 12800, 1600], Tile2; [0, 12800, 1600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 12 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 12:[9x1, 10:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 12:[9x1, 10:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (160);
	KerArg0->UsedW = (unsigned short int) (160);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (96);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+36000);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+36000);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (80);
	KerArg1->H = (unsigned short int) (5);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48800);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=3200; _LC_Out=400;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28160), 384, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28544), 96, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28640), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28736), 864, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+44496+0), 14080, 19200, 1760, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+1600), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+44496+14080), 14080, 19200, 1760, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+44496+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 14080, 0, &DmaR_Evt5);
	_NN_In=1600; _SN_In=14080;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48800), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<12; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==11), D0Ind_NextLast = ((D0Ind+1)==11), D0Ind_NextNextLast = ((D0Ind+2)==11);
		for (T0Ind=0; T0Ind<12; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==11), T0Ind_NextLast = ((T0Ind+1)==11), T0Ind_NextNextLast = ((T0Ind+2)==11);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (1600); _LNN_In = ((T0Ind_NextNextLast)?1600:1760); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (153600)+(-17600); _LNN_In = (1760); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (1600); _LNN_In = (1760); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+44496+14080*((T0Ind_Total)%2)),
						_SNN_In, 19200, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+44496+14080*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+14080*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+14080*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (11-0*(T0Ind==0)-1*(T0Ind_Last));
			KerArg0->UsedH = (unsigned short int) (11-0*(T0Ind==0)-1*(T0Ind_Last));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+28736+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+28160+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){0,1,0*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48800))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+29600+3200*((T0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+28544+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+28640+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+3200*((T0Ind_Total+-1)%2)),
						_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+3200*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29600+3200*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (400); _LC_Out = (400); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (38400)+(-4400); _LC_Out = (400); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+3200*((T0Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S18_Conv2d_24x96x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 49884 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 25][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 460800 [Tile1, 25:[96x196, 23:96x196, 96x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[96x196, 23:96x196, 96x96], 1]
		Tile0: [0, 18816, 196], Tile1: [196, 18816, 196], Tile2; [392, 18816, 196]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [Tile0, 1:[96x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[96x24], 1]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 25:[384x1, 23:384x1, 384x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[384x1, 23:384x1, 384x1], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 25 physical tiles
			Total Size: 115200 [Tile1, 25:[24x196, 23:24x196, 24x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[24x196, 23:24x196, 24x96], 1]
		Tile0: [0, 4704, 196], Tile1: [196, 4704, 196], Tile2; [392, 4704, 196]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 25 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 25:[1x1, 23:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 25:[1x1, 23:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+47436);
	KerArg0->W_In1 = (unsigned short int) (96);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+49740);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+49836);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+49860);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+47424);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 18816, 4800, 196, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+196), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+18816), 18816, 4800, 196, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+384+0), 18816, 0, &DmaR_Evt1);
	_NN_In2=196; _SN_In2=18816;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47436), 2304, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49740), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4704; _LC_Out=196;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49836), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49860), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47424), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<25; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==24), T1Ind_NextLast = ((T1Ind+1)==24), T1Ind_NextNextLast = ((T1Ind+2)==24);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (196); _LNN_In2 = ((T1Ind_NextNextLast)?96:196); _SNN_In2 = (96*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+18816*((T1Ind_Total)%2)),
					_SNN_In2, 4800, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+18816*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+384+18816*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+384+18816*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?96:196);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38016+4704*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?96:196);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+47424))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75728+4704*((T1Ind_Total+-1)%2)),
					_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75728+4704*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38016+4704*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (196); _LC_Out = ((T1Ind_NextLast)?96:196); _SC_Out = (24*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+75728+4704*((T1Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S21_Conv2d_144x24x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 37][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 115200 [Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[24x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[24x144], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 37:[96x1, 35:96x1, 96x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[96x1, 35:96x1, 96x1], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [Tile0, 1:[1x144], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 4]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 691200 [Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44460);
	KerArg0->W_In1 = (unsigned short int) (24);
	KerArg0->H_In1 = (unsigned short int) (144);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48636);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44448);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+0), 3168, 4800, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+3168), 3168, 4800, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+0), 3168, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=3168;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44460), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47916), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19008; _LC_Out=132;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48636), 144, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44448), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<37; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==36), T1Ind_NextLast = ((T1Ind+1)==36), T1Ind_NextNextLast = ((T1Ind+2)==36);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?48:132); _SNN_In2 = (24*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+3168*((T1Ind_Total)%2)),
					_SNN_In2, 4800, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+3168*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*144);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44448))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total+-1)%2)),
					_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?48:132); _SC_Out = (144*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S24_Conv2d_144x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 50812 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 144, Tiled: 18][Tile0 Dim: 7]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 126 logical tiles, 126 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 7:[80x10, 5:80x11, 80x7], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 7:[80x10, 5:80x11, 80x7], 1]
		Tile0: [0, 6400, 800], Tile1: [640, 7040, 880], Tile2; [1360, 7040, 880]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [17 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 32, 32]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 1296 [D0, [17 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 72, 72]]
		Tile0: [0, 1296, 1296], Tile1: [0, 1296, 1296], Tile2; [0, 1296, 1296]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 126 logical tiles, 126 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 7:[80x9, 5:80x9, 80x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 7:[80x9, 5:80x9, 80x6], 1]
		Tile0: [0, 5760, 720], Tile1: [720, 5760, 720], Tile2; [1440, 5760, 720]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 126 logical tiles, 1 physical tiles
			Total Size: 2764800 [D0, [17 x 153600, 153600]][Tile0, 7:[80x9, 5:80x9, 80x6], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 153600, 153600]][Tile0, 7:[80x9, 5:80x9, 80x6], 4]
		Tile0: [0, 23040, 2880], Tile1: [0, 23040, 2880], Tile2; [0, 23040, 2880]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 7:[9x1, 5:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[9x1, 5:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (80);
	KerArg0->UsedW = (unsigned short int) (80);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (144);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+27760);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+27760);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (80);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+50800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 6400, 4800, 800, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+640), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+7040), 7040, 4800, 880, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 6400, 0, &DmaR_Evt1);
	_NN_In=640; _SN_In=7040;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14080), 576, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14656), 144, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14800), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14944), 1296, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=5760; _LC_Out=720;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+50800), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17), D0Ind_NextNextLast = ((D0Ind+2)==17);
		for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6), T0Ind_NextNextLast = ((T0Ind+2)==6);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (720); _LNN_In = ((T0Ind_NextNextLast)?560:880); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (38400)+(-4240); _LNN_In = (800); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (720-80); _LNN_In = (880); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+7040*((T0Ind_Total)%2)),
						_SNN_In, 4800, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+7040*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+7040*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+7040*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?7:11)-1*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?7:11)-1*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14944+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14080+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+50800))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+16240+5760*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?6:9);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14656+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14800+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+52176+5760*((T0Ind_Total+-1)%2)),
						_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+52176+5760*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16240+5760*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (720); _LC_Out = ((T0Ind_NextLast)?480:720); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (38400)+(-4320); _LC_Out = (720); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+52176+5760*((T0Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S27_Conv2d_24x144x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48540 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 37][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 691200 [Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[144x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x24], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 37:[576x1, 35:576x1, 576x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[576x1, 35:576x1, 576x1], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 115200 [Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44940);
	KerArg0->W_In1 = (unsigned short int) (144);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+48396);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48516);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44928);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+0), 19008, 4800, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+19008), 19008, 4800, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+0), 19008, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=19008;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44940), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48396), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=3168; _LC_Out=132;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48516), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44928), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<37; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==36), T1Ind_NextLast = ((T1Ind+1)==36), T1Ind_NextNextLast = ((T1Ind+2)==36);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?48:132); _SNN_In2 = (144*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+19008*((T1Ind_Total)%2)),
					_SNN_In2, 4800, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+19008*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44928))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2)),
				_SC_Out, 4800, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?48:132); _SC_Out = (24*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S28_MatAdd_24x60x80(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 14]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 115200 [Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 115200 [Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 14 physical tiles
			Total Size: 115200 [Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x8784, 12:1x8784, 1x1008], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 14 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 14:[1x1, 12:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 14:[1x1, 12:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+0), 8784, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+8784), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+8784), 8784, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_NN_In2=8784; _SN_In2=8784;
	_C_Out=0; _SC_Out=8784;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<14; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==13), T0Ind_NextLast = ((T0Ind+1)==13), T0Ind_NextNextLast = ((T0Ind+2)==13);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?1008:8784); 
		}
		_SNN_In2 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (8784); _SNN_In2 = ((T0Ind_NextNextLast)?1008:8784); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+8784*((T0Ind_Total)%2)),
					_SNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+153296+8784*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?1008:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+170864+8784*((T0Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+170864+8784*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?1008:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+170864+8784*((T0Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S31_Conv2d_144x24x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 37][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 115200 [Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[24x132, 35:24x132, 24x48], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[24x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[24x144], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 37:[96x1, 35:96x1, 96x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[96x1, 35:96x1, 96x1], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [Tile0, 1:[1x144], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 4]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 37 physical tiles
			Total Size: 691200 [Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[144x132, 35:144x132, 144x48], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 37 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 37:[1x1, 35:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44460);
	KerArg0->W_In1 = (unsigned short int) (24);
	KerArg0->H_In1 = (unsigned short int) (144);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48636);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44448);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+0), 3168, 4800, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+3168), 3168, 4800, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+0), 3168, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=3168;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44460), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47916), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19008; _LC_Out=132;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48636), 144, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44448), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<37; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==36), T1Ind_NextLast = ((T1Ind+1)==36), T1Ind_NextNextLast = ((T1Ind+2)==36);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?48:132); _SNN_In2 = (24*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+3168*((T1Ind_Total)%2)),
					_SNN_In2, 4800, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76112+3168*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?48:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*144);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44448))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total+-1)%2)),
					_SP_Out, 4800, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?48:132); _SC_Out = (144*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total+-1)%2)), _SP_Out, 4800, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S34_Conv2d_144x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51580 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 144, Tiled: 18][Tile0 Dim: 3]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 54 logical tiles, 54 physical tiles
			Total Size: 172800 [D0, [17 x 9600, 9600]][Tile0, 3:[40x11, 1:40x11, 40x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 9600, 9600]][Tile0, 3:[40x11, 1:40x11, 40x8], 1]
		Tile0: [0, 3520, 440], Tile1: [440, 3520, 440], Tile2; [880, 2560, 320]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [17 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 32, 32]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 1296 [D0, [17 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [72, 72, 72], Tile2; [144, 72, 72]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 54 logical tiles, 54 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 3:[80x23, 1:80x23, 80x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 3:[80x23, 1:80x23, 80x16], 1]
		Tile0: [0, 14720, 1840], Tile1: [1760, 14720, 1840], Tile2; [3520, 10240, 1280]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 54 logical tiles, 1 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 3:[40x11, 1:40x11, 40x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 3:[40x11, 1:40x11, 40x8], 4]
		Tile0: [0, 14080, 1760], Tile1: [0, 14080, 1760], Tile2; [0, 14080, 1760]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[9x1, 1:9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[9x1, 1:9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (80);
	KerArg0->UsedW = (unsigned short int) (80);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (8);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+37488);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+37488);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51568);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=3520; _LC_Out=440;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29440), 576, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30016), 144, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30160), 144, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30304+0), 72, 0, &DmaR_Evt4);
	_N_Filter=0;
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 14720, 4800, 1840, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+1760), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+14720), 14720, 4800, 1840, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 14720, 0, &DmaR_Evt5);
	_NN_In=1760; _SN_In=14720;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51568), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17), D0Ind_NextNextLast = ((D0Ind+2)==17);
		/*================================= Prepare Tiles ===================================*/
		_SN_Filter = 0;
		if (!(D0Ind_Last)) {
			_N_Filter = _N_Filter + (72); _SN_Filter = (72); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30304+72*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt4);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2), T0Ind_NextNextLast = ((T0Ind+2)==2);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In = _NN_In + (1760); _LNN_In = ((1)?1280:1840); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (38400)+(-3520); _LNN_In = (1840); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (1760); _LNN_In = (1840); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+14720*((T0Ind_Total)%2)),
						_SNN_In, 4800, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+14720*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+14720*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt5);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+14720*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?16:23)-0*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?16:23)-0*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+30304+72*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+29440+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){0,1,0*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51568))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+30448+3520*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?8:11);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+30016+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+30160+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67536+3520*((T0Ind_Total+-1)%2)),
						_SP_Out, 1200, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67536+3520*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30448+3520*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (440); _LC_Out = ((T0Ind_NextLast)?320:440); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (9600)+(-880); _LC_Out = (440); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
		/*================================= Update Arg Pipeline =============================*/
		/*============================= End Update Arg Pipeline =============================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+67536+3520*((T0Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S37_Conv2d_24x144x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48540 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 172800 [Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[144x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x24], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 10:[576x1, 8:576x1, 576x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[576x1, 8:576x1, 576x1], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 28800 [Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44940);
	KerArg0->W_In1 = (unsigned short int) (144);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+48396);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48516);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44928);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 19008, 1200, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008), 19008, 1200, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+0), 19008, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=19008;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44940), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48396), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=3168; _LC_Out=132;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48516), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44928), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9), T1Ind_NextNextLast = ((T1Ind+2)==9);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?12:132); _SNN_In2 = (144*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total)%2)),
					_SNN_In2, 1200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44928))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2)),
				_SC_Out, 1200, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?12:132); _SC_Out = (24*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S40_Conv2d_144x24x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 28800 [Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[24x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[24x144], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 10:[96x1, 8:96x1, 96x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[96x1, 8:96x1, 96x1], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [Tile0, 1:[1x144], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 4]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 172800 [Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44460);
	KerArg0->W_In1 = (unsigned short int) (24);
	KerArg0->H_In1 = (unsigned short int) (144);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48636);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44448);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+0), 3168, 1200, 132, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44460), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47916), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19008; _LC_Out=132;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48636), 144, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44448), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (132); _LN_In2 = ((T1Ind_NextLast)?12:132); _SN_In2 = (24*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total+1)%2)),
					_SN_In2, 1200, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*144);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44448))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total+-1)%2)),
					_SP_Out, 1200, _LP_Out, 1, &UchanHR1);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?12:132); _SC_Out = (144*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S43_Conv2d_144x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52092 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 144, Tiled: 18][Tile0 Dim: 2]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 36 logical tiles, 36 physical tiles
			Total Size: 172800 [D0, [17 x 9600, 9600]][Tile0, 2:[40x20, 40x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 9600, 9600]][Tile0, 2:[40x20, 40x12], 1]
		Tile0: [0, 6400, 800], Tile1: [720, 3840, 480], Tile2; [9600, 6400, 800]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [17 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 32, 32]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 1296 [D0, [17 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 72, 72]]
		Tile0: [0, 1296, 1296], Tile1: [0, 1296, 1296], Tile2; [0, 1296, 1296]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 36 physical tiles
			Total Size: 172800 [D0, [17 x 9600, 9600]][Tile0, 2:[40x19, 40x11], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 9600, 9600]][Tile0, 2:[40x19, 40x11], 1]
		Tile0: [0, 6080, 760], Tile1: [760, 3520, 440], Tile2; [9600, 6080, 760]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 2:[40x19, 40x11], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 2:[40x19, 40x11], 4]
		Tile0: [0, 24320, 3040], Tile1: [0, 24320, 3040], Tile2; [0, 24320, 3040]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 2:[9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (144);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+27760);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+27760);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52080);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 6400, 1200, 800, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+720), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+6720), 3840, 1200, 480, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 6400, 0, &DmaR_Evt1);
	_NN_In=720; _SN_In=3840;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13440), 576, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14016), 144, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14160), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14304), 1296, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=6080; _LC_Out=760;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52080), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17), D0Ind_NextNextLast = ((D0Ind+2)==17);
		for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1), T0Ind_NextNextLast = ((T0Ind+2)==1);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In = 0;
			if (!(T0Ind_Last)) {
				if (!(1)) {
					_NN_In = _NN_In + (760); _LNN_In = ((1)?480:840); _SNN_In = (8*_LNN_In); 
				} else if (!(D0Ind_Last)) {
					_NN_In = _NN_In + (9600)+(-720); _LNN_In = (800); _SNN_In = (8*_LNN_In); 
				}
			} else if (!(D0Ind_Last)) {
				_NN_In = _NN_In + (760-40); _LNN_In = (480); _SNN_In = (8*_LNN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
			if (_SNN_In) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+6720*((T0Ind_Total)%2)),
						_SNN_In, 1200, _LNN_In, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+6720*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+6720*((T0Ind_Total+1)%2)),
						_SN_In, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+6720*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?12:21)-1*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?12:21)-1*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14304+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+13440+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+52080))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+15600+6080*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?11:19);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14016+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14160+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+51536+6080*((T0Ind_Total+-1)%2)),
						_SP_Out, 1200, _LP_Out, 1, &UchanHR2);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+51536+6080*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15600+6080*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SN_In = _SNN_In;_LN_In = _LNN_In;
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (760); _LC_Out = ((1)?440:760); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (9600)+(-760); _LC_Out = (760); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+51536+6080*((T0Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S46_Conv2d_24x144x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48540 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 172800 [Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[144x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x24], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 10:[576x1, 8:576x1, 576x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[576x1, 8:576x1, 576x1], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 28800 [Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44940);
	KerArg0->W_In1 = (unsigned short int) (144);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+48396);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48516);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44928);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+104912+0), 19008, 1200, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+104912+19008), 19008, 1200, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+104912+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+0), 19008, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=19008;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44940), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48396), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=3168; _LC_Out=132;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48516), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44928), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9), T1Ind_NextNextLast = ((T1Ind+2)==9);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?12:132); _SNN_In2 = (144*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+104912+19008*((T1Ind_Total)%2)),
					_SNN_In2, 1200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+104912+19008*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44928))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2)),
				_SC_Out, 1200, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?12:132); _SC_Out = (24*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S47_MatAdd_24x30x40(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?2448:8784); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?2448:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?2448:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+104912+8784*((T0Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR1);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+104912+8784*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?2448:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+104912+8784*((T0Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S50_Conv2d_144x24x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 28800 [Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[24x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[24x144], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 10:[96x1, 8:96x1, 96x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[96x1, 8:96x1, 96x1], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [Tile0, 1:[1x144], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 4]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 172800 [Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44460);
	KerArg0->W_In1 = (unsigned short int) (24);
	KerArg0->H_In1 = (unsigned short int) (144);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48636);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44448);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+0), 3168, 1200, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+3168), 3168, 1200, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+0), 3168, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=3168;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44460), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47916), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19008; _LC_Out=132;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48636), 144, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44448), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9), T1Ind_NextNextLast = ((T1Ind+2)==9);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?12:132); _SNN_In2 = (24*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+3168*((T1Ind_Total)%2)),
					_SNN_In2, 1200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+3168*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*144);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44448))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2)),
				_SC_Out, 1200, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?12:132); _SC_Out = (144*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S53_Conv2d_144x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52092 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 144, Tiled: 18][Tile0 Dim: 2]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 36 logical tiles, 36 physical tiles
			Total Size: 172800 [D0, [17 x 9600, 9600]][Tile0, 2:[40x20, 40x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 9600, 9600]][Tile0, 2:[40x20, 40x12], 1]
		Tile0: [0, 6400, 800], Tile1: [720, 3840, 480], Tile2; [9600, 6400, 800]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [17 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 32, 32]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 1296 [D0, [17 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 72, 72]]
		Tile0: [0, 1296, 1296], Tile1: [0, 1296, 1296], Tile2; [0, 1296, 1296]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 36 physical tiles
			Total Size: 172800 [D0, [17 x 9600, 9600]][Tile0, 2:[40x19, 40x11], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 9600, 9600]][Tile0, 2:[40x19, 40x11], 1]
		Tile0: [0, 6080, 760], Tile1: [760, 3520, 440], Tile2; [9600, 6080, 760]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 36 logical tiles, 1 physical tiles
			Total Size: 691200 [D0, [17 x 38400, 38400]][Tile0, 2:[40x19, 40x11], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 38400, 38400]][Tile0, 2:[40x19, 40x11], 4]
		Tile0: [0, 24320, 3040], Tile1: [0, 24320, 3040], Tile2; [0, 24320, 3040]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 2:[9x1, 9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 2:[9x1, 9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (144);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+27760);
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+27760);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (40);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52080);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 6400, 1200, 800, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13440), 576, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14016), 144, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14160), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14304), 1296, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=6080; _LC_Out=760;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52080), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17);
		for (T0Ind=0; T0Ind<2; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==1), T0Ind_NextLast = ((T0Ind+1)==1);
			/*================================= Prepare Tiles ===================================*/
			_SN_In = 0;
			if (!(T0Ind_Last)) {
				_N_In = _N_In + (760-(40*(T0Ind==0))); _LN_In = ((1)?480:840); _SN_In = (8*_LN_In); 
			} else if (!(D0Ind_Last)) {
				_N_In = _N_In + (9600)+(-720); _LN_In = (800); _SN_In = (8*_LN_In); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
			if (_SN_In) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+6720*((T0Ind_Total+1)%2)),
						_SN_In, 1200, _LN_In, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+6720*((T0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (((T0Ind_Last)?12:21)-1*(T0Ind==0));
			KerArg0->UsedH = (unsigned short int) (((T0Ind_Last)?12:21)-1*(T0Ind==0));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14304+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+13440+((D0Ind)*32));
			KerArg0->Pad = (v4s) ((v4s){1,1,1*(T0Ind==0),1*(T0Ind_Last)});
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+52080))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+15600+6080*((T0Ind_Total)%2));
			KerArg1->H = (unsigned short int) (T0Ind_Last?11:19);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14016+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14160+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
			/*================================= Write Tiles =====================================*/
			if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
			if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
			if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+6080*((T0Ind_Total+-1)%2)),
						_SP_Out, 1200, _LP_Out, 1, &UchanHR1);
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+6080*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15600+6080*((T0Ind_Total)%2)),
					_SC_Out, 1, &DmaW_Evt1);
			/*============================= End Write Tiles =====================================*/
			/*================================= Update Arg Pipeline =============================*/
			_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
			_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
			/*============================= End Update Arg Pipeline =============================*/
			/*================================= Prepare Tiles ===================================*/
			_SC_Out = 0;
			if (!(T0Ind_Last)) {
				_C_Out = _C_Out + (760); _LC_Out = ((1)?440:760); _SC_Out = (8*_LC_Out); 
			} else if (!(D0Ind_Last)) {
				_C_Out = _C_Out + (9600)+(-760); _LC_Out = (760); _SC_Out = (8*_LC_Out); 
			}
			/*============================= End Prepare Tiles ===================================*/
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+6080*((T0Ind_Total+-1)%2)), _SP_Out, 1200, _LP_Out, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S56_Conv2d_24x144x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48540 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 172800 [Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[144x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x24], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 10:[576x1, 8:576x1, 576x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[576x1, 8:576x1, 576x1], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 28800 [Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44940);
	KerArg0->W_In1 = (unsigned short int) (144);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+48396);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48516);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44928);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 19008, 1200, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008), 19008, 1200, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+0), 19008, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=19008;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44940), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48396), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=3168; _LC_Out=132;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48516), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44928), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9), T1Ind_NextNextLast = ((T1Ind+2)==9);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?12:132); _SNN_In2 = (144*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total)%2)),
					_SNN_In2, 1200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+19008*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+576+19008*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44928))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+38592+3168*((T1Ind_Total)%2)),
				_SC_Out, 1200, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?12:132); _SC_Out = (24*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S57_MatAdd_24x30x40(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 4]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 28800 [Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x8784, 2:1x8784, 1x2448], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 8784, 8784]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 8784, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+8784), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+8784), 8784, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_NN_In1=8784; _SN_In1=8784;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3), T0Ind_NextNextLast = ((T0Ind+2)==3);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T0Ind_Last)) {
			if (!(T0Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (8784); _SNN_In1 = ((T0Ind_NextNextLast)?2448:8784); 
			}
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?2448:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+8784*((T0Ind_Total)%2)),
					_SNN_In1, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+8784*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?2448:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55664+8784*((T0Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55664+8784*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?2448:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+55664+8784*((T0Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S60_Conv2d_144x24x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 28800 [Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[24x132, 8:24x132, 24x12], 1]
		Tile0: [0, 3168, 132], Tile1: [132, 3168, 132], Tile2; [264, 3168, 132]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile0, 1:[24x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[24x144], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 10:[96x1, 8:96x1, 96x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[96x1, 8:96x1, 96x1], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [Tile0, 1:[1x144], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 4]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 172800 [Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[144x132, 8:144x132, 144x12], 1]
		Tile0: [0, 19008, 132], Tile1: [132, 19008, 132], Tile2; [264, 19008, 132]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[1x144], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x144], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44460);
	KerArg0->W_In1 = (unsigned short int) (24);
	KerArg0->H_In1 = (unsigned short int) (144);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47916);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48492);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48636);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44448);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+0), 3168, 1200, 132, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+3168), 3168, 1200, 132, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+0), 3168, 0, &DmaR_Evt1);
	_NN_In2=132; _SN_In2=3168;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44460), 3456, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47916), 576, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=19008; _LC_Out=132;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48492), 144, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48636), 144, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44448), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9), T1Ind_NextNextLast = ((T1Ind+2)==9);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (132); _LNN_In2 = ((T1Ind_NextNextLast)?12:132); _SNN_In2 = (24*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+3168*((T1Ind_Total)%2)),
					_SNN_In2, 1200, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+3168*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+96+3168*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:132);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*144);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44448))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6432+19008*((T1Ind_Total)%2)),
				_SC_Out, 1200, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (132); _LC_Out = ((T1Ind_NextLast)?12:132); _SC_Out = (144*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S63_Conv2d_144x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 35772 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 144, Tiled: 18][Tile0 Dim: 1]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 43200 [D0, [17 x 2400, 2400]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 2400, 2400]][Tile0, 1:[20x15], 1]
		Tile0: [0, 2400, 300], Tile1: [2400, 2400, 300], Tile2; [4800, 2400, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 576 [D0, [17 x 32, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 32, 32]]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 144 [D0, [17 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 8, 8]]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 1296 [D0, [17 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 72, 72]]
		Tile0: [0, 1296, 1296], Tile1: [0, 1296, 1296], Tile2; [0, 1296, 1296]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 172800 [D0, [17 x 9600, 9600]][Tile0, 1:[40x30], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 9600, 9600]][Tile0, 1:[40x30], 1]
		Tile0: [0, 9600, 1200], Tile1: [9600, 9600, 1200], Tile2; [19200, 9600, 1200]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 172800 [D0, [17 x 9600, 9600]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 9600, 9600]][Tile0, 1:[20x15], 4]
		Tile0: [0, 9600, 1200], Tile1: [0, 9600, 1200], Tile2; [0, 9600, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (40);
	KerArg0->UsedW = (unsigned short int) (40);
	KerArg0->InFeatures = (unsigned short int) (8);
	KerArg0->OutFeatures = (unsigned short int) (8);
	KerArg0->TotalInFeatures = (unsigned short int) (144);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+26160);
	KerArg0->Pad = (v4s) ((v4s){0,1,0,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+26160);
	KerArg1->Feat = (unsigned short int) (8);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35760);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=2400; _LC_Out=300;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19200), 576, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19776), 144, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19920), 144, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20064), 1296, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 9600, 1200, 1200, 0, &DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35760), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (9600); _LN_In = (1200); _SN_In = (8*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+9600*((D0Ind_Total+1)%2)),
					_SN_In, 1200, _LN_In, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+9600*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (31-0*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (31-0*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+20064+((D0Ind)*72));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19200+((D0Ind)*32));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+35760))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+21360+2400*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19776+((D0Ind)*8));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19920+((D0Ind)*8));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+2400*((D0Ind_Total+-1)%2)),
					_SP_Out, 300, _LP_Out, 1, &UchanHR1);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+2400*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21360+2400*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (2400); _LC_Out = (300); _SC_Out = (8*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+210896+2400*((D0Ind_Total+-1)%2)), _SP_Out, 300, _LP_Out, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S66_Conv2d_48x144x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44652 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 4][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 43200 [Tile1, 4:[144x96, 2:144x96, 144x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[144x96, 2:144x96, 144x12], 1]
		Tile0: [0, 13824, 96], Tile1: [96, 13824, 96], Tile2; [192, 13824, 96]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6912 [Tile0, 1:[144x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x48], 1]
		Tile0: [0, 6912, 6912], Tile1: [0, 6912, 6912], Tile2; [0, 6912, 6912]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 4:[576x1, 2:576x1, 576x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[576x1, 2:576x1, 576x1], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 4]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 14400 [Tile1, 4:[48x96, 2:48x96, 48x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[48x96, 2:48x96, 48x12], 1]
		Tile0: [0, 4608, 96], Tile1: [96, 4608, 96], Tile2; [192, 4608, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+37452);
	KerArg0->W_In1 = (unsigned short int) (144);
	KerArg0->H_In1 = (unsigned short int) (48);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+44364);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44556);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44604);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+37440);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 13824, 300, 96, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+96), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+13824), 13824, 300, 96, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+0), 13824, 0, &DmaR_Evt1);
	_NN_In2=96; _SN_In2=13824;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37452), 6912, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44364), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4608; _LC_Out=96;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44556), 48, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44604), 48, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+37440), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<4; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==3), T1Ind_NextLast = ((T1Ind+1)==3), T1Ind_NextNextLast = ((T1Ind+2)==3);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (96); _LNN_In2 = ((T1Ind_NextNextLast)?12:96); _SNN_In2 = (144*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+13824*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+13824*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+576+13824*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+576+13824*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:96);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+28224+4608*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:96);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*48);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+37440))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28224+4608*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (96); _LC_Out = ((T1Ind_NextLast)?12:96); _SC_Out = (48*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S69_Conv2d_288x48x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42636 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 14400 [Tile1, 8:[48x40, 6:48x40, 48x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[48x40, 6:48x40, 48x20], 1]
		Tile0: [0, 1920, 40], Tile1: [40, 1920, 40], Tile2; [80, 1920, 40]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13824 [Tile0, 1:[48x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[48x288], 1]
		Tile0: [0, 13824, 13824], Tile1: [0, 13824, 13824], Tile2; [0, 13824, 13824]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 192 [Tile1, 8:[192x1, 6:192x1, 192x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[192x1, 6:192x1, 192x1], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile0, 1:[1x288], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 4]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 86400 [Tile1, 8:[288x40, 6:288x40, 288x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[288x40, 6:288x40, 288x20], 1]
		Tile0: [0, 11520, 40], Tile1: [40, 11520, 40], Tile2; [80, 11520, 40]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 8:[1x1, 6:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x1, 6:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+27084);
	KerArg0->W_In1 = (unsigned short int) (48);
	KerArg0->H_In1 = (unsigned short int) (288);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+40908);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42060);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42348);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+27072);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+192+0), 1920, 300, 40, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27084), 13824, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40908), 1152, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=11520; _LC_Out=40;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42060), 288, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42348), 288, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27072), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (40); _LN_In2 = ((T1Ind_NextLast)?20:40); _SN_In2 = (48*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+192+1920*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+192+1920*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?20:40);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4032+11520*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?20:40);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*288);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+27072))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4032+11520*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (40); _LC_Out = ((T1Ind_NextLast)?20:40); _SC_Out = (288*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S72_Conv2d_288x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 288, Tiled: 18][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 86400 [D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [17 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 64, 64]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [17 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 16, 16]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [17 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 16, 16]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 2592 [D0, [17 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 144, 144]]
		Tile0: [0, 2592, 2592], Tile1: [0, 2592, 2592], Tile2; [0, 2592, 2592]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 86400 [D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 345600 [D0, [17 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (288);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+23520);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+23520);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+42720);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 300, 300, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1152, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+10752), 288, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11040), 288, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11328), 2592, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42720), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (4800); _LN_In = (300); _SN_In = (16*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11328+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+42720))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+13920+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+10752+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11040+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+4800*((D0Ind_Total+-1)%2)),
					_SP_Out, 300, _LP_Out, 1, &UchanHR1);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13920+4800*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+4800*((D0Ind_Total+-1)%2)), _SP_Out, 300, _LP_Out, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S75_Conv2d_48x288x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 86400 [Tile1, 10:[288x32, 8:288x32, 288x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[288x32, 8:288x32, 288x12], 1]
		Tile0: [0, 9216, 32], Tile1: [32, 9216, 32], Tile2; [64, 9216, 32]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13824 [Tile0, 1:[288x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[288x48], 1]
		Tile0: [0, 13824, 13824], Tile1: [0, 13824, 13824], Tile2; [0, 13824, 13824]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile1, 10:[1152x1, 8:1152x1, 1152x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1152x1, 8:1152x1, 1152x1], 1]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 4]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 14400 [Tile1, 10:[48x32, 8:48x32, 48x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[48x32, 8:48x32, 48x12], 1]
		Tile0: [0, 1536, 32], Tile1: [32, 1536, 32], Tile2; [64, 1536, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+22668);
	KerArg0->W_In1 = (unsigned short int) (288);
	KerArg0->H_In1 = (unsigned short int) (48);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+36492);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36684);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36732);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+22656);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+80144+0), 9216, 300, 32, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+32), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+80144+9216), 9216, 300, 32, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+80144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1152+0), 9216, 0, &DmaR_Evt1);
	_NN_In2=32; _SN_In2=9216;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22668), 13824, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36492), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1536; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36684), 48, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36732), 48, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22656), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9), T1Ind_NextNextLast = ((T1Ind+2)==9);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (32); _LNN_In2 = ((T1Ind_NextNextLast)?12:32); _SNN_In2 = (288*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+80144+9216*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+80144+9216*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1152+9216*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1152+9216*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:32);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19584+1536*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:32);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*48);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+22656))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19584+1536*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (32); _LC_Out = ((T1Ind_NextLast)?12:32); _SC_Out = (48*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S76_MatAdd_48x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 43212 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14400 [Tile0, 1:[1x14400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x14400], 1]
		Tile0: [0, 14400, 14400], Tile1: [0, 14400, 14400], Tile2; [0, 14400, 14400]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14400 [Tile0, 1:[1x14400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x14400], 1]
		Tile0: [0, 14400, 14400], Tile1: [0, 14400, 14400], Tile2; [0, 14400, 14400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14400 [Tile0, 1:[1x14400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x14400], 1]
		Tile0: [0, 14400, 14400], Tile1: [0, 14400, 14400], Tile2; [0, 14400, 14400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14400);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+28800);
	KerArg0->Feat = (unsigned short int) (14400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+43200);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 14400, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14400), 14400, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+80144+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28800), 14400, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+80144+0), 14400, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S79_Conv2d_288x48x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42636 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 14400 [Tile1, 8:[48x40, 6:48x40, 48x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[48x40, 6:48x40, 48x20], 1]
		Tile0: [0, 1920, 40], Tile1: [40, 1920, 40], Tile2; [80, 1920, 40]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13824 [Tile0, 1:[48x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[48x288], 1]
		Tile0: [0, 13824, 13824], Tile1: [0, 13824, 13824], Tile2; [0, 13824, 13824]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 192 [Tile1, 8:[192x1, 6:192x1, 192x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[192x1, 6:192x1, 192x1], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile0, 1:[1x288], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 4]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 86400 [Tile1, 8:[288x40, 6:288x40, 288x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[288x40, 6:288x40, 288x20], 1]
		Tile0: [0, 11520, 40], Tile1: [40, 11520, 40], Tile2; [80, 11520, 40]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 8:[1x1, 6:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x1, 6:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+27084);
	KerArg0->W_In1 = (unsigned short int) (48);
	KerArg0->H_In1 = (unsigned short int) (288);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+40908);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42060);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42348);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+27072);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+0), 1920, 300, 40, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+40), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+1920), 1920, 300, 40, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+192+0), 1920, 0, &DmaR_Evt1);
	_NN_In2=40; _SN_In2=1920;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27084), 13824, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40908), 1152, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=11520; _LC_Out=40;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42060), 288, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42348), 288, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27072), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7), T1Ind_NextNextLast = ((T1Ind+2)==7);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (40); _LNN_In2 = ((T1Ind_NextNextLast)?20:40); _SNN_In2 = (48*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+1920*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+1920*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+192+1920*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+192+1920*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?20:40);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4032+11520*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?20:40);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*288);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+27072))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4032+11520*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (40); _LC_Out = ((T1Ind_NextLast)?20:40); _SC_Out = (288*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S82_Conv2d_288x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 288, Tiled: 18][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 86400 [D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [17 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 64, 64]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [17 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 16, 16]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [17 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 16, 16]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 2592 [D0, [17 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 144, 144]]
		Tile0: [0, 2592, 2592], Tile1: [0, 2592, 2592], Tile2; [0, 2592, 2592]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 86400 [D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 345600 [D0, [17 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (288);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+23520);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+23520);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+42720);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 300, 300, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1152, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+10752), 288, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11040), 288, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11328), 2592, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42720), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (4800); _LN_In = (300); _SN_In = (16*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11328+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+42720))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+13920+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+10752+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11040+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13920+4800*((D0Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S85_Conv2d_48x288x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 86400 [Tile1, 10:[288x32, 8:288x32, 288x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[288x32, 8:288x32, 288x12], 1]
		Tile0: [0, 9216, 32], Tile1: [32, 9216, 32], Tile2; [64, 9216, 32]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13824 [Tile0, 1:[288x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[288x48], 1]
		Tile0: [0, 13824, 13824], Tile1: [0, 13824, 13824], Tile2; [0, 13824, 13824]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile1, 10:[1152x1, 8:1152x1, 1152x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1152x1, 8:1152x1, 1152x1], 1]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 4]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 14400 [Tile1, 10:[48x32, 8:48x32, 48x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[48x32, 8:48x32, 48x12], 1]
		Tile0: [0, 1536, 32], Tile1: [32, 1536, 32], Tile2; [64, 1536, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+22668);
	KerArg0->W_In1 = (unsigned short int) (288);
	KerArg0->H_In1 = (unsigned short int) (48);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+36492);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36684);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36732);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+22656);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1152+0), 9216, 300, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22668), 13824, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36492), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1536; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36684), 48, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36732), 48, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22656), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (32); _LN_In2 = ((T1Ind_NextLast)?12:32); _SN_In2 = (288*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1152+9216*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1152+9216*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:32);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19584+1536*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:32);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*48);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+22656))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19584+1536*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (32); _LC_Out = ((T1Ind_NextLast)?12:32); _SC_Out = (48*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S86_MatAdd_48x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 43212 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14400 [Tile0, 1:[1x14400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x14400], 1]
		Tile0: [0, 14400, 14400], Tile1: [0, 14400, 14400], Tile2; [0, 14400, 14400]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14400 [Tile0, 1:[1x14400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x14400], 1]
		Tile0: [0, 14400, 14400], Tile1: [0, 14400, 14400], Tile2; [0, 14400, 14400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14400 [Tile0, 1:[1x14400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x14400], 1]
		Tile0: [0, 14400, 14400], Tile1: [0, 14400, 14400], Tile2; [0, 14400, 14400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14400);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+28800);
	KerArg0->Feat = (unsigned short int) (14400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+43200);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 14400, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 14400, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14400), 14400, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66896+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28800), 14400, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+66896+0), 14400, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S89_Conv2d_288x48x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42636 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 14400 [Tile1, 8:[48x40, 6:48x40, 48x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[48x40, 6:48x40, 48x20], 1]
		Tile0: [0, 1920, 40], Tile1: [40, 1920, 40], Tile2; [80, 1920, 40]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13824 [Tile0, 1:[48x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[48x288], 1]
		Tile0: [0, 13824, 13824], Tile1: [0, 13824, 13824], Tile2; [0, 13824, 13824]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 192 [Tile1, 8:[192x1, 6:192x1, 192x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[192x1, 6:192x1, 192x1], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile0, 1:[1x288], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 4]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 86400 [Tile1, 8:[288x40, 6:288x40, 288x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[288x40, 6:288x40, 288x20], 1]
		Tile0: [0, 11520, 40], Tile1: [40, 11520, 40], Tile2; [80, 11520, 40]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 8:[1x1, 6:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x1, 6:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+27084);
	KerArg0->W_In1 = (unsigned short int) (48);
	KerArg0->H_In1 = (unsigned short int) (288);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+40908);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42060);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42348);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+27072);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+0), 1920, 300, 40, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+40), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+1920), 1920, 300, 40, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+192+0), 1920, 0, &DmaR_Evt1);
	_NN_In2=40; _SN_In2=1920;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27084), 13824, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40908), 1152, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=11520; _LC_Out=40;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42060), 288, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42348), 288, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27072), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7), T1Ind_NextNextLast = ((T1Ind+2)==7);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (40); _LNN_In2 = ((T1Ind_NextNextLast)?20:40); _SNN_In2 = (48*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+1920*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+124496+1920*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+192+1920*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+192+1920*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?20:40);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4032+11520*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?20:40);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*288);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+27072))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4032+11520*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (40); _LC_Out = ((T1Ind_NextLast)?20:40); _SC_Out = (288*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S92_Conv2d_288x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 288, Tiled: 18][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 86400 [D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [17 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 64, 64]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [17 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 16, 16]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [17 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 16, 16]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 2592 [D0, [17 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 144, 144]]
		Tile0: [0, 2592, 2592], Tile1: [0, 2592, 2592], Tile2; [0, 2592, 2592]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 86400 [D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 345600 [D0, [17 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (288);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+23520);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+23520);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+42720);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 300, 300, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1152, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+10752), 288, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11040), 288, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11328), 2592, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42720), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (4800); _LN_In = (300); _SN_In = (16*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11328+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+42720))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+13920+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+10752+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11040+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13920+4800*((D0Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S95_Conv2d_48x288x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 86400 [Tile1, 10:[288x32, 8:288x32, 288x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[288x32, 8:288x32, 288x12], 1]
		Tile0: [0, 9216, 32], Tile1: [32, 9216, 32], Tile2; [64, 9216, 32]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13824 [Tile0, 1:[288x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[288x48], 1]
		Tile0: [0, 13824, 13824], Tile1: [0, 13824, 13824], Tile2; [0, 13824, 13824]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile1, 10:[1152x1, 8:1152x1, 1152x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1152x1, 8:1152x1, 1152x1], 1]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile0, 1:[1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 4]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 14400 [Tile1, 10:[48x32, 8:48x32, 48x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[48x32, 8:48x32, 48x12], 1]
		Tile0: [0, 1536, 32], Tile1: [32, 1536, 32], Tile2; [64, 1536, 32]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+22668);
	KerArg0->W_In1 = (unsigned short int) (288);
	KerArg0->H_In1 = (unsigned short int) (48);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+36492);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36684);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36732);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+22656);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1152+0), 9216, 300, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22668), 13824, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36492), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1536; _LC_Out=32;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36684), 48, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36732), 48, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+22656), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (32); _LN_In2 = ((T1Ind_NextLast)?12:32); _SN_In2 = (288*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1152+9216*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1152+9216*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:32);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19584+1536*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:32);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*48);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+22656))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19584+1536*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (32); _LC_Out = ((T1Ind_NextLast)?12:32); _SC_Out = (48*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S96_MatAdd_48x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 43212 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14400 [Tile0, 1:[1x14400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x14400], 1]
		Tile0: [0, 14400, 14400], Tile1: [0, 14400, 14400], Tile2; [0, 14400, 14400]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14400 [Tile0, 1:[1x14400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x14400], 1]
		Tile0: [0, 14400, 14400], Tile1: [0, 14400, 14400], Tile2; [0, 14400, 14400]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 14400 [Tile0, 1:[1x14400], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x14400], 1]
		Tile0: [0, 14400, 14400], Tile1: [0, 14400, 14400], Tile2; [0, 14400, 14400]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14400);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+28800);
	KerArg0->Feat = (unsigned short int) (14400);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+43200);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+52496+0), 14400, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+52496+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 14400, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14400), 14400, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28800), 14400, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S99_Conv2d_288x48x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42636 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 14400 [Tile1, 8:[48x40, 6:48x40, 48x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[48x40, 6:48x40, 48x20], 1]
		Tile0: [0, 1920, 40], Tile1: [40, 1920, 40], Tile2; [80, 1920, 40]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13824 [Tile0, 1:[48x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[48x288], 1]
		Tile0: [0, 13824, 13824], Tile1: [0, 13824, 13824], Tile2; [0, 13824, 13824]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 192 [Tile1, 8:[192x1, 6:192x1, 192x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[192x1, 6:192x1, 192x1], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile0, 1:[1x288], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 4]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 86400 [Tile1, 8:[288x40, 6:288x40, 288x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[288x40, 6:288x40, 288x20], 1]
		Tile0: [0, 11520, 40], Tile1: [40, 11520, 40], Tile2; [80, 11520, 40]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x288], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x288], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 8:[1x1, 6:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x1, 6:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+27084);
	KerArg0->W_In1 = (unsigned short int) (48);
	KerArg0->H_In1 = (unsigned short int) (288);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+40908);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42060);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42348);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+27072);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+192+0), 1920, 300, 40, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27084), 13824, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40908), 1152, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=11520; _LC_Out=40;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42060), 288, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42348), 288, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27072), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (40); _LN_In2 = ((T1Ind_NextLast)?20:40); _SN_In2 = (48*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+192+1920*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+192+1920*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?20:40);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4032+11520*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?20:40);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*288);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+27072))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4032+11520*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (40); _LC_Out = ((T1Ind_NextLast)?20:40); _SC_Out = (288*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S102_Conv2d_288x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42732 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 288, Tiled: 18][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 86400 [D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 1152 [D0, [17 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 64, 64]]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [17 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 16, 16]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 288 [D0, [17 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 16, 16]]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 2592 [D0, [17 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 144, 144]]
		Tile0: [0, 2592, 2592], Tile1: [0, 2592, 2592], Tile2; [0, 2592, 2592]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 86400 [D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 345600 [D0, [17 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [17 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (288);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+23520);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+23520);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+42720);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 300, 300, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1152, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+10752), 288, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11040), 288, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11328), 2592, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42720), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<18; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==17), D0Ind_NextLast = ((D0Ind+1)==17);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (4800); _LN_In = (300); _SN_In = (16*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11328+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+42720))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+13920+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+10752+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11040+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+13920+4800*((D0Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S105_Conv2d_72x288x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42492 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 11][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 86400 [Tile1, 11:[288x28, 9:288x28, 288x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[288x28, 9:288x28, 288x20], 1]
		Tile0: [0, 8064, 28], Tile1: [28, 8064, 28], Tile2; [56, 8064, 28]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 20736 [Tile0, 1:[288x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[288x72], 1]
		Tile0: [0, 20736, 20736], Tile1: [0, 20736, 20736], Tile2; [0, 20736, 20736]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile1, 11:[1152x1, 9:1152x1, 1152x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[1152x1, 9:1152x1, 1152x1], 1]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 1:[1x72], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 4]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 21600 [Tile1, 11:[72x28, 9:72x28, 72x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[72x28, 9:72x28, 72x20], 1]
		Tile0: [0, 2016, 28], Tile1: [28, 2016, 28], Tile2; [56, 2016, 28]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x72], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 11:[1x1, 9:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 11:[1x1, 9:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21324);
	KerArg0->W_In1 = (unsigned short int) (288);
	KerArg0->H_In1 = (unsigned short int) (72);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+42060);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42348);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42420);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+21312);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1152+0), 8064, 300, 28, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21324), 20736, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42060), 288, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=2016; _LC_Out=28;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42348), 72, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42420), 72, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21312), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<11; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==10), T1Ind_NextLast = ((T1Ind+1)==10);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (28); _LN_In2 = ((T1Ind_NextLast)?20:28); _SN_In2 = (288*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1152+8064*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1152+8064*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?20:28);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17280+2016*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?20:28);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*72);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+21312))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17280+2016*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (28); _LC_Out = ((T1Ind_NextLast)?20:28); _SC_Out = (72*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S108_Conv2d_432x72x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 49164 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 21600 [Tile0, 10:[72x32, 8:72x32, 72x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[72x32, 8:72x32, 72x12], 1]
		Tile0: [0, 2304, 32], Tile1: [32, 2304, 32], Tile2; [64, 2304, 32]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 31104 [Tile1, 8:[72x56, 6:72x56, 72x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[72x56, 6:72x56, 72x40], 1]
		Tile0: [0, 4032, 4032], Tile1: [4032, 4032, 4032], Tile2; [8064, 4032, 4032]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 10:[288x1, 8:288x1, 288x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[288x1, 8:288x1, 288x1], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile1, 8:[1x56, 6:1x56, 1x40], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x56, 6:1x56, 1x40], 4]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 129600 [Tile1, 8:[300x56, 6:300x56, 300x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[300x56, 6:300x56, 300x40], 1]
		Tile0: [0, 16800, 16800], Tile1: [16800, 16800, 16800], Tile2; [33600, 16800, 16800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 432 [Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 432 [Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (72);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44256);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+49152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44544+0), 2304, 300, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4032, 0, &DmaR_Evt2);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+8064), 1728, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16800;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43392), 432, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43824), 432, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49152), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (4032); _SN_In1 = ((T1Ind_NextLast)?2880:4032); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4032*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (32); _LN_In2 = ((T0Ind_NextLast)?12:32); _SN_In2 = (72*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-288); _LN_In2 = (32); _SN_In2 = (72*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44544+2304*((T0Ind_Total+1)%2)),
						_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4032*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:56);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44544+2304*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+8064+(224*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43392+(56*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43824+(56*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9792+16800*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+49152))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+16800*((T1Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR1);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+16800*((T1Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9792+16800*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16800); _SC_Out = ((T1Ind_NextLast)?12000:16800); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+16800*((T1Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S111_Conv2d_432x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44892 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _NN_In;
	unsigned int _SN_In, _SNN_In;
	unsigned int _LN_In, _LNN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 432, Tiled: 27][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 27 physical tiles
			Total Size: 129600 [D0, [26 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 1728 [D0, [26 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 64, 64]]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 432 [D0, [26 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 16, 16]]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 432 [D0, [26 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 16, 16]]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 3888 [D0, [26 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 144, 144]]
		Tile0: [0, 3888, 3888], Tile1: [0, 3888, 3888], Tile2; [0, 3888, 3888]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 27 physical tiles
			Total Size: 129600 [D0, [26 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 518400 [D0, [26 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (432);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+25680);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+25680);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 4800, 300, 300, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+4800), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+4800), 4800, 300, 300, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 0, &DmaR_Evt1);
	_NN_In=4800; _SN_In=4800;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1728, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11328), 432, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11760), 432, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12192), 3888, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44880), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<27; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==26), D0Ind_NextLast = ((D0Ind+1)==26), D0Ind_NextNextLast = ((D0Ind+2)==26);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In = 0;
		if (!(D0Ind_Last)) {
			if (!(D0Ind_NextLast)) {
				_NN_In = _NN_In + (4800); _LNN_In = (300); _SNN_In = (16*_LNN_In); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In */
		if (_SNN_In) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In+_NN_In), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+4800*((D0Ind_Total)%2)),
					_SNN_In, 300, _LNN_In, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+4800*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+12192+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44880))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+16080+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11328+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11760+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+4800*((D0Ind_Total+-1)%2)),
					_SP_Out, 300, _LP_Out, 1, &UchanHR2);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16080+4800*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In = _SNN_In;_LN_In = _LNN_In;
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+4800*((D0Ind_Total+-1)%2)), _SP_Out, 300, _LP_Out, 1, &UchanHR2);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S114_Conv2d_72x432x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 49980 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 15][Tile0 Dim: 3]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile1, 15:[1728x1, 13:1728x1, 1728x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1728x1, 13:1728x1, 1728x1], 1]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 31104 [Tile0, 3:[432x32, 1:432x32, 432x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[432x32, 1:432x32, 432x8], 1]
		Tile0: [0, 13824, 13824], Tile1: [13824, 13824, 13824], Tile2; [27648, 3456, 3456]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 129600 [Tile1, 15:[432x20, 13:432x20, 432x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[432x20, 13:432x20, 432x20], 1]
		Tile0: [0, 8640, 20], Tile1: [20, 8640, 20], Tile2; [40, 8640, 20]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 3:[1x32, 1:1x32, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x32, 1:1x32, 1x8], 4]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 21600 [Tile1, 15:[72x20, 13:72x20, 72x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[72x20, 13:72x20, 72x20], 1]
		Tile0: [0, 1440, 20], Tile1: [20, 1440, 20], Tile2; [40, 1440, 20]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 3:[1x32, 1:1x32, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x32, 1:1x32, 1x8], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 3:[1x32, 1:1x32, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x32, 1:1x32, 1x8], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (432);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->W_Out = (unsigned short int) (20);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+21888);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21900+0), 13824, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59696+0), 8640, 300, 20, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+20), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59696+8640), 8640, 300, 20, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59696+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1728+0), 8640, 0, &DmaR_Evt2);
	_NN_In2=20; _SN_In2=8640;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49548), 288, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1440; _LC_Out=20;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49836), 72, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49908), 72, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21888), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<15; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==14), T1Ind_NextLast = ((T1Ind+1)==14), T1Ind_NextNextLast = ((T1Ind+2)==14);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (20); _LNN_In2 = (20); _SNN_In2 = (432*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59696+8640*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+59696+8640*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1728+8640*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In1 = 0;
			if (!(T0Ind_Last)) {
				_N_In1 = _N_In1 + (13824); _SN_In1 = ((T0Ind_NextLast)?3456:13824); 
			} else if (!(T1Ind_Last)) {
				_N_In1 = _N_In1 + (-27648); _SN_In1 = (13824); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21900+13824*((T0Ind_Total+1)%2)),
						_SN_In1, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21900+13824*((T0Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T0Ind_Last?8:32);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1728+8640*((T1Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+49548+(128*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+49836+(32*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+49908+(32*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19008+1440*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+21888))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19008+1440*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (20); _LC_Out = (20); _SC_Out = (72*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S115_MatAdd_72x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 21600 [Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 4032, 4032]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 21600 [Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 4032, 4032]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 21600 [Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 4032, 4032]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?4032:8784); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?4032:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?4032:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?4032:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S118_Conv2d_432x72x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 49164 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 21600 [Tile0, 10:[72x32, 8:72x32, 72x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[72x32, 8:72x32, 72x12], 1]
		Tile0: [0, 2304, 32], Tile1: [32, 2304, 32], Tile2; [64, 2304, 32]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 31104 [Tile1, 8:[72x56, 6:72x56, 72x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[72x56, 6:72x56, 72x40], 1]
		Tile0: [0, 4032, 4032], Tile1: [4032, 4032, 4032], Tile2; [8064, 4032, 4032]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 10:[288x1, 8:288x1, 288x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[288x1, 8:288x1, 288x1], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile1, 8:[1x56, 6:1x56, 1x40], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x56, 6:1x56, 1x40], 4]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 129600 [Tile1, 8:[300x56, 6:300x56, 300x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[300x56, 6:300x56, 300x40], 1]
		Tile0: [0, 16800, 16800], Tile1: [16800, 16800, 16800], Tile2; [33600, 16800, 16800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 432 [Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 432 [Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (72);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44256);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+49152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44544+0), 2304, 300, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4032, 0, &DmaR_Evt2);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+8064), 1728, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16800;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43392), 432, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43824), 432, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49152), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (4032); _SN_In1 = ((T1Ind_NextLast)?2880:4032); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4032*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (32); _LN_In2 = ((T0Ind_NextLast)?12:32); _SN_In2 = (72*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-288); _LN_In2 = (32); _SN_In2 = (72*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44544+2304*((T0Ind_Total+1)%2)),
						_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4032*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:56);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44544+2304*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+8064+(224*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43392+(56*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43824+(56*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9792+16800*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+49152))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9792+16800*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16800); _SC_Out = ((T1Ind_NextLast)?12000:16800); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S121_Conv2d_432x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44892 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	unsigned int _LPP_Out, _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 432, Tiled: 27][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 27 physical tiles
			Total Size: 129600 [D0, [26 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 1728 [D0, [26 x 64, 64]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 64, 64]]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 432 [D0, [26 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 16, 16]]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 432 [D0, [26 x 16, 16]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 16, 16]]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 3888 [D0, [26 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 144, 144]]
		Tile0: [0, 3888, 3888], Tile1: [0, 3888, 3888], Tile2; [0, 3888, 3888]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 27 physical tiles
			Total Size: 129600 [D0, [26 x 4800, 4800]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 4800, 4800]][Tile0, 1:[20x15], 1]
		Tile0: [0, 4800, 300], Tile1: [4800, 4800, 300], Tile2; [9600, 4800, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 27 logical tiles, 1 physical tiles
			Total Size: 518400 [D0, [26 x 19200, 19200]][Tile0, 1:[20x15], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [26 x 19200, 19200]][Tile0, 1:[20x15], 4]
		Tile0: [0, 19200, 1200], Tile1: [0, 19200, 1200], Tile2; [0, 19200, 1200]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->InFeatures = (unsigned short int) (16);
	KerArg0->OutFeatures = (unsigned short int) (16);
	KerArg0->TotalInFeatures = (unsigned short int) (432);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+25680);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+25680);
	KerArg1->Feat = (unsigned short int) (16);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (15);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4800, 300, 300, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 1728, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11328), 432, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11760), 432, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+12192), 3888, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	_C_Out=0; _SC_Out=4800; _LC_Out=300;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44880), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<27; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==26), D0Ind_NextLast = ((D0Ind+1)==26);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (4800); _LN_In = (300); _SN_In = (16*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4800*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+12192+((D0Ind)*144));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600+((D0Ind)*64));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44880))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+16080+4800*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11328+((D0Ind)*16));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+11760+((D0Ind)*16));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+167696+4800*((D0Ind_Total+-1)%2)),
					_SP_Out, 300, _LP_Out, 1, &UchanHR1);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+167696+4800*((D0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16080+4800*((D0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;_LPP_Out = _LP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (4800); _LC_Out = (300); _SC_Out = (16*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+167696+4800*((D0Ind_Total+-1)%2)), _SP_Out, 300, _LP_Out, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S124_Conv2d_72x432x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 49980 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 15][Tile0 Dim: 3]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile1, 15:[1728x1, 13:1728x1, 1728x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1728x1, 13:1728x1, 1728x1], 1]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 31104 [Tile0, 3:[432x32, 1:432x32, 432x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[432x32, 1:432x32, 432x8], 1]
		Tile0: [0, 13824, 13824], Tile1: [13824, 13824, 13824], Tile2; [27648, 3456, 3456]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 129600 [Tile1, 15:[432x20, 13:432x20, 432x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[432x20, 13:432x20, 432x20], 1]
		Tile0: [0, 8640, 20], Tile1: [20, 8640, 20], Tile2; [40, 8640, 20]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 3:[1x32, 1:1x32, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x32, 1:1x32, 1x8], 4]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 21600 [Tile1, 15:[72x20, 13:72x20, 72x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[72x20, 13:72x20, 72x20], 1]
		Tile0: [0, 1440, 20], Tile1: [20, 1440, 20], Tile2; [40, 1440, 20]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 3:[1x32, 1:1x32, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x32, 1:1x32, 1x8], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 3:[1x32, 1:1x32, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x32, 1:1x32, 1x8], 1]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x1, 13:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (432);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->W_Out = (unsigned short int) (20);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+21888);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21900+0), 13824, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), 8640, 300, 20, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+20), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+8640), 8640, 300, 20, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1728+0), 8640, 0, &DmaR_Evt2);
	_NN_In2=20; _SN_In2=8640;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49548), 288, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1440; _LC_Out=20;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49836), 72, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49908), 72, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21888), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<15; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==14), T1Ind_NextLast = ((T1Ind+1)==14), T1Ind_NextNextLast = ((T1Ind+2)==14);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In2 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In2 = _NN_In2 + (20); _LNN_In2 = (20); _SNN_In2 = (432*_LNN_In2); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
		if (_SNN_In2) {
			AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+8640*((T1Ind_Total)%2)),
					_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38096+8640*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1728+8640*((T1Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In1 = 0;
			if (!(T0Ind_Last)) {
				_N_In1 = _N_In1 + (13824); _SN_In1 = ((T0Ind_NextLast)?3456:13824); 
			} else if (!(T1Ind_Last)) {
				_N_In1 = _N_In1 + (-27648); _SN_In1 = (13824); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
			if (_SN_In1) {
				AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21900+13824*((T0Ind_Total+1)%2)),
						_SN_In1, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21900+13824*((T0Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T0Ind_Last?8:32);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1728+8640*((T1Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+49548+(128*(T0Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+49836+(32*(T0Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+49908+(32*(T0Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19008+1440*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+21888))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19008+1440*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (20); _LC_Out = (20); _SC_Out = (72*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S125_MatAdd_72x15x20(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52716 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _P_Out, _C_Out;
	unsigned int _SPP_Out, _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 3]
	Ker Arg: In1, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 21600 [Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 4032, 4032]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 21600 [Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 4032, 4032]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: -2, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 21600 [Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x8784, 1:1x8784, 1x4032], 1]
		Tile0: [0, 8784, 8784], Tile1: [8784, 8784, 8784], Tile2; [17568, 4032, 4032]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52704);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 8784, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+0), 8784, 0, &DmaR_Evt2);
	_N_In2=0;
	_C_Out=0; _SC_Out=8784;
	_SPP_Out=0; _SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52704), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
		int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T0Ind_Last)) {
			_N_In1 = _N_In1 + (8784); _SN_In1 = ((T0Ind_NextLast)?4032:8784); 
		}
		_SN_In2 = 0;
		if (!(T0Ind_Last)) {
			_N_In2 = _N_In2 + (8784); _SN_In2 = ((T0Ind_NextLast)?4032:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total+1)%2)),
					_SN_In2, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		/*====================== Call Kernel LOC_LOOP =========================*/
		KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0+8784*((T0Ind_Total)%2));
		KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+17568+8784*((T0Ind_Total)%2));
		KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2));
		KerArg0->Feat = (unsigned short int) (T0Ind_Last?4032:8784);
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
		if (_SP_Out) AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76976+8784*((T0Ind_Total+-1)%2)),
					_SP_Out, 1, &UchanHR1);
		AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76976+8784*((T0Ind_Total)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+35136+8784*((T0Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SPP_Out = _SP_Out;
		_P_Out = _C_Out;_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T0Ind_Last)) {
			_C_Out = _C_Out + (8784); _SC_Out = ((T0Ind_NextLast)?4032:8784); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	if (_SPP_Out) AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA write Out */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Out+_P_Out), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+76976+8784*((T0Ind_Total+-1)%2)), _SP_Out, 1, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait current uDMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S128_Conv2d_432x72x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 49164 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast, T0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_In2;
	unsigned int _SN_In2, _SNN_In2;
	unsigned int _LN_In2, _LNN_In2;
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 21600 [Tile0, 10:[72x32, 8:72x32, 72x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[72x32, 8:72x32, 72x12], 1]
		Tile0: [0, 2304, 32], Tile1: [32, 2304, 32], Tile2; [64, 2304, 32]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 31104 [Tile1, 8:[72x56, 6:72x56, 72x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[72x56, 6:72x56, 72x40], 1]
		Tile0: [0, 4032, 4032], Tile1: [4032, 4032, 4032], Tile2; [8064, 4032, 4032]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 288 [Tile0, 10:[288x1, 8:288x1, 288x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[288x1, 8:288x1, 288x1], 1]
		Tile0: [0, 288, 288], Tile1: [0, 288, 288], Tile2; [0, 288, 288]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile1, 8:[1x56, 6:1x56, 1x40], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x56, 6:1x56, 1x40], 4]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 129600 [Tile1, 8:[300x56, 6:300x56, 300x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[300x56, 6:300x56, 300x40], 1]
		Tile0: [0, 16800, 16800], Tile1: [16800, 16800, 16800], Tile2; [33600, 16800, 16800]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 432 [Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 432 [Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x56, 6:1x56, 1x40], 1]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (72);
	KerArg0->W_Out = (unsigned short int) (300);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44256);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+49152);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+167696+0), 2304, 300, 32, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+32), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+167696+2304), 2304, 300, 32, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+167696+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44544+0), 2304, 0, &DmaR_Evt1);
	_NN_In2=32; _SN_In2=2304;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 4032, 0, &DmaR_Evt2);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+8064), 1728, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=16800;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43392), 432, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43824), 432, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49152), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (4032); _SN_In1 = ((T1Ind_NextLast)?2880:4032); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+4032*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9), T0Ind_NextNextLast = ((T0Ind+2)==9);
			/*================================= Prepare Tiles ===================================*/
			_SNN_In2 = 0;
			if (!(T0Ind_Last)) {
				if (!(T0Ind_NextLast)) {
					_NN_In2 = _NN_In2 + (32); _LNN_In2 = ((T0Ind_NextNextLast)?12:32); _SNN_In2 = (72*_LNN_In2); 
				} else if (!(T1Ind_Last)) {
					_NN_In2 = _NN_In2 + (-288); _LNN_In2 = (32); _SNN_In2 = (72*_LNN_In2); 
				}
			} else if (!((T1Ind_Last))) {
				_NN_In2 = _NN_In2 + (32); _LNN_In2 = (32); _SNN_In2 = (72*_LNN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In2 */
			if (_SNN_In2) {
				AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In2+_NN_In2), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+167696+2304*((T0Ind_Total)%2)),
						_SNN_In2, 300, _LNN_In2, 0, &UchanHR1);
			}
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+167696+2304*((T0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44544+2304*((T0Ind_Total+1)%2)),
						_SN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+4032*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?40:56);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44544+2304*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?12:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+8064+(224*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43392+(56*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43824+(56*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9792+16800*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+49152))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			_SN_In2 = _SNN_In2;_LN_In2 = _LNN_In2;
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9792+16800*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (16800); _SC_Out = ((T1Ind_NextLast)?12000:16800); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S131_Conv2d_12x432x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46068 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 7][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 129600 [Tile1, 7:[432x44, 5:432x44, 432x36], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[432x44, 5:432x44, 432x36], 1]
		Tile0: [0, 19008, 44], Tile1: [44, 19008, 44], Tile2; [88, 19008, 44]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 5184 [Tile0, 1:[432x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[432x12], 1]
		Tile0: [0, 5184, 5184], Tile1: [0, 5184, 5184], Tile2; [0, 5184, 5184]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile1, 7:[1728x1, 5:1728x1, 1728x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1728x1, 5:1728x1, 1728x1], 1]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile0, 1:[1x12], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12], 4]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 3600 [Tile1, 7:[12x44, 5:12x44, 12x36], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[12x44, 5:12x44, 12x36], 1]
		Tile0: [0, 528, 44], Tile1: [44, 528, 44], Tile2; [88, 528, 44]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12 [Tile0, 1:[1x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12], 1]
		Tile0: [0, 12, 12], Tile1: [0, 12, 12], Tile2; [0, 12, 12]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 12 [Tile0, 1:[1x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x12], 1]
		Tile0: [0, 12, 12], Tile1: [0, 12, 12], Tile2; [0, 12, 12]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 7:[1x1, 5:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x1, 5:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40812);
	KerArg0->W_In1 = (unsigned short int) (432);
	KerArg0->H_In1 = (unsigned short int) (12);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+45996);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+46044);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+46056);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+40800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1728+0), 19008, 300, 44, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40812), 5184, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+45996), 48, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=528; _LC_Out=44;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46044), 12, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46056), 12, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40800), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<7; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==6), T1Ind_NextLast = ((T1Ind+1)==6);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (44); _LN_In2 = ((T1Ind_NextLast)?36:44); _SN_In2 = (432*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1728+19008*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1728+19008*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?36:44);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+39744+528*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?36:44);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*12);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+40800))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39744+528*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (44); _LC_Out = ((T1Ind_NextLast)?36:44); _SC_Out = (12*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S132_Op_CONV_2D_0_48_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 7200 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3600 [Tile0, 1:[180x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[180x20], 1]
		Tile0: [0, 3600, 3600], Tile1: [0, 3600, 3600], Tile2; [0, 3600, 3600]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3600 [Tile0, 1:[15x240], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[15x240], 1]
		Tile0: [0, 3600, 3600], Tile1: [0, 3600, 3600], Tile2; [0, 3600, 3600]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3600);
	KerArg0->Feat = (unsigned short int) (12);
	KerArg0->W = (unsigned short int) (20);
	KerArg0->H = (unsigned short int) (15);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 3600, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3600), 3600, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S136_Conv2d_9x432x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48024 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 7][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 129600 [Tile1, 7:[432x48, 5:432x48, 432x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[432x48, 5:432x48, 432x12], 1]
		Tile0: [0, 20736, 48], Tile1: [48, 20736, 48], Tile2; [96, 20736, 48]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3888 [Tile0, 1:[432x9], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[432x9], 1]
		Tile0: [0, 3888, 3888], Tile1: [0, 3888, 3888], Tile2; [0, 3888, 3888]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile1, 7:[1728x1, 5:1728x1, 1728x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1728x1, 5:1728x1, 1728x1], 1]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 36 [Tile0, 1:[1x9], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9], 4]
		Tile0: [0, 36, 36], Tile1: [0, 36, 36], Tile2; [0, 36, 36]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 2700 [Tile1, 7:[9x48, 5:9x48, 9x12], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[9x48, 5:9x48, 9x12], 1]
		Tile0: [0, 432, 48], Tile1: [48, 432, 48], Tile2; [96, 432, 48]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x9], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x9], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 7:[1x1, 5:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 7:[1x1, 5:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+44076);
	KerArg0->W_In1 = (unsigned short int) (432);
	KerArg0->H_In1 = (unsigned short int) (9);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+47964);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48000);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+48012);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44064);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (9);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44064);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1728+0), 20736, 300, 48, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44076), 3888, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+47964), 36, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=432; _LC_Out=48;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48000), 9, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48012), 9, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44064), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<7; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==6), T1Ind_NextLast = ((T1Ind+1)==6);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (48); _LN_In2 = ((T1Ind_NextLast)?12:48); _SN_In2 = (432*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1728+20736*((T1Ind_Total+1)%2)),
					_SN_In2, 300, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1728+20736*((T1Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T1Ind_Last)?12:48);
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43200+432*((T1Ind_Total)%2));
			KerArg0->W_Out = (unsigned short int) ((T1Ind_Last)?12:48);
			KerArg0->OutFirstCol = (unsigned short int) ((0)*9);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44064))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+43200+432*((T1Ind_Total)%2));
		KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+43200+432*((T1Ind_Total)%2));
		KerArg1->W = (unsigned short int) ((T1Ind_Last)?12:48);
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200+432*((T1Ind_Total)%2)),
				_SC_Out, 300, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (48); _LC_Out = ((T1Ind_NextLast)?12:48); _SC_Out = (9*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S137_Op_CONV_2D_0_50_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 5400 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2700 [Tile0, 1:[135x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[135x20], 1]
		Tile0: [0, 2700, 2700], Tile1: [0, 2700, 2700], Tile2; [0, 2700, 2700]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2700 [Tile0, 1:[15x180], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[15x180], 1]
		Tile0: [0, 2700, 2700], Tile1: [0, 2700, 2700], Tile2; [0, 2700, 2700]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2700);
	KerArg0->Feat = (unsigned short int) (9);
	KerArg0->W = (unsigned short int) (20);
	KerArg0->H = (unsigned short int) (15);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 2700, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2700), 2700, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S141_Conv2d_432x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 49692 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 432, Tiled: 11][Tile0 Dim: 1]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 34560 [D0, [10 x 3200, 2560]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 3200, 2560]][Tile0, 1:[10x8], 1]
		Tile0: [0, 3200, 80], Tile1: [3200, 3200, 80], Tile2; [6400, 3200, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 1728 [D0, [10 x 160, 128]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 160, 128]]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 432 [D0, [10 x 40, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 40, 32]]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 432 [D0, [10 x 40, 32]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 40, 32]]
		Tile0: [0, 432, 432], Tile1: [0, 432, 432], Tile2; [0, 432, 432]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 3888 [D0, [10 x 360, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 360, 288]]
		Tile0: [0, 3888, 3888], Tile1: [0, 3888, 3888], Tile2; [0, 3888, 3888]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 11 physical tiles
			Total Size: 129600 [D0, [10 x 12000, 9600]][Tile0, 1:[20x15], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 12000, 9600]][Tile0, 1:[20x15], 1]
		Tile0: [0, 12000, 300], Tile1: [12000, 12000, 300], Tile2; [24000, 12000, 300]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 11 logical tiles, 1 physical tiles
			Total Size: 138240 [D0, [10 x 12800, 10240]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [10 x 12800, 10240]][Tile0, 1:[10x8], 4]
		Tile0: [0, 12800, 320], Tile1: [0, 12800, 320], Tile2; [0, 12800, 320]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (20);
	KerArg0->UsedW = (unsigned short int) (20);
	KerArg0->TotalInFeatures = (unsigned short int) (432);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+36880);
	KerArg0->Pad = (v4s) ((v4s){0,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+36880);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+49680);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=3200; _LC_Out=80;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+24000), 1728, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25728), 432, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26160), 432, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26592), 3888, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 12000, 300, 300, 0, &DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+49680), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<11; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==10), D0Ind_NextLast = ((D0Ind+1)==10);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (12000); _LN_In = (300); _SN_In = (((D0Ind_NextLast)?32:40)*_LN_In); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+12000*((D0Ind_Total+1)%2)),
					_SN_In, 300, _LN_In, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+12000*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (17-1*(1)-1*(1));
			KerArg0->InFeatures = (unsigned short int) ((D0Ind_Last)?32:40);
			KerArg0->OutFeatures = (unsigned short int) ((D0Ind_Last)?32:40);
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26592+((D0Ind)*360));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+24000+((D0Ind)*160));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+49680))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride2B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride2B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+30480+3200*((D0Ind_Total)%2));
			KerArg1->Feat = (unsigned short int) ((D0Ind_Last)?32:40);
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+25728+((D0Ind)*40));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+26160+((D0Ind)*40));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30480+3200*((D0Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (3200); _LC_Out = (80); _SC_Out = (((D0Ind_NextLast)?32:40)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S144_Conv2d_120x432x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44316 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 5][Tile0 Dim: 4]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 34560 [Tile0, 4:[432x20, 2:432x20, 432x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[432x20, 2:432x20, 432x20], 1]
		Tile0: [0, 8640, 20], Tile1: [20, 8640, 20], Tile2; [40, 8640, 20]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 51840 [Tile1, 5:[432x24, 3:432x24, 432x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[432x24, 3:432x24, 432x24], 1]
		Tile0: [0, 10368, 10368], Tile1: [10368, 10368, 10368], Tile2; [20736, 10368, 10368]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 1728 [Tile0, 4:[1728x1, 2:1728x1, 1728x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1728x1, 2:1728x1, 1728x1], 1]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 5:[1x24, 3:1x24, 1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x24, 3:1x24, 1x24], 4]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 5 physical tiles
			Total Size: 9600 [Tile1, 5:[80x24, 3:80x24, 80x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[80x24, 3:80x24, 80x24], 1]
		Tile0: [0, 1920, 1920], Tile1: [1920, 1920, 1920], Tile2; [3840, 1920, 1920]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 120 [Tile1, 5:[1x24, 3:1x24, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x24, 3:1x24, 1x24], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 5 logical tiles, 1 physical tiles
			Total Size: 120 [Tile1, 5:[1x24, 3:1x24, 1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 5:[1x24, 3:1x24, 1x24], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (432);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+25296);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44304);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27024+0), 8640, 80, 20, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 10368, 0, &DmaR_Evt2);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20736), 480, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1920;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25056), 120, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25176), 120, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44304), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<5; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==4), T1Ind_NextLast = ((T1Ind+1)==4);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (10368); _SN_In1 = (10368); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+10368*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (20); _LN_In2 = (20); _SN_In2 = (432*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-60); _LN_In2 = (20); _SN_In2 = (432*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+27024+8640*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+10368*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+27024+8640*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+20736+(96*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+25056+(24*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+25176+(24*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21216+1920*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44304))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21216+1920*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (1920); _SC_Out = (1920); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S147_Conv2d_720x120x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 50892 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 3]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 9600 [Tile0, 3:[120x32, 1:120x32, 120x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[120x32, 1:120x32, 120x16], 1]
		Tile0: [0, 3840, 32], Tile1: [32, 3840, 32], Tile2; [64, 1920, 16]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 86400 [Tile1, 8:[120x96, 6:120x96, 120x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[120x96, 6:120x96, 120x48], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 3:[480x1, 1:480x1, 480x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[480x1, 1:480x1, 480x1], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 2880 [Tile1, 8:[1x96, 6:1x96, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x96, 6:1x96, 1x48], 4]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 57600 [Tile1, 8:[80x96, 6:80x96, 80x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[80x96, 6:80x96, 80x48], 1]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 720 [Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 720 [Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (120);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42720);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+50880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200+0), 3840, 80, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+0), 11520, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+11520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+11520), 11520, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 11520, 0, &DmaR_Evt2);
	_NN_In1=11520; _SN_In1=11520;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 2880, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=7680;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41280), 720, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42000), 720, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+50880), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7), T1Ind_NextNextLast = ((T1Ind+2)==7);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11520); _SNN_In1 = ((T1Ind_NextNextLast)?5760:11520); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+11520*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+11520*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (32); _LN_In2 = ((T0Ind_NextLast)?16:32); _SN_In2 = (120*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-64); _LN_In2 = (32); _SN_In2 = (120*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200+3840*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:96);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43200+3840*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?16:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(384*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41280+(96*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42000+(96*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+25920+7680*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+50880))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25920+7680*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (7680); _SC_Out = ((T1Ind_NextLast)?3840:7680); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S150_Conv2d_720x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51708 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 720, Tiled: 10][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 57600 [D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 2880 [D0, [9 x 288, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 288, 288]]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 720 [D0, [9 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 72, 72]]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 720 [D0, [9 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 72, 72]]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 6480 [D0, [9 x 648, 648]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 648, 648]]
		Tile0: [0, 648, 648], Tile1: [648, 648, 648], Tile2; [1296, 648, 648]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 57600 [D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 230400 [D0, [9 x 23040, 23040]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 23040, 23040]][Tile0, 1:[10x8], 4]
		Tile0: [0, 23040, 320], Tile1: [0, 23040, 320], Tile2; [0, 23040, 320]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->InFeatures = (unsigned short int) (72);
	KerArg0->OutFeatures = (unsigned short int) (72);
	KerArg0->TotalInFeatures = (unsigned short int) (72);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+28656);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+28656);
	KerArg1->Feat = (unsigned short int) (72);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51696);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 5760, 80, 80, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 2880, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14400), 720, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15120), 720, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15840+0), 648, 0, &DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=5760; _LC_Out=80;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51696), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<10; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==9), D0Ind_NextLast = ((D0Ind+1)==9);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (5760); _LN_In = (80); _SN_In = (72*_LN_In); 
		}
		_SN_Filter = 0;
		if (!(D0Ind_Last)) {
			_N_Filter = _N_Filter + (648); _SN_Filter = (648); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total+1)%2)),
					_SN_In, 80, _LN_In, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15840+648*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15840+648*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*288));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51696))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+17136+5760*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14400+((D0Ind)*72));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15120+((D0Ind)*72));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17136+5760*((D0Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (5760); _LC_Out = (80); _SC_Out = (72*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S153_Conv2d_120x720x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46492 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 7]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 57600 [Tile0, 7:[720x12, 5:720x12, 720x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[720x12, 5:720x12, 720x8], 1]
		Tile0: [0, 8640, 12], Tile1: [12, 8640, 12], Tile2; [24, 8640, 12]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 86400 [Tile1, 8:[720x16, 6:720x16, 720x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[720x16, 6:720x16, 720x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 2880 [Tile0, 7:[2880x1, 5:2880x1, 2880x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[2880x1, 5:2880x1, 2880x1], 1]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 8:[1x16, 6:1x16, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x16, 6:1x16, 1x8], 4]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 9600 [Tile1, 8:[80x16, 6:80x16, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[80x16, 6:80x16, 80x8], 1]
		Tile0: [0, 1280, 1280], Tile1: [1280, 1280, 1280], Tile2; [2560, 1280, 1280]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 120 [Tile1, 8:[1x16, 6:1x16, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x16, 6:1x16, 1x8], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 120 [Tile1, 8:[1x16, 6:1x16, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x16, 6:1x16, 1x8], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 7:[1x1, 5:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x1, 5:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (720);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26320);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+46480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29200+0), 8640, 80, 12, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+0), 11520, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+11520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+11520), 11520, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 11520, 0, &DmaR_Evt2);
	_NN_In1=11520; _SN_In1=11520;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 480, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26080), 120, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26200), 120, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46480), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7), T1Ind_NextNextLast = ((T1Ind+2)==7);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11520); _SNN_In1 = ((T1Ind_NextNextLast)?5760:11520); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+11520*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+11520*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (12); _LN_In2 = ((T0Ind_NextLast)?8:12); _SN_In2 = (720*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (12); _SN_In2 = (720*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29200+8640*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?8:16);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+29200+8640*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?8:12);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(64*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26080+(16*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26200+(16*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+23520+1280*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*12);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+46480))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23520+1280*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (1280); _SC_Out = ((T1Ind_NextLast)?640:1280); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S154_MatAdd_120x8x10(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 28812 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9600 [Tile0, 1:[1x9600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9600], 1]
		Tile0: [0, 9600, 9600], Tile1: [0, 9600, 9600], Tile2; [0, 9600, 9600]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9600 [Tile0, 1:[1x9600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9600], 1]
		Tile0: [0, 9600, 9600], Tile1: [0, 9600, 9600], Tile2; [0, 9600, 9600]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9600 [Tile0, 1:[1x9600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9600], 1]
		Tile0: [0, 9600, 9600], Tile1: [0, 9600, 9600], Tile2; [0, 9600, 9600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+9600);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19200);
	KerArg0->Feat = (unsigned short int) (9600);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+28800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 9600, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 9600, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28800), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19200), 9600, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S157_Conv2d_720x120x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 50892 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 3]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 9600 [Tile0, 3:[120x32, 1:120x32, 120x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[120x32, 1:120x32, 120x16], 1]
		Tile0: [0, 3840, 32], Tile1: [32, 3840, 32], Tile2; [64, 1920, 16]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 86400 [Tile1, 8:[120x96, 6:120x96, 120x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[120x96, 6:120x96, 120x48], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 3:[480x1, 1:480x1, 480x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[480x1, 1:480x1, 480x1], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 2880 [Tile1, 8:[1x96, 6:1x96, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x96, 6:1x96, 1x48], 4]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 57600 [Tile1, 8:[80x96, 6:80x96, 80x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[80x96, 6:80x96, 80x48], 1]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 720 [Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 720 [Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (120);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42720);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+50880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200+0), 3840, 80, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+95696+0), 11520, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+11520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+95696+11520), 11520, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+95696+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 11520, 0, &DmaR_Evt2);
	_NN_In1=11520; _SN_In1=11520;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 2880, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=7680;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41280), 720, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42000), 720, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+50880), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7), T1Ind_NextNextLast = ((T1Ind+2)==7);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11520); _SNN_In1 = ((T1Ind_NextNextLast)?5760:11520); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+95696+11520*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+95696+11520*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (32); _LN_In2 = ((T0Ind_NextLast)?16:32); _SN_In2 = (120*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-64); _LN_In2 = (32); _SN_In2 = (120*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200+3840*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:96);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43200+3840*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?16:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(384*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41280+(96*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42000+(96*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+25920+7680*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+50880))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25920+7680*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (7680); _SC_Out = ((T1Ind_NextLast)?3840:7680); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S160_Conv2d_720x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51708 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 720, Tiled: 10][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 57600 [D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 2880 [D0, [9 x 288, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 288, 288]]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 720 [D0, [9 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 72, 72]]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 720 [D0, [9 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 72, 72]]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 6480 [D0, [9 x 648, 648]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 648, 648]]
		Tile0: [0, 648, 648], Tile1: [648, 648, 648], Tile2; [1296, 648, 648]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 57600 [D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 230400 [D0, [9 x 23040, 23040]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 23040, 23040]][Tile0, 1:[10x8], 4]
		Tile0: [0, 23040, 320], Tile1: [0, 23040, 320], Tile2; [0, 23040, 320]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->InFeatures = (unsigned short int) (72);
	KerArg0->OutFeatures = (unsigned short int) (72);
	KerArg0->TotalInFeatures = (unsigned short int) (72);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+28656);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+28656);
	KerArg1->Feat = (unsigned short int) (72);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51696);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 5760, 80, 80, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 2880, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14400), 720, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15120), 720, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15840+0), 648, 0, &DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=5760; _LC_Out=80;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51696), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<10; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==9), D0Ind_NextLast = ((D0Ind+1)==9);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (5760); _LN_In = (80); _SN_In = (72*_LN_In); 
		}
		_SN_Filter = 0;
		if (!(D0Ind_Last)) {
			_N_Filter = _N_Filter + (648); _SN_Filter = (648); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total+1)%2)),
					_SN_In, 80, _LN_In, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15840+648*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15840+648*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*288));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51696))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+17136+5760*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14400+((D0Ind)*72));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15120+((D0Ind)*72));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17136+5760*((D0Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (5760); _LC_Out = (80); _SC_Out = (72*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S163_Conv2d_120x720x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 46492 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 7]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 7 logical tiles, 7 physical tiles
			Total Size: 57600 [Tile0, 7:[720x12, 5:720x12, 720x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[720x12, 5:720x12, 720x8], 1]
		Tile0: [0, 8640, 12], Tile1: [12, 8640, 12], Tile2; [24, 8640, 12]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 86400 [Tile1, 8:[720x16, 6:720x16, 720x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[720x16, 6:720x16, 720x8], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 2880 [Tile0, 7:[2880x1, 5:2880x1, 2880x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[2880x1, 5:2880x1, 2880x1], 1]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 8:[1x16, 6:1x16, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x16, 6:1x16, 1x8], 4]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 9600 [Tile1, 8:[80x16, 6:80x16, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[80x16, 6:80x16, 80x8], 1]
		Tile0: [0, 1280, 1280], Tile1: [1280, 1280, 1280], Tile2; [2560, 1280, 1280]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 120 [Tile1, 8:[1x16, 6:1x16, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x16, 6:1x16, 1x8], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 120 [Tile1, 8:[1x16, 6:1x16, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x16, 6:1x16, 1x8], 1]
		Tile0: [0, 120, 120], Tile1: [0, 120, 120], Tile2; [0, 120, 120]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 7 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 7:[1x1, 5:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 7:[1x1, 5:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (720);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26320);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+46480);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29200+0), 8640, 80, 12, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+0), 11520, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+11520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+11520), 11520, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 11520, 0, &DmaR_Evt2);
	_NN_In1=11520; _SN_In1=11520;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 480, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26080), 120, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26200), 120, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+46480), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7), T1Ind_NextNextLast = ((T1Ind+2)==7);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11520); _SNN_In1 = ((T1Ind_NextNextLast)?5760:11520); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+11520*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+47696+11520*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<7; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==6), T0Ind_NextLast = ((T0Ind+1)==6);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (12); _LN_In2 = ((T0Ind_NextLast)?8:12); _SN_In2 = (720*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (12); _SN_In2 = (720*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29200+8640*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?8:16);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+29200+8640*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?8:12);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(64*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26080+(16*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26200+(16*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+23520+1280*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*12);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+46480))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23520+1280*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (1280); _SC_Out = ((T1Ind_NextLast)?640:1280); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S164_MatAdd_120x8x10(
		signed char * __restrict__ In1,
		signed char * __restrict__ In2,
		signed char * __restrict__ Out,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 28812 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaW_Evt1;
	KerMat3_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9600 [Tile0, 1:[1x9600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9600], 1]
		Tile0: [0, 9600, 9600], Tile1: [0, 9600, 9600], Tile2; [0, 9600, 9600]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9600 [Tile0, 1:[1x9600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9600], 1]
		Tile0: [0, 9600, 9600], Tile1: [0, 9600, 9600], Tile2; [0, 9600, 9600]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9600 [Tile0, 1:[1x9600], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x9600], 1]
		Tile0: [0, 9600, 9600], Tile1: [0, 9600, 9600], Tile2; [0, 9600, 9600]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->In2 = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+9600);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19200);
	KerArg0->Feat = (unsigned short int) (9600);
	KerArg0->DoScale = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+28800);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 9600, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9600), 9600, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+28800), 9, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) KerMatAdd_SQ8, (void *) KerArg0);
		__CALL(KerMatAdd_SQ8, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19200), 9600, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S167_Conv2d_720x120x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 50892 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 8][Tile0 Dim: 3]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 9600 [Tile0, 3:[120x32, 1:120x32, 120x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[120x32, 1:120x32, 120x16], 1]
		Tile0: [0, 3840, 32], Tile1: [32, 3840, 32], Tile2; [64, 1920, 16]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 86400 [Tile1, 8:[120x96, 6:120x96, 120x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[120x96, 6:120x96, 120x48], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 3:[480x1, 1:480x1, 480x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[480x1, 1:480x1, 480x1], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 2880 [Tile1, 8:[1x96, 6:1x96, 1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x96, 6:1x96, 1x48], 4]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 57600 [Tile1, 8:[80x96, 6:80x96, 80x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[80x96, 6:80x96, 80x48], 1]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 720 [Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 8 logical tiles, 1 physical tiles
			Total Size: 720 [Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 8:[1x96, 6:1x96, 1x48], 1]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 3:[1x1, 1:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (120);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42720);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+50880);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200+0), 3840, 80, 32, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+0), 11520, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+11520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+11520), 11520, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 11520, 0, &DmaR_Evt2);
	_NN_In1=11520; _SN_In1=11520;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 2880, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=7680;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41280), 720, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42000), 720, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+50880), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<8; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==7), T1Ind_NextLast = ((T1Ind+1)==7), T1Ind_NextNextLast = ((T1Ind+2)==7);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11520); _SNN_In1 = ((T1Ind_NextNextLast)?5760:11520); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+11520*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+105296+11520*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<3; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==2), T0Ind_NextLast = ((T0Ind+1)==2);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (32); _LN_In2 = ((T0Ind_NextLast)?16:32); _SN_In2 = (120*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-64); _LN_In2 = (32); _SN_In2 = (120*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43200+3840*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?48:96);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+43200+3840*((T0Ind_Total)%2));
			KerArg0->W_In2 = (unsigned short int) ((T0Ind_Last)?16:32);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(384*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41280+(96*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42000+(96*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+25920+7680*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*32);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+50880))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+25920+7680*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (7680); _SC_Out = ((T1Ind_NextLast)?3840:7680); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S170_Conv2d_720x1x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51708 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerConv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConvLinReduct_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	unsigned int _N_Filter;
	unsigned int _SN_Filter;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 720, Tiled: 10][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 57600 [D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 2880 [D0, [9 x 288, 288]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 288, 288]]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 720 [D0, [9 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 72, 72]]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 720 [D0, [9 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 72, 72]]
		Tile0: [0, 720, 720], Tile1: [0, 720, 720], Tile2; [0, 720, 720]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 6480 [D0, [9 x 648, 648]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 648, 648]]
		Tile0: [0, 648, 648], Tile1: [648, 648, 648], Tile2; [1296, 648, 648]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 57600 [D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 5760, 5760]][Tile0, 1:[10x8], 1]
		Tile0: [0, 5760, 80], Tile1: [5760, 5760, 80], Tile2; [11520, 5760, 80]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 230400 [D0, [9 x 23040, 23040]][Tile0, 1:[10x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [9 x 23040, 23040]][Tile0, 1:[10x8], 4]
		Tile0: [0, 23040, 320], Tile1: [0, 23040, 320], Tile2; [0, 23040, 320]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W = (unsigned short int) (10);
	KerArg0->UsedW = (unsigned short int) (10);
	KerArg0->InFeatures = (unsigned short int) (72);
	KerArg0->OutFeatures = (unsigned short int) (72);
	KerArg0->TotalInFeatures = (unsigned short int) (72);
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+28656);
	KerArg0->Pad = (v4s) ((v4s){1,1,1,1});
	KerArg1->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+28656);
	KerArg1->Feat = (unsigned short int) (72);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->H = (unsigned short int) (8);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51696);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 5760, 80, 80, 0, &DmaR_Evt1);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11520), 2880, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14400), 720, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15120), 720, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15840+0), 648, 0, &DmaR_Evt5);
	_N_Filter=0;
	_C_Out=0; _SC_Out=5760; _LC_Out=80;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51696), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D0Ind=0; D0Ind<10; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
		int D0Ind_Last = (D0Ind==9), D0Ind_NextLast = ((D0Ind+1)==9);
		/*================================= Prepare Tiles ===================================*/
		_SN_In = 0;
		if (!(D0Ind_Last)) {
			_N_In = _N_In + (5760); _LN_In = (80); _SN_In = (72*_LN_In); 
		}
		_SN_Filter = 0;
		if (!(D0Ind_Last)) {
			_N_Filter = _N_Filter + (648); _SN_Filter = (648); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
		if (_SN_In) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total+1)%2)),
					_SN_In, 80, _LN_In, 0, &DmaR_Evt1);
		}
		AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
		if (_SN_Filter) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Filter+_N_Filter), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15840+648*((D0Ind_Total+1)%2)),
					_SN_Filter, 0, &DmaR_Evt5);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+5760*((D0Ind_Total)%2));
			KerArg0->H = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->UsedH = (unsigned short int) (10-1*(1)-1*(1));
			KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+15840+648*((D0Ind_Total)%2));
			KerArg0->Bias = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11520+((D0Ind)*288));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51696))[5]);
			AT_FORK(gap_ncore(), (void *) KerParConvDW3x3Stride1B32_SQ8, (void *) KerArg0);
			__CALL(KerParConvDW3x3Stride1B32_SQ8, KerArg0);
			KerArg1->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+17136+5760*((D0Ind_Total)%2));
			KerArg1->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+14400+((D0Ind)*72));
			KerArg1->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+15120+((D0Ind)*72));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg1);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg1);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17136+5760*((D0Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D0Ind_Last)) {
			_C_Out = _C_Out + (5760); _LC_Out = (80); _SC_Out = (72*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S173_Conv2d_240x720x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 41452 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 15][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 57600 [Tile0, 10:[720x8, 8:720x8, 720x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[720x8, 8:720x8, 720x8], 1]
		Tile0: [0, 5760, 8], Tile1: [8, 5760, 8], Tile2; [16, 5760, 8]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 172800 [Tile1, 15:[720x16, 13:720x16, 720x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[720x16, 13:720x16, 720x16], 1]
		Tile0: [0, 11520, 11520], Tile1: [11520, 11520, 11520], Tile2; [23040, 11520, 11520]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 2880 [Tile0, 10:[2880x1, 8:2880x1, 2880x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[2880x1, 8:2880x1, 2880x1], 1]
		Tile0: [0, 2880, 2880], Tile1: [0, 2880, 2880], Tile2; [0, 2880, 2880]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 960 [Tile1, 15:[1x16, 13:1x16, 1x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x16, 13:1x16, 1x16], 4]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 15 physical tiles
			Total Size: 19200 [Tile1, 15:[80x16, 13:80x16, 80x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[80x16, 13:80x16, 80x16], 1]
		Tile0: [0, 1280, 1280], Tile1: [1280, 1280, 1280], Tile2; [2560, 1280, 1280]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 240 [Tile1, 15:[1x16, 13:1x16, 1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x16, 13:1x16, 1x16], 1]
		Tile0: [0, 240, 240], Tile1: [0, 240, 240], Tile2; [0, 240, 240]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 15 logical tiles, 1 physical tiles
			Total Size: 240 [Tile1, 15:[1x16, 13:1x16, 1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 15:[1x16, 13:1x16, 1x16], 1]
		Tile0: [0, 240, 240], Tile1: [0, 240, 240], Tile2; [0, 240, 240]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (720);
	KerArg0->H_In1 = (unsigned short int) (16);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+27040);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+41440);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29920+0), 5760, 80, 8, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+0), 11520, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+11520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+11520), 11520, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 11520, 0, &DmaR_Evt2);
	_NN_In1=11520; _SN_In1=11520;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+23040), 960, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=1280;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26560), 240, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26800), 240, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+41440), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<15; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==14), T1Ind_NextLast = ((T1Ind+1)==14), T1Ind_NextNextLast = ((T1Ind+2)==14);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (11520); _SNN_In1 = (11520); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+11520*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+57296+11520*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (8); _LN_In2 = (8); _SN_In2 = (720*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (8); _SN_In2 = (720*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+29920+5760*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+11520*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+29920+5760*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+23040+(64*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26560+(16*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+26800+(16*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+24000+1280*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+41440))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+24000+1280*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (1280); _SC_Out = (1280); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S176_Conv2d_960x240x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 52172 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 18][Tile0 Dim: 4]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 4 logical tiles, 4 physical tiles
			Total Size: 19200 [Tile0, 4:[240x20, 2:240x20, 240x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[240x20, 2:240x20, 240x20], 1]
		Tile0: [0, 4800, 20], Tile1: [20, 4800, 20], Tile2; [40, 4800, 20]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 230400 [Tile1, 18:[240x56, 16:240x56, 240x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 18:[240x56, 16:240x56, 240x8], 1]
		Tile0: [0, 13440, 13440], Tile1: [13440, 13440, 13440], Tile2; [26880, 13440, 13440]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 960 [Tile0, 4:[960x1, 2:960x1, 960x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[960x1, 2:960x1, 960x1], 1]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile1, 18:[1x56, 16:1x56, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 18:[1x56, 16:1x56, 1x8], 4]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 18 physical tiles
			Total Size: 76800 [Tile1, 18:[80x56, 16:80x56, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 18:[80x56, 16:80x56, 80x8], 1]
		Tile0: [0, 4480, 4480], Tile1: [4480, 4480, 4480], Tile2; [8960, 4480, 4480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 960 [Tile1, 18:[1x56, 16:1x56, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 18:[1x56, 16:1x56, 1x8], 1]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 18 logical tiles, 1 physical tiles
			Total Size: 960 [Tile1, 18:[1x56, 16:1x56, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 18:[1x56, 16:1x56, 1x8], 1]
		Tile0: [0, 960, 960], Tile1: [0, 960, 960], Tile2; [0, 960, 960]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 4 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 4:[1x1, 2:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (240);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+41600);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+52160);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42560+0), 4800, 80, 20, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+0), 13440, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+13440), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+13440), 13440, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 13440, 0, &DmaR_Evt2);
	_NN_In1=13440; _SN_In1=13440;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+26880), 3840, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=4480;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+39680), 960, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+40640), 960, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+52160), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<18; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==17), T1Ind_NextLast = ((T1Ind+1)==17), T1Ind_NextNextLast = ((T1Ind+2)==17);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (13440); _SNN_In1 = ((T1Ind_NextNextLast)?1920:13440); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+13440*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+13440*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+13440*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<4; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==3), T0Ind_NextLast = ((T0Ind+1)==3);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (20); _LN_In2 = (20); _SN_In2 = (240*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-60); _LN_In2 = (20); _SN_In2 = (240*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42560+4800*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+13440*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?8:56);
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42560+4800*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+26880+(224*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+39680+(56*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+40640+(56*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+30720+4480*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+52160))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30720+4480*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (4480); _SC_Out = ((T1Ind_NextLast)?640:4480); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S179_Conv2d_24x960x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42780 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 76800 [Tile1, 10:[960x8, 8:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[960x8, 8:960x8, 960x8], 1]
		Tile0: [0, 7680, 8], Tile1: [8, 7680, 8], Tile2; [16, 7680, 8]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 23040 [Tile0, 1:[960x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[960x24], 1]
		Tile0: [0, 23040, 23040], Tile1: [0, 23040, 23040], Tile2; [0, 23040, 23040]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile1, 10:[3840x1, 8:3840x1, 3840x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[3840x1, 8:3840x1, 3840x1], 1]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 1920 [Tile1, 10:[24x8, 8:24x8, 24x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[24x8, 8:24x8, 24x8], 1]
		Tile0: [0, 192, 8], Tile1: [8, 192, 8], Tile2; [16, 192, 8]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile0, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19596);
	KerArg0->W_In1 = (unsigned short int) (960);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+42636);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42732);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+42756);
	KerArg0->W_Out = (unsigned short int) (8);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19584);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3840+0), 7680, 80, 8, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19596), 23040, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42636), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=192; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42732), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42756), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19584), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (8); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3840+7680*((T1Ind_Total+1)%2)),
					_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3840+7680*((T1Ind_Total)%2));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19200+192*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*24);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+19584))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19200+192*((T1Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (24*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S180_Op_CONV_2D_0_66_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 3840 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile0, 1:[192x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x10], 1]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1920 [Tile0, 1:[8x240], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[8x240], 1]
		Tile0: [0, 1920, 1920], Tile1: [0, 1920, 1920], Tile2; [0, 1920, 1920]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1920);
	KerArg0->Feat = (unsigned short int) (24);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 1920, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1920), 1920, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S184_Conv2d_18x960x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 36892 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 10][Tile0 Dim: 1]
	Ker Arg: In2, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 76800 [Tile1, 10:[960x8, 8:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[960x8, 8:960x8, 960x8], 1]
		Tile0: [0, 7680, 8], Tile1: [8, 7680, 8], Tile2; [16, 7680, 8]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 17280 [Tile0, 1:[960x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[960x18], 1]
		Tile0: [0, 17280, 17280], Tile1: [0, 17280, 17280], Tile2; [0, 17280, 17280]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile1, 10:[3840x1, 8:3840x1, 3840x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[3840x1, 8:3840x1, 3840x1], 1]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x18], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 4]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 1440 [Tile1, 10:[18x8, 8:18x8, 18x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[18x8, 8:18x8, 18x8], 1]
		Tile0: [0, 144, 8], Tile1: [8, 144, 8], Tile2; [16, 144, 8]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile0, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile0, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19500);
	KerArg0->W_In1 = (unsigned short int) (960);
	KerArg0->H_In1 = (unsigned short int) (18);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+36780);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36852);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+36872);
	KerArg0->W_Out = (unsigned short int) (8);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19488);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->W = (unsigned short int) (8);
	KerArg1->H = (unsigned short int) (18);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19488);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3840+0), 7680, 80, 8, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19500), 17280, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36780), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=144; _LC_Out=8;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36852), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36872), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19488), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<10; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==9), T1Ind_NextLast = ((T1Ind+1)==9);
		/*================================= Prepare Tiles ===================================*/
		_SN_In2 = 0;
		if (!(T1Ind_Last)) {
			_N_In2 = _N_In2 + (8); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
		if (_SN_In2) {
			AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3840+7680*((T1Ind_Total+1)%2)),
					_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3840+7680*((T1Ind_Total)%2));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19200+144*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*18);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+19488))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19200+144*((T1Ind_Total)%2));
		KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19200+144*((T1Ind_Total)%2));
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19200+144*((T1Ind_Total)%2)),
				_SC_Out, 80, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (8); _LC_Out = (8); _SC_Out = (18*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S185_Op_CONV_2D_0_69_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 2880 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1440 [Tile0, 1:[144x10], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x10], 1]
		Tile0: [0, 1440, 1440], Tile1: [0, 1440, 1440], Tile2; [0, 1440, 1440]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1440 [Tile0, 1:[8x180], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[8x180], 1]
		Tile0: [0, 1440, 1440], Tile1: [0, 1440, 1440], Tile2; [0, 1440, 1440]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1440);
	KerArg0->Feat = (unsigned short int) (18);
	KerArg0->W = (unsigned short int) (10);
	KerArg0->H = (unsigned short int) (8);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 1440, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1440), 1440, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S189_Conv2d_192x960x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 37004 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast, T1Ind_NextNextLast;
	int T0Ind, T0Ind_Total=0, T0Ind_Last, T0Ind_NextLast;
	/* User kernel arguments related variables */
	unsigned int _N_In2;
	unsigned int _SN_In2;
	unsigned int _LN_In2;
	unsigned int _NN_In1;
	unsigned int _SN_In1, _SNN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 24][Tile0 Dim: 10]
	Ker Arg: In2, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 10 logical tiles, 10 physical tiles
			Total Size: 76800 [Tile0, 10:[960x8, 8:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[960x8, 8:960x8, 960x8], 1]
		Tile0: [0, 7680, 8], Tile1: [8, 7680, 8], Tile2; [16, 7680, 8]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 184320 [Tile1, 24:[960x8, 22:960x8, 960x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 24:[960x8, 22:960x8, 960x8], 1]
		Tile0: [0, 7680, 7680], Tile1: [7680, 7680, 7680], Tile2; [15360, 7680, 7680]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 3840 [Tile0, 10:[3840x1, 8:3840x1, 3840x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[3840x1, 8:3840x1, 3840x1], 1]
		Tile0: [0, 3840, 3840], Tile1: [0, 3840, 3840], Tile2; [0, 3840, 3840]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 768 [Tile1, 24:[1x8, 22:1x8, 1x8], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 24:[1x8, 22:1x8, 1x8], 4]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 24 physical tiles
			Total Size: 15360 [Tile1, 24:[80x8, 22:80x8, 80x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 24:[80x8, 22:80x8, 80x8], 1]
		Tile0: [0, 640, 640], Tile1: [640, 640, 640], Tile2; [1280, 640, 640]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 192 [Tile1, 24:[1x8, 22:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 24:[1x8, 22:1x8, 1x8], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 24 logical tiles, 1 physical tiles
			Total Size: 192 [Tile1, 24:[1x8, 22:1x8, 1x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 24:[1x8, 22:1x8, 1x8], 1]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 10 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 10:[1x1, 8:1x1, 1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (960);
	KerArg0->H_In1 = (unsigned short int) (8);
	KerArg0->W_In2 = (unsigned short int) (8);
	KerArg0->W_Out = (unsigned short int) (80);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17792);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+36992);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21632+0), 7680, 80, 8, 0, &DmaR_Evt1);
	_N_In2=0;
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+0), 7680, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+7680), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+7680), 7680, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 7680, 0, &DmaR_Evt2);
	_NN_In1=7680; _SN_In1=7680;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+15360), 768, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=640;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17408), 192, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+17600), 192, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36992), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<24; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==23), T1Ind_NextLast = ((T1Ind+1)==23), T1Ind_NextNextLast = ((T1Ind+2)==23);
		/*================================= Prepare Tiles ===================================*/
		_SNN_In1 = 0;
		if (!(T1Ind_Last)) {
			if (!(T1Ind_NextLast)) {
				_NN_In1 = _NN_In1 + (7680); _SNN_In1 = (7680); 
			}
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
		if (_SNN_In1) {
			AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+_NN_In1), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+7680*((T1Ind_Total)%2)),
					_SNN_In1, 0, &UchanHR1);
		}
		AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+134096+7680*((T1Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+7680*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt2);
		}
		/*============================= End Read Tiles ======================================*/
		for (T0Ind=0; T0Ind<10; T0Ind++, T0Ind_Total++) { /* Iteration on Tile0 */
			int T0Ind_Last = (T0Ind==9), T0Ind_NextLast = ((T0Ind+1)==9);
			/*================================= Prepare Tiles ===================================*/
			_SN_In2 = 0;
			if (!(T0Ind_Last)) {
				_N_In2 = _N_In2 + (8); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
			} else if (!(T1Ind_Last)) {
				_N_In2 = _N_In2 + (-72); _LN_In2 = (8); _SN_In2 = (960*_LN_In2); 
			}
			/*============================= End Prepare Tiles ===================================*/
			/*================================= Read Tiles ======================================*/
			AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In2 */
			if (_SN_In2) {
				AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In2+_N_In2), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21632+7680*((T0Ind_Total+1)%2)),
						_SN_In2, 80, _LN_In2, 0, &DmaR_Evt1);
			}
			/*============================= End Read Tiles ======================================*/
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+7680*((T1Ind_Total)%2));
			KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+21632+7680*((T0Ind_Total)%2));
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+15360+(32*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17408+(8*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+17600+(8*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16128+640*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((T0Ind)*8);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+36992))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
			/*================================= Update Arg Pipeline =============================*/
			/*============================= End Update Arg Pipeline =============================*/
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16128+640*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SN_In1 = _SNN_In1;
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (640); _SC_Out = (640); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S192_Conv2d_384x192x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 51020 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerSetBias_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Total=0, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	unsigned int _LP_Out, _LC_Out;
	unsigned int _N_Bias;
	unsigned int _SN_Bias;
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _LN_Filter, _LNN_Filter;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 384, Tiled: 2][Tile0 Dim: 1][D0 Dim: Init: 192, Tiled: 48]
	Ker Arg: Out, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 7680 [D1, [1 x 4960, 2720]][Tile0, 1:[5x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 4960, 2720]][Tile0, 1:[5x4], 1]
		Tile0: [0, 4960, 20], Tile1: [4960, 2720, 20], Tile2; [0, 4960, 20]
	Ker Arg: Bias, Tiled Space: D1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 2 logical tiles, 2 physical tiles
			Total Size: 1536 [D1, [1 x 992, 544]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 992, 544]]
		Tile0: [0, 992, 992], Tile1: [992, 544, 544], Tile2; [0, 992, 992]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 384 [D1, [1 x 248, 136]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 248, 136]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 384 [D1, [1 x 248, 136]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 248, 136]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 96 logical tiles, 96 physical tiles
			Total Size: 663552 [D1, [1 x 428544, 235008]][D0, [47 x 8928, 8928]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 428544, 235008]][D0, [47 x 8928, 8928]]
		Tile0: [0, 8928, 36], Tile1: [36, 8928, 36], Tile2; [72, 8928, 36]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 48 logical tiles, 48 physical tiles
			Total Size: 15360 [D0, [47 x 320, 320]][Tile0, 1:[10x8], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[10x9, 46:10x9, 10x8], 1][D0, [47 x 320, 320]]
		Tile0: [0, 320, 80], Tile1: [320, 320, 80], Tile2; [640, 320, 80]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 2 logical tiles, 1 physical tiles
			Total Size: 30720 [D1, [1 x 19840, 10880]][Tile0, 1:[5x4], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [1 x 19840, 10880]][Tile0, 1:[5x4], 4]
		Tile0: [0, 19840, 80], Tile1: [0, 19840, 80], Tile2; [0, 19840, 80]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+31168);
	KerArg0->W = (unsigned short int) (5);
	KerArg0->H = (unsigned short int) (4);
	KerArg1->W = (unsigned short int) (10);
	KerArg1->UsedW = (unsigned short int) (10);
	KerArg1->InFeatures = (unsigned short int) (4);
	KerArg1->TotalInFeatures = (unsigned short int) (4);
	KerArg1->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+31168);
	KerArg1->Pad = (v4s) ((v4s){0,1,0,1});
	KerArg2->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+31168);
	KerArg2->W = (unsigned short int) (5);
	KerArg2->H = (unsigned short int) (4);
	KerArg2->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+51008);
	/*================================= Read Tiles Prolog ===============================*/
	_C_Out=0; _SC_Out=4960; _LC_Out=20;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+640+0), 992, 0, &DmaR_Evt1);
	_N_Bias=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2624), 384, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3008), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61136+0), 8928, 1728, 36, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read Filter */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+36), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61136+8928), 8928, 1728, 36, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61136+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3392+0), 8928, 0, &DmaR_Evt4);
	_NN_Filter=36; _SN_Filter=8928;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 320, 80, 80, 0, &DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+51008), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (D1Ind=0; D1Ind<2; D1Ind++, D1Ind_Total++) { /* Iteration on D1 */
		int D1Ind_Last = (D1Ind==1), D1Ind_NextLast = ((D1Ind+1)==1), D1Ind_NextNextLast = ((D1Ind+2)==1);
		/*================================= Prepare Tiles ===================================*/
		_SN_Bias = 0;
		if (!(D1Ind_Last)) {
			_N_Bias = _N_Bias + (992); _SN_Bias = ((1)?544:992); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
		if (_SN_Bias) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+_N_Bias), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+640+992*((D1Ind_Total+1)%2)),
					_SN_Bias, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1, T0Ind_NextLast = 1;
			/*====================== Call Kernel LOC_D0_PROLOG =========================*/
			KerArg0->Feat = (unsigned short int) ((D1Ind_Last)?136:248);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+640+992*((D1Ind_Total)%2));
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+51008))[5]);
			AT_FORK(gap_ncore(), (void *) KerParSetBiasB32_SQ8, (void *) KerArg0);
			__CALL(KerParSetBiasB32_SQ8, KerArg0);
			for (D0Ind=0; D0Ind<48; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
				int D0Ind_Last = (D0Ind==47), D0Ind_NextLast = ((D0Ind+1)==47), D0Ind_NextNextLast = ((D0Ind+2)==47);
				/*================================= Prepare Tiles ===================================*/
				_SNN_Filter = 0;
				if (!(D0Ind_Last)) {
					if (!(D0Ind_NextLast)) {
						_NN_Filter = _NN_Filter + (36); _LNN_Filter = (36); _SNN_Filter = (((D1Ind_Last)?136:248)*_LNN_Filter); 
					} else if (!((1))) {
						_NN_Filter = _NN_Filter + (-1692); _LNN_Filter = (36); _SNN_Filter = (((D1Ind_Last)?136:248)*_LNN_Filter); 
					} else if (!(D1Ind_Last)) {
						_NN_Filter = _NN_Filter + (428544)+(-1692); _LNN_Filter = (36); _SNN_Filter = (((1)?136:248)*_LNN_Filter); 
					}
				} else if (!((1))) {
					_NN_Filter = _NN_Filter + (36); _LNN_Filter = (36); _SNN_Filter = (((D1Ind_Last)?136:248)*_LNN_Filter); 
				} else if (!(D1Ind_Last)) {
					_NN_Filter = _NN_Filter + (36); _LNN_Filter = (36); _SNN_Filter = (((1)?136:248)*_LNN_Filter); 
				}
				_SN_In = 0;
				if (!(D0Ind_Last)) {
					_N_In = _N_In + (320); _LN_In = (80); _SN_In = (4*_LN_In); 
				} else if (!(D1Ind_Last)) {
					_N_In = _N_In + (-15040); _LN_In = (80); _SN_In = (4*_LN_In); 
				}
				/*============================= End Prepare Tiles ===================================*/
				/*================================= Read Tiles ======================================*/
				AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read Filter */
				if (_SNN_Filter) {
					AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61136+8928*((D0Ind_Total)%2)),
							_SNN_Filter, 1728, _LNN_Filter, 0, &UchanHR1);
				}
				AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
				if (_SN_Filter) {
					AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+61136+8928*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3392+8928*((D0Ind_Total+1)%2)),
							_SN_Filter, 0, &DmaR_Evt4);
				}
				AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
				if (_SN_In) {
					AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+320*((D0Ind_Total+1)%2)),
							_SN_In, 80, _LN_In, 0, &DmaR_Evt5);
				}
				/*============================= End Read Tiles ======================================*/
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg1->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+320*((D0Ind_Total)%2));
				KerArg1->H = (unsigned short int) (9-0*(1)-1*(1));
				KerArg1->UsedH = (unsigned short int) (9-0*(1)-1*(1));
				KerArg1->OutFeatures = (unsigned short int) ((D1Ind_Last)?136:248);
				KerArg1->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3392+8928*((D0Ind_Total)%2));
				AT_FORK(gap_ncore(), (void *) KerParConv3x3Stride2_SQ8, (void *) KerArg1);
				__CALL(KerParConv3x3Stride2_SQ8, KerArg1);
				/*================================= Update Arg Pipeline =============================*/
				_SN_Filter = _SNN_Filter;_LN_Filter = _LNN_Filter;
				/*============================= End Update Arg Pipeline =============================*/
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			KerArg2->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+21248+4960*((D1Ind_Total)%2));
			KerArg2->Feat = (unsigned short int) ((D1Ind_Last)?136:248);
			KerArg2->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2624+((D1Ind)*248));
			KerArg2->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3008+((D1Ind)*248));
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg2);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21248+4960*((D1Ind_Total)%2)),
				_SC_Out, 20, _LC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;_LP_Out = _LC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(D1Ind_Last)) {
			_C_Out = _C_Out + (4960); _LC_Out = (20); _SC_Out = (((1)?136:248)*_LC_Out); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S195_Conv2d_24x384x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 19068 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[1536x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1536x1], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9216 [Tile1, 1:[384x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[384x24], 1]
		Tile0: [0, 9216, 9216], Tile1: [0, 9216, 9216], Tile2; [0, 9216, 9216]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 7680 [Tile0, 1:[384x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[384x20], 1]
		Tile0: [0, 7680, 7680], Tile1: [0, 7680, 7680], Tile2; [0, 7680, 7680]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile1, 1:[20x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[20x24], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (384);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+11376);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+9216);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9792);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9816);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9312);
	KerArg0->W_Out = (unsigned short int) (20);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9840);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+19056);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 9216, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+11376), 7680, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9216), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9792), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9816), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19056), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+19056))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9312), 480, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S196_Op_CONV_2D_0_74_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 960 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[96x5], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[96x5], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 480 [Tile0, 1:[4x120], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x120], 1]
		Tile0: [0, 480, 480], Tile1: [0, 480, 480], Tile2; [0, 480, 480]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+480);
	KerArg0->Feat = (unsigned short int) (24);
	KerArg0->W = (unsigned short int) (5);
	KerArg0->H = (unsigned short int) (4);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 480, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+480), 480, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S200_Conv2d_18x384x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 16612 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile1, 1:[1536x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1536x1], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6912 [Tile0, 1:[384x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[384x18], 1]
		Tile0: [0, 6912, 6912], Tile1: [0, 6912, 6912], Tile2; [0, 6912, 6912]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 7680 [Tile1, 1:[384x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[384x20], 1]
		Tile0: [0, 7680, 7680], Tile1: [0, 7680, 7680], Tile2; [0, 7680, 7680]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile0, 1:[1x18], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 4]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 360 [Tile1, 1:[18x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[18x20], 1]
		Tile0: [0, 360, 360], Tile1: [0, 360, 360], Tile2; [0, 360, 360]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile0, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile0, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile1, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9588);
	KerArg0->W_In1 = (unsigned short int) (384);
	KerArg0->H_In1 = (unsigned short int) (18);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1536);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+16500);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16572);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+16592);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9216);
	KerArg0->W_Out = (unsigned short int) (20);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->ColFirst = (unsigned char) (1);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+9576);
	KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+9216);
	KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+9216);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->W = (unsigned short int) (20);
	KerArg1->H = (unsigned short int) (18);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+9576);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9588), 6912, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1536), 7680, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16500), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16572), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+16592), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9576), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*18);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+9576))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9216), 360, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S201_Op_CONV_2D_0_77_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 720 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 360 [Tile0, 1:[72x5], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[72x5], 1]
		Tile0: [0, 360, 360], Tile1: [0, 360, 360], Tile2; [0, 360, 360]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 360 [Tile0, 1:[4x90], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x90], 1]
		Tile0: [0, 360, 360], Tile1: [0, 360, 360], Tile2; [0, 360, 360]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+360);
	KerArg0->Feat = (unsigned short int) (18);
	KerArg0->W = (unsigned short int) (5);
	KerArg0->H = (unsigned short int) (4);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 360, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+360), 360, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S205_Conv2d_96x384x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 42124 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Total=0, T1Ind_Last, T1Ind_NextLast;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	unsigned int _N_In1;
	unsigned int _SN_In1;
	unsigned int _C_Out;
	unsigned int _SP_Out, _SC_Out;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 3][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [Tile0, 1:[1536x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1536x1], 1]
		Tile0: [0, 1536, 1536], Tile1: [0, 1536, 1536], Tile2; [0, 1536, 1536]
	Ker Arg: In1, Tiled Space: Tile1
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 36864 [Tile1, 3:[384x40, 1:384x40, 384x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[384x40, 1:384x40, 384x16], 1]
		Tile0: [0, 15360, 15360], Tile1: [15360, 15360, 15360], Tile2; [30720, 6144, 6144]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 7680 [Tile0, 1:[384x20], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[384x20], 1]
		Tile0: [0, 7680, 7680], Tile1: [0, 7680, 7680], Tile2; [0, 7680, 7680]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 3:[1x40, 1:1x40, 1x16], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x40, 1:1x40, 1x16], 4]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Out, Tiled Space: Tile1
		Min Pipe Depth: -1, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 3 physical tiles
			Total Size: 1920 [Tile1, 3:[20x40, 1:20x40, 20x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[20x40, 1:20x40, 20x16], 1]
		Tile0: [0, 800, 800], Tile1: [800, 800, 800], Tile2; [1600, 320, 320]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 3:[1x40, 1:1x40, 1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x40, 1:1x40, 1x16], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 3 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 3:[1x40, 1:1x40, 1x16], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 3:[1x40, 1:1x40, 1x16], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->W_In1 = (unsigned short int) (384);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+34432);
	KerArg0->W_In2 = (unsigned short int) (20);
	KerArg0->W_Out = (unsigned short int) (20);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+32896);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+42112);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 15360, 0, &DmaR_Evt1);
	_N_In1=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+34432), 7680, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+30720), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	_C_Out=0; _SC_Out=800;
	_SP_Out=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+32704), 96, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+32800), 96, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42112), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	for (T1Ind=0; T1Ind<3; T1Ind++, T1Ind_Total++) { /* Iteration on Tile1 */
		int T1Ind_Last = (T1Ind==2), T1Ind_NextLast = ((T1Ind+1)==2);
		/*================================= Prepare Tiles ===================================*/
		_SN_In1 = 0;
		if (!(T1Ind_Last)) {
			_N_In1 = _N_In1 + (15360); _SN_In1 = ((T1Ind_NextLast)?6144:15360); 
		}
		/*============================= End Prepare Tiles ===================================*/
		/*================================= Read Tiles ======================================*/
		AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
		if (_SN_In1) {
			AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In1+_N_In1), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+15360*((T1Ind_Total+1)%2)),
					_SN_In1, 0, &DmaR_Evt1);
		}
		/*============================= End Read Tiles ======================================*/
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+15360*((T1Ind_Total)%2));
			KerArg0->H_In1 = (unsigned short int) (T1Ind_Last?16:40);
			KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+30720+(160*(T1Ind)));
			KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+32704+(40*(T1Ind)));
			KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+32800+(40*(T1Ind)));
			KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+31104+800*((T1Ind_Total)%2));
			KerArg0->OutFirstCol = (unsigned short int) ((0)*20);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+42112))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*================================= Write Tiles =====================================*/
		if (_SP_Out) AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
		AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+_C_Out), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+31104+800*((T1Ind_Total)%2)),
				_SC_Out, 1, &DmaW_Evt1);
		/*============================= End Write Tiles =====================================*/
		/*================================= Update Arg Pipeline =============================*/
		_SP_Out = _SC_Out;
		/*============================= End Update Arg Pipeline =============================*/
		/*================================= Prepare Tiles ===================================*/
		_SC_Out = 0;
		if (!(T1Ind_Last)) {
			_C_Out = _C_Out + (800); _SC_Out = ((T1Ind_NextLast)?320:800); 
		}
		/*============================= End Prepare Tiles ===================================*/
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait previous DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S208_Conv2d_192x96x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 48876 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerSetBias_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _LN_Filter, _LNN_Filter;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 192, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 96, Tiled: 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4608 [D1, [0 x 4608, 4608]][Tile0, 1:[3x2], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 4608, 4608]][Tile0, 1:[3x2], 4]
		Tile0: [0, 4608, 24], Tile1: [0, 4608, 24], Tile2; [0, 4608, 24]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [D1, [0 x 768, 768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 768, 768]]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [D1, [0 x 192, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 192, 192]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [D1, [0 x 192, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 192, 192]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 165888 [D1, [0 x 165888, 165888]][D0, [7 x 20736, 20736]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 165888, 165888]][D0, [7 x 20736, 20736]]
		Tile0: [0, 20736, 108], Tile1: [108, 20736, 108], Tile2; [216, 20736, 108]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [D1, [0 x 1152, 1152]][Tile0, 1:[3x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1152, 1152]][Tile0, 1:[3x2], 1]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 1920 [D0, [7 x 240, 240]][Tile0, 1:[5x4], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[5x5, 6:5x5, 5x4], 1][D0, [7 x 240, 240]]
		Tile0: [0, 240, 20], Tile1: [240, 240, 20], Tile2; [480, 240, 20]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+44256);
	KerArg0->W = (unsigned short int) (3);
	KerArg0->H = (unsigned short int) (2);
	KerArg0->Feat = (unsigned short int) (192);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+480);
	KerArg1->W = (unsigned short int) (5);
	KerArg1->UsedW = (unsigned short int) (5);
	KerArg1->InFeatures = (unsigned short int) (12);
	KerArg1->OutFeatures = (unsigned short int) (192);
	KerArg1->TotalInFeatures = (unsigned short int) (12);
	KerArg1->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+44256);
	KerArg1->Pad = (v4s) ((v4s){1,1,0,1});
	KerArg2->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+44256);
	KerArg2->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+43104);
	KerArg2->Feat = (unsigned short int) (192);
	KerArg2->W = (unsigned short int) (3);
	KerArg2->H = (unsigned short int) (2);
	KerArg2->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1248);
	KerArg2->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1440);
	KerArg2->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48864);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+480), 768, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1248), 192, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1440), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+0), 20736, 864, 108, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read Filter */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+108), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+20736), 20736, 864, 108, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1632+0), 20736, 0, &DmaR_Evt4);
	_NN_Filter=108; _SN_Filter=20736;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 240, 20, 20, 0, &DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48864), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1, D1Ind_NextLast = 1, D1Ind_NextNextLast = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1, T0Ind_NextLast = 1;
			/*====================== Call Kernel LOC_D0_PROLOG =========================*/
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+48864))[5]);
			AT_FORK(gap_ncore(), (void *) KerParSetBiasB32_SQ8, (void *) KerArg0);
			__CALL(KerParSetBiasB32_SQ8, KerArg0);
			for (D0Ind=0; D0Ind<8; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
				int D0Ind_Last = (D0Ind==7), D0Ind_NextLast = ((D0Ind+1)==7), D0Ind_NextNextLast = ((D0Ind+2)==7);
				/*================================= Prepare Tiles ===================================*/
				_SNN_Filter = 0;
				if (!(D0Ind_Last)) {
					if (!(D0Ind_NextLast)) {
						_NN_Filter = _NN_Filter + (108); _LNN_Filter = (108); _SNN_Filter = (192*_LNN_Filter); 
					} else if (!((1))) {
						_NN_Filter = _NN_Filter + (-756); _LNN_Filter = (108); _SNN_Filter = (192*_LNN_Filter); 
					}
				} else if (!((1))) {
					_NN_Filter = _NN_Filter + (108); _LNN_Filter = (108); _SNN_Filter = (192*_LNN_Filter); 
				}
				_SN_In = 0;
				if (!(D0Ind_Last)) {
					_N_In = _N_In + (240); _LN_In = (20); _SN_In = (12*_LN_In); 
				} else if (!(1)) {
					_N_In = _N_In + (-1680); _LN_In = (20); _SN_In = (12*_LN_In); 
				}
				/*============================= End Prepare Tiles ===================================*/
				/*================================= Read Tiles ======================================*/
				AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read Filter */
				if (_SNN_Filter) {
					AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+20736*((D0Ind_Total)%2)),
							_SNN_Filter, 864, _LNN_Filter, 0, &UchanHR1);
				}
				AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
				if (_SN_Filter) {
					AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+20736*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1632+20736*((D0Ind_Total+1)%2)),
							_SN_Filter, 0, &DmaR_Evt4);
				}
				AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
				if (_SN_In) {
					AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+240*((D0Ind_Total+1)%2)),
							_SN_In, 20, _LN_In, 0, &DmaR_Evt5);
				}
				/*============================= End Read Tiles ======================================*/
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg1->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+240*((D0Ind_Total)%2));
				KerArg1->H = (unsigned short int) (5-0*(1)-1*(1));
				KerArg1->UsedH = (unsigned short int) (5-0*(1)-1*(1));
				KerArg1->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1632+20736*((D0Ind_Total)%2));
				AT_FORK(gap_ncore(), (void *) KerParConv3x3Stride2_SQ8, (void *) KerArg1);
				__CALL(KerParConv3x3Stride2_SQ8, KerArg1);
				/*================================= Update Arg Pipeline =============================*/
				_SN_Filter = _SNN_Filter;_LN_Filter = _LNN_Filter;
				/*============================= End Update Arg Pipeline =============================*/
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+43104), 1152, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S211_Conv2d_24x192x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 6828 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[768x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[768x1], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4608 [Tile1, 1:[192x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[192x24], 1]
		Tile0: [0, 4608, 4608], Tile1: [0, 4608, 4608], Tile2; [0, 4608, 4608]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile0, 1:[192x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x6], 1]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile1, 1:[6x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[6x24], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (192);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5664);
	KerArg0->W_In2 = (unsigned short int) (6);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+4608);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4848);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4872);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4704);
	KerArg0->W_Out = (unsigned short int) (6);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4896);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+6816);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+0), 4608, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 4608, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5664), 1152, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4608), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4848), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4872), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6816), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+6816))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4704), 144, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S212_Op_CONV_2D_0_82_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 288 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[48x3], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[48x3], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[2x72], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x72], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+144);
	KerArg0->Feat = (unsigned short int) (24);
	KerArg0->W = (unsigned short int) (3);
	KerArg0->H = (unsigned short int) (2);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 144, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+144), 144, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S216_Conv2d_18x192x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 5608 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[768x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[768x1], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile1, 1:[192x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[192x18], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile0, 1:[192x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x6], 1]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile1, 1:[1x18], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 4]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 108 [Tile1, 1:[6x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[6x18], 1]
		Tile0: [0, 108, 108], Tile1: [0, 108, 108], Tile2; [0, 108, 108]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile1, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile1, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (192);
	KerArg0->H_In1 = (unsigned short int) (18);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4444);
	KerArg0->W_In2 = (unsigned short int) (6);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+3456);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3636);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3656);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3528);
	KerArg0->W_Out = (unsigned short int) (6);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3676);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+5596);
	KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3528);
	KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3528);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->W = (unsigned short int) (6);
	KerArg1->H = (unsigned short int) (18);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+5596);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+0), 3456, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 3456, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4444), 1152, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3456), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3636), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3656), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5596), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+5596))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3528), 108, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S217_Op_CONV_2D_0_85_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 216 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 108 [Tile0, 1:[36x3], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[36x3], 1]
		Tile0: [0, 108, 108], Tile1: [0, 108, 108], Tile2; [0, 108, 108]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 108 [Tile0, 1:[2x54], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x54], 1]
		Tile0: [0, 108, 108], Tile1: [0, 108, 108], Tile2; [0, 108, 108]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+108);
	KerArg0->Feat = (unsigned short int) (18);
	KerArg0->W = (unsigned short int) (3);
	KerArg0->H = (unsigned short int) (2);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 108, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile0 */
		int T0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP =========================*/
		AT_FORK(gap_ncore(), (void *) CNN_MatPermCHW2HWC_fps, (void *) KerArg0);
		__CALL(CNN_MatPermCHW2HWC_fps, KerArg0);
	} /* End iteration on Tile0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+108), 108, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S221_Conv2d_96x192x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 21516 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[768x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[768x1], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18432 [Tile1, 1:[192x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[192x96], 1]
		Tile0: [0, 18432, 18432], Tile1: [0, 18432, 18432], Tile2; [0, 18432, 18432]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1152 [Tile0, 1:[192x6], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x6], 1]
		Tile0: [0, 1152, 1152], Tile1: [0, 1152, 1152], Tile2; [0, 1152, 1152]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 384 [Tile1, 1:[1x96], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x96], 4]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 576 [Tile1, 1:[6x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[6x96], 1]
		Tile0: [0, 576, 576], Tile1: [0, 576, 576], Tile2; [0, 576, 576]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x96], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x96], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x96], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (192);
	KerArg0->H_In1 = (unsigned short int) (96);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+20352);
	KerArg0->W_In2 = (unsigned short int) (6);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+18432);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19392);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19488);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+18816);
	KerArg0->W_Out = (unsigned short int) (6);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+19584);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+21504);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+0), 18432, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+41168+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 18432, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20352), 1152, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18432), 384, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19392), 96, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+19488), 96, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+21504), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*6);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+21504))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+18816), 576, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S224_Conv2d_192x96x3x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 44700 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerSetBias_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerConv_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;
	KerConvLinReduct_SQ8_T S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last, D1Ind_NextLast, D1Ind_NextNextLast;
	int T0Ind, T0Ind_Last, T0Ind_NextLast;
	int D0Ind, D0Ind_Total=0, D0Ind_Last, D0Ind_NextLast, D0Ind_NextNextLast;
	/* User kernel arguments related variables */
	unsigned int _NN_Filter;
	unsigned int _SN_Filter, _SNN_Filter;
	unsigned int _LN_Filter, _LNN_Filter;
	unsigned int _N_In;
	unsigned int _SN_In;
	unsigned int _LN_In;
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 192, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 96, Tiled: 8]
	Ker Arg: ConvOut, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1536 [D1, [0 x 1536, 1536]][Tile0, 1:[2x1], 4]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 1536, 1536]][Tile0, 1:[2x1], 4]
		Tile0: [0, 1536, 8], Tile1: [0, 1536, 8], Tile2; [0, 1536, 8]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [D1, [0 x 768, 768]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 768, 768]]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [D1, [0 x 192, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 192, 192]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [D1, [0 x 192, 192]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 192, 192]]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Filter, Tiled Space: D0
		Min Pipe Depth: 0, Max Pipe Depth: 2
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 165888 [D1, [0 x 165888, 165888]][D0, [7 x 20736, 20736]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 165888, 165888]][D0, [7 x 20736, 20736]]
		Tile0: [0, 20736, 108], Tile1: [108, 20736, 108], Tile2; [216, 20736, 108]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 384 [D1, [0 x 384, 384]][Tile0, 1:[2x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 384, 384]][Tile0, 1:[2x1], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: In, Tiled Space: Tile0
		Min Pipe Depth: 0, Max Pipe Depth: 1
		KerArgItSpace: 8 logical tiles, 8 physical tiles
			Total Size: 576 [D0, [7 x 72, 72]][Tile0, 1:[3x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x3, 6:3x3, 3x2], 1][D0, [7 x 72, 72]]
		Tile0: [0, 72, 6], Tile1: [72, 72, 6], Tile2; [144, 72, 6]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[9x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[9x1], 1]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+43152);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Feat = (unsigned short int) (192);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+144);
	KerArg1->W = (unsigned short int) (3);
	KerArg1->UsedW = (unsigned short int) (3);
	KerArg1->InFeatures = (unsigned short int) (12);
	KerArg1->OutFeatures = (unsigned short int) (192);
	KerArg1->TotalInFeatures = (unsigned short int) (12);
	KerArg1->Out = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+43152);
	KerArg1->Pad = (v4s) ((v4s){1,1,0,1});
	KerArg2->In = (int *__restrict__) (SSD_tin_can_bottle_L1_Memory+43152);
	KerArg2->Out = (void *__restrict__) (SSD_tin_can_bottle_L1_Memory+42768);
	KerArg2->Feat = (unsigned short int) (192);
	KerArg2->W = (unsigned short int) (2);
	KerArg2->H = (unsigned short int) (1);
	KerArg2->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+912);
	KerArg2->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1104);
	KerArg2->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+44688);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+144), 768, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+912), 192, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1104), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read ScaleN */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39056+0), 20736, 864, 108, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read Filter */
	AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+108), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39056+20736), 20736, 864, 108, 0, &UchanHR1);
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39056+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1296+0), 20736, 0, &DmaR_Evt4);
	_NN_Filter=108; _SN_Filter=20736;
	AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+0), 72, 6, 6, 0, &DmaR_Evt5);
	_N_In=0;
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+44688), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1, D1Ind_NextLast = 1, D1Ind_NextNextLast = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1, T0Ind_NextLast = 1;
			/*====================== Call Kernel LOC_D0_PROLOG =========================*/
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+44688))[5]);
			AT_FORK(gap_ncore(), (void *) KerParSetBiasB32_SQ8, (void *) KerArg0);
			__CALL(KerParSetBiasB32_SQ8, KerArg0);
			for (D0Ind=0; D0Ind<8; D0Ind++, D0Ind_Total++) { /* Iteration on D0 */
				int D0Ind_Last = (D0Ind==7), D0Ind_NextLast = ((D0Ind+1)==7), D0Ind_NextNextLast = ((D0Ind+2)==7);
				/*================================= Prepare Tiles ===================================*/
				_SNN_Filter = 0;
				if (!(D0Ind_Last)) {
					if (!(D0Ind_NextLast)) {
						_NN_Filter = _NN_Filter + (108); _LNN_Filter = (108); _SNN_Filter = (192*_LNN_Filter); 
					} else if (!((1))) {
						_NN_Filter = _NN_Filter + (-756); _LNN_Filter = (108); _SNN_Filter = (192*_LNN_Filter); 
					}
				} else if (!((1))) {
					_NN_Filter = _NN_Filter + (108); _LNN_Filter = (108); _SNN_Filter = (192*_LNN_Filter); 
				}
				_SN_In = 0;
				if (!(D0Ind_Last)) {
					_N_In = _N_In + (72); _LN_In = (6); _SN_In = (12*_LN_In); 
				} else if (!(1)) {
					_N_In = _N_In + (-504); _LN_In = (6); _SN_In = (12*_LN_In); 
				}
				/*============================= End Prepare Tiles ===================================*/
				/*================================= Read Tiles ======================================*/
				AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read Filter */
				if (_SNN_Filter) {
					AT_HYPERRAM_CL_COPY2D(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+_NN_Filter), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39056+20736*((D0Ind_Total)%2)),
							_SNN_Filter, 864, _LNN_Filter, 0, &UchanHR1);
				}
				AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Filter */
				if (_SN_Filter) {
					AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+39056+20736*((D0Ind_Total+1)%2)), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1296+20736*((D0Ind_Total+1)%2)),
							_SN_Filter, 0, &DmaR_Evt4);
				}
				AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read In */
				if (_SN_In) {
					AT_L2_COPY2D(0, ((AT_L2_EXT_ADDR_TYPE) In+_N_In), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0+72*((D0Ind_Total+1)%2)),
							_SN_In, 6, _LN_In, 0, &DmaR_Evt5);
				}
				/*============================= End Read Tiles ======================================*/
				/*====================== Call Kernel LOC_D0 =========================*/
				KerArg1->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0+72*((D0Ind_Total)%2));
				KerArg1->H = (unsigned short int) (3-0*(1)-1*(1));
				KerArg1->UsedH = (unsigned short int) (3-0*(1)-1*(1));
				KerArg1->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+1296+20736*((D0Ind_Total)%2));
				AT_FORK(gap_ncore(), (void *) KerParConv3x3Stride2_SQ8, (void *) KerArg1);
				__CALL(KerParConv3x3Stride2_SQ8, KerArg1);
				/*================================= Update Arg Pipeline =============================*/
				_SN_Filter = _SNN_Filter;_LN_Filter = _LNN_Filter;
				/*============================= End Update Arg Pipeline =============================*/
			} /* End iteration on D0 */
			/*====================== Call Kernel LOC_D0_EPILOG =========================*/
			AT_FORK(gap_ncore(), (void *) KerParReduct_CC_ReLU_SQ8, (void *) KerArg2);
			__CALL(KerParReduct_CC_ReLU_SQ8, KerArg2);
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+42768), 384, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S227_Conv2d_24x192x1x1(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 5964 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[768x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[768x1], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4608 [Tile1, 1:[192x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[192x24], 1]
		Tile0: [0, 4608, 4608], Tile1: [0, 4608, 4608], Tile2; [0, 4608, 4608]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 1:[192x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x2], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[1x24], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 4]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile1, 1:[2x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2x24], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [Tile1, 1:[1x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x24], 1]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (192);
	KerArg0->H_In1 = (unsigned short int) (24);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+5568);
	KerArg0->W_In2 = (unsigned short int) (2);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+4608);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4752);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4776);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4704);
	KerArg0->W_Out = (unsigned short int) (2);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4800);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+5952);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38528+0), 4608, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38528+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 4608, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5568), 384, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4608), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4752), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4776), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+5952), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+5952))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4704), 48, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S228_Op_CONV_2D_0_90_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 96 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [D0, [0 x 48, 48]][Tile0, 1:[2x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 48, 48]][Tile0, 1:[2x24], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [D0, [0 x 48, 48]][Tile0, 1:[2x24], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 48, 48]][Tile0, 1:[2x24], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+48);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (24);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 48, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+48), 48, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S232_Conv2d_18x192x1x1_Hsigmoid(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 4768 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[768x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[768x1], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3456 [Tile1, 1:[192x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[192x18], 1]
		Tile0: [0, 3456, 3456], Tile1: [0, 3456, 3456], Tile2; [0, 3456, 3456]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 1:[192x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x2], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [Tile1, 1:[1x18], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 4]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 36 [Tile1, 1:[2x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2x18], 1]
		Tile0: [0, 36, 36], Tile1: [0, 36, 36], Tile2; [0, 36, 36]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile1, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [Tile1, 1:[1x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x18], 1]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (192);
	KerArg0->H_In1 = (unsigned short int) (18);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+4372);
	KerArg0->W_In2 = (unsigned short int) (2);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+3456);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3564);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3584);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3528);
	KerArg0->W_Out = (unsigned short int) (2);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+3604);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+4756);
	KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3528);
	KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+3528);
	KerArg1->Feat = (unsigned short int) (1);
	KerArg1->W = (unsigned short int) (2);
	KerArg1->H = (unsigned short int) (18);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+4756);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38516+0), 3456, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38516+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 3456, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4372), 384, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3456), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3564), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3584), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+4756), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+4756))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+3528), 36, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S233_Op_CONV_2D_0_93_trans_out0(
		signed char * __restrict__ In,
		signed char * __restrict__ Out)

{
	/* Shared L1: 72 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaW_Evt1;
	KerMatTranspose_fps_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 1, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 36 [D0, [0 x 36, 36]][Tile0, 1:[2x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 36, 36]][Tile0, 1:[2x18], 1]
		Tile0: [0, 36, 36], Tile1: [0, 36, 36], Tile2; [0, 36, 36]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 36 [D0, [0 x 36, 36]][Tile0, 1:[2x18], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 36, 36]][Tile0, 1:[2x18], 1]
		Tile0: [0, 36, 36], Tile1: [0, 36, 36], Tile2; [0, 36, 36]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+36);
	KerArg0->Feat = (unsigned short int) (1);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (18);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 36, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) CNN_ParTranspose_fps, (void *) KerArg0);
			__CALL(CNN_ParTranspose_fps, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+36), 36, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S237_Conv2d_48x192x1x1_Relu6(
		signed char * __restrict__ In2,
		signed char * __restrict__ In1,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 10764 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerMatMul_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int T1Ind, T1Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[Tile1 Dim: 1][Tile0 Dim: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 768 [Tile0, 1:[768x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[768x1], 1]
		Tile0: [0, 768, 768], Tile1: [0, 768, 768], Tile2; [0, 768, 768]
	Ker Arg: In1, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9216 [Tile1, 1:[192x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[192x48], 1]
		Tile0: [0, 9216, 9216], Tile1: [0, 9216, 9216], Tile2; [0, 9216, 9216]
	Ker Arg: In2, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 384 [Tile0, 1:[192x2], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[192x2], 1]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 192 [Tile1, 1:[1x48], 4]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x48], 4]
		Tile0: [0, 192, 192], Tile1: [0, 192, 192], Tile2; [0, 192, 192]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile1, 1:[2x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[2x48], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile1, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 48 [Tile1, 1:[1x48], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile1, 1:[1x48], 1]
		Tile0: [0, 48, 48], Tile1: [0, 48, 48], Tile2; [0, 48, 48]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In1 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->W_In1 = (unsigned short int) (192);
	KerArg0->H_In1 = (unsigned short int) (48);
	KerArg0->In2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+10368);
	KerArg0->W_In2 = (unsigned short int) (2);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+9216);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9504);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9552);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9408);
	KerArg0->W_Out = (unsigned short int) (2);
	KerArg0->BufferColIn2 = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+9600);
	KerArg0->ColFirst = (unsigned char) (0);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+10752);
	/*================================= Read Tiles Prolog ===============================*/
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) In1+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38576+0), 9216, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read In1 */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38576+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 9216, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In1 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In2+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+10368), 384, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read In2 */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9216), 192, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9504), 48, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9552), 48, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+10752), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on Tile1 */
		int T1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg0->OutFirstCol = (unsigned short int) ((0)*2);
			KerArg0->NormBias = (unsigned char) (((char *)(SSD_tin_can_bottle_L1_Memory+10752))[5]);
			AT_FORK(gap_ncore(), (void *) KerParMatMulB32_2x4_ReLU_SQ8, (void *) KerArg0);
			__CALL(KerParMatMulB32_2x4_ReLU_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on Tile1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+9408), 96, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S240_Conv2d_96x48x1x3_Relu6(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 14748 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	Ker_MM_Conv_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D1Ind, D1Ind_Last;
	int T0Ind, T0Ind_Last;
	int D0Ind, D0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D1 Dim: Init: 96, Tiled: 1][Tile0 Dim: 1][D0 Dim: Init: 48, Tiled: 1]
	Ker Arg: KerBuff, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 144 [Tile0, 1:[144x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[144x1], 1]
		Tile0: [0, 144, 144], Tile1: [0, 144, 144], Tile2; [0, 144, 144]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [0 x 96, 96]][Tile0, 1:[2x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[2x1], 1][D0, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 384 [D1, [0 x 384, 384]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 384, 384]]
		Tile0: [0, 384, 384], Tile1: [0, 384, 384], Tile2; [0, 384, 384]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 13824 [D1, [0 x 13824, 13824]][D0, [0 x 144, 144]]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 13824, 13824]][D0, [0 x 144, 144]]
		Tile0: [0, 13824, 13824], Tile1: [0, 13824, 13824], Tile2; [0, 13824, 13824]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D1, [0 x 96, 96]][Tile0, 1:[1x1], 1]
		KerArgItSpace (User Kernel Iter Order):
			[D1, [0 x 96, 96]][Tile0, 1:[1x1], 1]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+144);
	KerArg0->W = (unsigned short int) (2);
	KerArg0->H = (unsigned short int) (1);
	KerArg0->Fx = (unsigned char) (3);
	KerArg0->Sx = (unsigned char) (2);
	KerArg0->Sy = (unsigned char) (2);
	KerArg0->FirstTile = (unsigned char) ((1));
	KerArg0->Pad = (v4s) ((v4s){0,1,0,0});
	KerArg0->Filter = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+816);
	KerArg0->Bias = (int * __restrict__) (SSD_tin_can_bottle_L1_Memory+240);
	KerArg0->Out = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14640);
	KerArg0->InFeat = (unsigned short int) (48);
	KerArg0->OutFeat = (unsigned short int) (96);
	KerArg0->Wo = (unsigned short int) (1);
	KerArg0->Ho = (unsigned short int) (1);
	KerArg0->Scale = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+624);
	KerArg0->ScaleN = (unsigned char * __restrict__) (SSD_tin_can_bottle_L1_Memory+720);
	KerArg0->ColBuff = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Infos = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+14736);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+144), 96, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+240), 384, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+624), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+720), 96, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read ScaleN */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38576+0), 13824, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38576+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+816), 13824, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14736), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D1 */
		int D1Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			{ /* Single iteration on D0 */
				int D0Ind_Last = 1;
				/*====================== Call Kernel LOC_D0 =========================*/
				AT_FORK(gap_ncore(), (void *) KerPar_MM_Conv1D_ReLU_SQ8, (void *) KerArg0);
				__CALL(KerPar_MM_Conv1D_ReLU_SQ8, KerArg0);
			} /* End iteration on D0 */
		} /* End iteration on Tile0 */
	} /* End iteration on D1 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+14640), 96, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S243_Conv2d_24x96x1x1(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 2580 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 24, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x1], 96]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 96]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2304 [D0, [0 x 2304, 2304]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2304, 2304]]
		Tile0: [0, 2304, 2304], Tile1: [0, 2304, 2304], Tile2; [0, 2304, 2304]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [D0, [0 x 96, 96]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 96, 96]]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 24 [D0, [0 x 24, 24]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 24, 24]]
		Tile0: [0, 24, 24], Tile1: [0, 24, 24], Tile2; [0, 24, 24]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+96);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+2400);
	KerArg0->Out = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+2496);
	KerArg0->InDim = (unsigned short int) (96);
	KerArg0->TotalInDim = (unsigned short int) (96);
	KerArg0->OutDim = (unsigned short int) (24);
	KerArg0->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2520);
	KerArg0->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2544);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+2568);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 96, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+44408+0), 2304, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+44408+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96), 2304, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2400), 96, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2520), 24, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2544), 24, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2568), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+2496), 24, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S249_Conv2d_18x96x1x1_Hsigmoid(
		signed char * __restrict__ In,
		signed char * __restrict__ Filter,
		int * __restrict__ Bias,
		signed char * __restrict__ Out,
		unsigned char * __restrict__ Scale,
		unsigned char * __restrict__ ScaleN,
		signed char * __restrict__ Infos)

{
	/* Shared L1: 1968 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaR_Evt6;
	AT_L2_EVENT DmaW_Evt1;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	KerLinear_SQ8_T S_KerArg0, *KerArg0 = &S_KerArg0;
	KerActivation_SQ8_T S_KerArg1, *KerArg1 = &S_KerArg1;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: Init: 18, Tiled: 1][Tile0 Dim: 1]
	Ker Arg: In, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 96 [Tile0, 1:[1x1], 96]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 96]
		Tile0: [0, 96, 96], Tile1: [0, 96, 96], Tile2; [0, 96, 96]
	Ker Arg: Filter, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 1728 [D0, [0 x 1728, 1728]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 1728, 1728]]
		Tile0: [0, 1728, 1728], Tile1: [0, 1728, 1728], Tile2; [0, 1728, 1728]
	Ker Arg: Bias, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 72 [D0, [0 x 72, 72]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 72, 72]]
		Tile0: [0, 72, 72], Tile1: [0, 72, 72], Tile2; [0, 72, 72]
	Ker Arg: Out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [D0, [0 x 18, 18]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 18, 18]]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Scale, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [D0, [0 x 18, 18]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 18, 18]]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: ScaleN, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 18 [D0, [0 x 18, 18]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 18, 18]]
		Tile0: [0, 18, 18], Tile1: [0, 18, 18], Tile2; [0, 18, 18]
	Ker Arg: Infos, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 9 [Tile0, 1:[1x1], 9]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[1x1], 9]
		Tile0: [0, 9, 9], Tile1: [0, 9, 9], Tile2; [0, 9, 9]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->In = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg0->Weights = (signed char * __restrict__) (SSD_tin_can_bottle_L1_Memory+96);
	KerArg0->Bias = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+1824);
	KerArg0->Out = (void * __restrict__) (SSD_tin_can_bottle_L1_Memory+1896);
	KerArg0->InDim = (unsigned short int) (96);
	KerArg0->TotalInDim = (unsigned short int) (96);
	KerArg0->OutDim = (unsigned short int) (18);
	KerArg0->Scale = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1916);
	KerArg0->ScaleN = (unsigned char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1936);
	KerArg0->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1956);
	KerArg1->In = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1896);
	KerArg1->Out = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1896);
	KerArg1->Feat = (unsigned short int) (18);
	KerArg1->W = (unsigned short int) (1);
	KerArg1->H = (unsigned short int) (1);
	KerArg1->Infos = (signed char *__restrict__) (SSD_tin_can_bottle_L1_Memory+1956);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) In+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 96, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read In */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) Filter+0), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38192+0), 1728, 0, &UchanHR1);
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1); /* Wait previous uDMA read Filter */
	AT_L2_COPY(0, ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory+38192+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+96), 1728, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read Filter */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Bias+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1824), 72, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read Bias */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Scale+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1916), 18, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read Scale */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) ScaleN+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1936), 18, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read ScaleN */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Infos+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1956), 9, 0, &DmaR_Evt6);
	AT_L2_WAIT(0, &DmaR_Evt6); /* Wait previous DMA read Infos */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			AT_FORK(gap_ncore(), (void *) KerParLinearLayerFullFeatB32_SQ8, (void *) KerArg0);
			__CALL(KerParLinearLayerFullFeatB32_SQ8, KerArg0);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		AT_FORK(gap_ncore(), (void *) Ker_HSigmoid_SQ8, (void *) KerArg1);
		__CALL(Ker_HSigmoid_SQ8, KerArg1);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) Out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+1896), 18, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write Out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
void S253_Op_CUSTOM_0_110(
		int8_t * __restrict__ boxes_in,
		int8_t * __restrict__ classes_in,
		int8_t * __restrict__ anchors_in,
		int16_t * bbox_out,
		int8_t * class_out,
		int8_t * scores_out,
		uint8_t *  in_scales,
		uint8_t *  in_norms)

{
	/* Shared L1: 20820 bytes, L2 buffer: 0 bytes */
	/* Local variables used by this kernel */
	AT_L2_EVENT DmaR_Evt1;
	AT_L2_EVENT DmaR_Evt2;
	AT_L2_EVENT DmaR_Evt3;
	AT_L2_EVENT DmaR_Evt4;
	AT_L2_EVENT DmaR_Evt5;
	AT_L2_EVENT DmaW_Evt1;
	AT_L2_EVENT DmaW_Evt2;
	AT_L2_EVENT DmaW_Evt3;
	Ker_SSD_Init_ArgT S_KerArg0, *KerArg0 = &S_KerArg0;
	Ker_SSD_Decoder_ArgT S_KerArg1, *KerArg1 = &S_KerArg1;
	Ker_SSD_NMS_ArgT S_KerArg2, *KerArg2 = &S_KerArg2;

	/* Iteration space related variables */
	int D0Ind, D0Ind_Last;
	int T0Ind, T0Ind_Last;
	/* User kernel arguments related variables */
	/*============================= Ker Arg Iter Spaces =========================================
	User Kernel Iteration Space:
		[D0 Dim: 1][Tile0 Dim: 1]
	Ker Arg: boxes_in, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6216 [Tile0, 1:[4x1554], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1554], 1]
		Tile0: [0, 6216, 6216], Tile1: [0, 6216, 6216], Tile2; [0, 6216, 6216]
	Ker Arg: classes_in, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 4662 [Tile0, 1:[3x1554], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[3x1554], 1]
		Tile0: [0, 4662, 4662], Tile1: [0, 4662, 4662], Tile2; [0, 4662, 4662]
	Ker Arg: anchors_in, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 6216 [Tile0, 1:[4x1554], 1]
		KerArgItSpace (User Kernel Iter Order):
			[Tile0, 1:[4x1554], 1]
		Tile0: [0, 6216, 6216], Tile1: [0, 6216, 6216], Tile2; [0, 6216, 6216]
	Ker Arg: bbox_buf, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 3600 [D0, [0 x 3600, 3600]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 3600, 3600]]
		Tile0: [0, 3600, 3600], Tile1: [0, 3600, 3600], Tile2; [0, 3600, 3600]
	Ker Arg: bbox_out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 80 [D0, [0 x 80, 80]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 80, 80]]
		Tile0: [0, 80, 80], Tile1: [0, 80, 80], Tile2; [0, 80, 80]
	Ker Arg: scores_out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10 [D0, [0 x 10, 10]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10, 10]]
		Tile0: [0, 10, 10], Tile1: [0, 10, 10], Tile2; [0, 10, 10]
	Ker Arg: class_out, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 10 [D0, [0 x 10, 10]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 10, 10]]
		Tile0: [0, 10, 10], Tile1: [0, 10, 10], Tile2; [0, 10, 10]
	Ker Arg: bbox_idx, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 2 [D0, [0 x 2, 2]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 2, 2]]
		Tile0: [0, 2, 2], Tile1: [0, 2, 2], Tile2; [0, 2, 2]
	Ker Arg: in_scales, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [D0, [0 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 8, 8]]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	Ker Arg: in_norms, Tiled Space: Buffer
		Min Pipe Depth: 0, Max Pipe Depth: 0
		KerArgItSpace: 1 logical tiles, 1 physical tiles
			Total Size: 8 [D0, [0 x 8, 8]]
		KerArgItSpace (User Kernel Iter Order):
			[D0, [0 x 8, 8]]
		Tile0: [0, 8, 8], Tile1: [0, 8, 8], Tile2; [0, 8, 8]
	======================== End Ker Arg Iter Spaces =========================================*/
	/*=========================== Call Kernel, Invariant assignment =====================*/
	KerArg0->n_max_bb = (int16_t ) (300);
	KerArg1->boxes_in = (int8_t * __restrict__) (SSD_tin_can_bottle_L1_Memory+0);
	KerArg1->classes_in = (int8_t * __restrict__) (SSD_tin_can_bottle_L1_Memory+6216);
	KerArg1->anchors_in = (int8_t * __restrict__) (SSD_tin_can_bottle_L1_Memory+10880);
	KerArg1->Box_W = (int16_t ) (4);
	KerArg1->Class_W = (int16_t ) (3);
	KerArg1->H = (int16_t ) (1554);
	KerArg1->ScoreThr = (int) (0);
	KerArg1->n_max_bb = (int16_t ) (300);
	KerArg2->n_out_box = (int16_t) (10);
	KerArg2->NMSThr = (int) (63);
	KerArg2->n_max_bb = (int16_t ) (300);
	/*================================= Read Tiles Prolog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) boxes_in+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+0), 6216, 0, &DmaR_Evt1);
	AT_L2_WAIT(0, &DmaR_Evt1); /* Wait previous DMA read boxes_in */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) classes_in+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+6216), 4662, 0, &DmaR_Evt2);
	AT_L2_WAIT(0, &DmaR_Evt2); /* Wait previous DMA read classes_in */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) anchors_in+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+10880), 6216, 0, &DmaR_Evt3);
	AT_L2_WAIT(0, &DmaR_Evt3); /* Wait previous DMA read anchors_in */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) in_scales+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20804), 8, 0, &DmaR_Evt4);
	AT_L2_WAIT(0, &DmaR_Evt4); /* Wait previous DMA read in_scales */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) in_norms+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20812), 8, 0, &DmaR_Evt5);
	AT_L2_WAIT(0, &DmaR_Evt5); /* Wait previous DMA read in_norms */
	/*============================= End Read Tiles Prolog ===============================*/
	{ /* Single iteration on D0 */
		int D0Ind_Last = 1;
		/*====================== Call Kernel LOC_LOOP_PROLOG =========================*/
		KerArg0->bbox_idx = (int16_t *) (SSD_tin_can_bottle_L1_Memory+20800);
		KerArg0->bbox_buf = (bbox_t *) (SSD_tin_can_bottle_L1_Memory+17096);
		Ker_SSD_Init(KerArg0);
		{ /* Single iteration on Tile0 */
			int T0Ind_Last = 1;
			/*====================== Call Kernel LOC_LOOP =========================*/
			KerArg1->bbox_buf = (bbox_t *) (SSD_tin_can_bottle_L1_Memory+17096);
			KerArg1->in_scales = (uint8_t *) (SSD_tin_can_bottle_L1_Memory+20804);
			KerArg1->in_norms = (uint8_t *) (SSD_tin_can_bottle_L1_Memory+20812);
			KerArg1->bbox_idx = (int16_t *) (SSD_tin_can_bottle_L1_Memory+20800);
			AT_FORK(gap_ncore(), (void *) Ker_SSD_Decoder, (void *) KerArg1);
			__CALL(Ker_SSD_Decoder, KerArg1);
		} /* End iteration on Tile0 */
		/*====================== Call Kernel LOC_LOOP_EPILOG =========================*/
		KerArg2->bbox_buf = (bbox_t *) (SSD_tin_can_bottle_L1_Memory+17096);
		KerArg2->bbox_out = (int16_t *) (SSD_tin_can_bottle_L1_Memory+20696);
		KerArg2->scores_out = (int8_t *) (SSD_tin_can_bottle_L1_Memory+20776);
		KerArg2->class_out = (int8_t *) (SSD_tin_can_bottle_L1_Memory+20788);
		KerArg2->bbox_idx = (int16_t *) (SSD_tin_can_bottle_L1_Memory+20800);
		Ker_SSD_NMS(KerArg2);
	} /* End iteration on D0 */
	/*================================ Write Tiles Epilog ===============================*/
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) bbox_out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20696), 80, 1, &DmaW_Evt1);
	AT_L2_WAIT(0, &DmaW_Evt1); /* Wait DMA write bbox_out */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) scores_out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20776), 10, 1, &DmaW_Evt2);
	AT_L2_WAIT(0, &DmaW_Evt2); /* Wait DMA write scores_out */
	AT_L2_COPY(0, ((AT_L2_EXT_ADDR_TYPE) class_out+0), ((AT_L2_INT_ADDR_TYPE) SSD_tin_can_bottle_L1_Memory+20788), 10, 1, &DmaW_Evt3);
	AT_L2_WAIT(0, &DmaW_Evt3); /* Wait DMA write class_out */
	/*============================ End Write Tiles Epilog ===============================*/
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
int SSD_tin_can_bottleCNN_Construct()

{
	AT_HYPERFLASH_FS_FC_EVENT UchanHF1;
	AT_HYPERRAM_FC_EVENT UchanHR2;
	AT_HYPERFLASH_FS_CONF_T HyperFlashConf;
	int Error;
	AT_HYPERFLASH_FS_CONF_INIT(&HyperFlashConf, AT_MEM_L3_HFLASH, 0);
	AT_HYPERFLASH_FS_OPEN(&HyperFlash, &HyperFlashConf, "SSD_tin_can_bottle_L3_Flash_Const.dat", &Error);
	if (Error) return 1;
	SSD_tin_can_bottle_L3_Memory = (AT_HYPERRAM_POINTER) AT_HYPERRAM_ALLOC(&HyperRam, 5292516);
	if (SSD_tin_can_bottle_L3_Memory == 0) return 2;
	SSD_tin_can_bottle_L2_Memory = (AT_L2_POINTER) AT_L2_ALLOC(0, 230000);
	if (SSD_tin_can_bottle_L2_Memory == 0) return 3;
	SSD_tin_can_bottle_L1_Memory = (AT_L1_POINTER) AT_L1_ALLOC(0, 52716);
	if (SSD_tin_can_bottle_L1_Memory == 0) return 4;
	/* Moving Featureextractormobilenetv2exp_6868d4c8, size 1536 from HyperFlash at 2623224 to (size 1536) HyperRam at 2623224..2624759 */
	{
		int Size = 1536, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2623224+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2623224+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_a924d691, size 864 from HyperFlash at 2644872 to (size 864) HyperRam at 2644872..2645735 */
	{
		int Size = 864, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2644872+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2644872+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_d016b58d, size 2304 from HyperFlash at 2606520 to (size 2304) HyperRam at 2606520..2608823 */
	{
		int Size = 2304, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2606520+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2606520+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_922ecd94, size 3456 from HyperFlash at 2540856 to (size 3456) HyperRam at 2540856..2544311 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2540856+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2540856+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_e4a41008, size 1296 from HyperFlash at 2626296 to (size 1296) HyperRam at 2626296..2627591 */
	{
		int Size = 1296, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2626296+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2626296+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_db0a9ada, size 3456 from HyperFlash at 2544312 to (size 3456) HyperRam at 2544312..2547767 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2544312+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2544312+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_a61a4ff1, size 3456 from HyperFlash at 2547768 to (size 3456) HyperRam at 2547768..2551223 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2547768+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2547768+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_4c175508, size 1296 from HyperFlash at 2627592 to (size 1296) HyperRam at 2627592..2628887 */
	{
		int Size = 1296, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2627592+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2627592+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_8ad79f5c, size 3456 from HyperFlash at 2551224 to (size 3456) HyperRam at 2551224..2554679 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2551224+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2551224+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_225de092, size 3456 from HyperFlash at 2554680 to (size 3456) HyperRam at 2554680..2558135 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2554680+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2554680+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_24e95c58, size 1296 from HyperFlash at 2628888 to (size 1296) HyperRam at 2628888..2630183 */
	{
		int Size = 1296, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2628888+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2628888+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_48b245c5, size 3456 from HyperFlash at 2558136 to (size 3456) HyperRam at 2558136..2561591 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2558136+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2558136+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S47_Infos, size 9 from HyperFlash at 2689196 to (size 9) HyperRam at 2680460..2680468 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689196+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680460+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_43ab4e7d, size 3456 from HyperFlash at 2561592 to (size 3456) HyperRam at 2561592..2565047 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2561592+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2561592+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_4a22f47b, size 576 from HyperFlash at 2660784 to (size 576) HyperRam at 2656680..2657255 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2660784+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2656680+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S50_Mul_scale, size 144 from HyperFlash at 2682792 to (size 144) HyperRam at 2675592..2675735 */
	{
		int Size = 144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2682792+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675592+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S50_Mul_shift, size 144 from HyperFlash at 2682936 to (size 144) HyperRam at 2675736..2675879 */
	{
		int Size = 144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2682936+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675736+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S50_Infos, size 9 from HyperFlash at 2689208 to (size 9) HyperRam at 2680472..2680480 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689208+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680472+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_d1754f09, size 1296 from HyperFlash at 2630184 to (size 1296) HyperRam at 2630184..2631479 */
	{
		int Size = 1296, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2630184+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2630184+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_d4437b58, size 576 from HyperFlash at 2661360 to (size 576) HyperRam at 2657256..2657831 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2661360+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2657256+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Mul_scale, size 144 from HyperFlash at 2683080 to (size 144) HyperRam at 2675880..2676023 */
	{
		int Size = 144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2683080+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675880+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Mul_shift, size 144 from HyperFlash at 2683224 to (size 144) HyperRam at 2676024..2676167 */
	{
		int Size = 144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2683224+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676024+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S53_Infos, size 9 from HyperFlash at 2689220 to (size 9) HyperRam at 2680484..2680492 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689220+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680484+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_070c419d, size 3456 from HyperFlash at 2565048 to (size 3456) HyperRam at 2565048..2568503 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2565048+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2565048+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S56_Mul_scale, size 24 from HyperFlash at 2688484 to (size 24) HyperRam at 2679972..2679995 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688484+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679972+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S56_Mul_shift, size 24 from HyperFlash at 2688508 to (size 24) HyperRam at 2679996..2680019 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688508+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679996+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S56_Infos, size 9 from HyperFlash at 2689232 to (size 9) HyperRam at 2680496..2680504 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689232+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680496+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S57_Infos, size 9 from HyperFlash at 2689244 to (size 9) HyperRam at 2680508..2680516 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689244+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680508+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_3693aa42, size 3456 from HyperFlash at 2568504 to (size 3456) HyperRam at 2568504..2571959 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2568504+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2568504+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_72b50c0a, size 576 from HyperFlash at 2661936 to (size 576) HyperRam at 2657832..2658407 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2661936+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2657832+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S60_Mul_scale, size 144 from HyperFlash at 2683368 to (size 144) HyperRam at 2676168..2676311 */
	{
		int Size = 144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2683368+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676168+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S60_Mul_shift, size 144 from HyperFlash at 2683512 to (size 144) HyperRam at 2676312..2676455 */
	{
		int Size = 144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2683512+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676312+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S60_Infos, size 9 from HyperFlash at 2689256 to (size 9) HyperRam at 2680520..2680528 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689256+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680520+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_fb92201b, size 1296 from HyperFlash at 2631480 to (size 1296) HyperRam at 2631480..2632775 */
	{
		int Size = 1296, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2631480+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2631480+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_1d0acefd, size 576 from HyperFlash at 2662512 to (size 576) HyperRam at 2658408..2658983 */
	{
		int Size = 576, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2662512+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2658408+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Mul_scale, size 144 from HyperFlash at 2683656 to (size 144) HyperRam at 2676456..2676599 */
	{
		int Size = 144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2683656+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676456+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Mul_shift, size 144 from HyperFlash at 2683800 to (size 144) HyperRam at 2676600..2676743 */
	{
		int Size = 144, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2683800+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676600+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S63_Infos, size 9 from HyperFlash at 2689268 to (size 9) HyperRam at 2680532..2680540 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689268+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680532+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_e9f95d46, size 6912 from HyperFlash at 2467584 to (size 6912) HyperRam at 2467584..2474495 */
	{
		int Size = 6912, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2467584+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2467584+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_ffca8de0, size 192 from HyperFlash at 2678952 to (size 192) HyperRam at 2673480..2673671 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2678952+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673480+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S66_Mul_scale, size 48 from HyperFlash at 2687632 to (size 48) HyperRam at 2679408..2679455 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687632+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679408+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S66_Mul_shift, size 48 from HyperFlash at 2687680 to (size 48) HyperRam at 2679456..2679503 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687680+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679456+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S66_Infos, size 9 from HyperFlash at 2689280 to (size 9) HyperRam at 2680544..2680552 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689280+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680544+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_89048f6a, size 13824 from HyperFlash at 2338560 to (size 13824) HyperRam at 2338560..2352383 */
	{
		int Size = 13824, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2338560+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2338560+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_0ed4f8ee, size 1152 from HyperFlash at 2632776 to (size 1152) HyperRam at 2632776..2633927 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2632776+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2632776+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S69_Mul_scale, size 288 from HyperFlash at 2672784 to (size 288) HyperRam at 2667528..2667815 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2672784+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2667528+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S69_Mul_shift, size 288 from HyperFlash at 2673072 to (size 288) HyperRam at 2667816..2668103 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2673072+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2667816+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S69_Infos, size 9 from HyperFlash at 2689292 to (size 9) HyperRam at 2680556..2680564 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689292+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680556+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_68d6fe31, size 2592 from HyperFlash at 2596152 to (size 2592) HyperRam at 2596152..2598743 */
	{
		int Size = 2592, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2596152+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2596152+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_020fdb92, size 1152 from HyperFlash at 2633928 to (size 1152) HyperRam at 2633928..2635079 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2633928+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2633928+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S72_Mul_scale, size 288 from HyperFlash at 2673360 to (size 288) HyperRam at 2668104..2668391 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2673360+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2668104+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S72_Mul_shift, size 288 from HyperFlash at 2673648 to (size 288) HyperRam at 2668392..2668679 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2673648+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2668392+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S72_Infos, size 9 from HyperFlash at 2689304 to (size 9) HyperRam at 2680568..2680576 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689304+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680568+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_8022d855, size 13824 from HyperFlash at 2352384 to (size 13824) HyperRam at 2352384..2366207 */
	{
		int Size = 13824, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2352384+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2352384+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_49da5bf5, size 192 from HyperFlash at 2679144 to (size 192) HyperRam at 2673672..2673863 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2679144+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673672+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S75_Mul_scale, size 48 from HyperFlash at 2687728 to (size 48) HyperRam at 2679504..2679551 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687728+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679504+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S75_Mul_shift, size 48 from HyperFlash at 2687776 to (size 48) HyperRam at 2679552..2679599 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687776+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679552+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S75_Infos, size 9 from HyperFlash at 2689316 to (size 9) HyperRam at 2680580..2680588 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689316+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680580+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S76_Infos, size 9 from HyperFlash at 2689328 to (size 9) HyperRam at 2680592..2680600 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689328+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680592+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_d7a27a34, size 13824 from HyperFlash at 2366208 to (size 13824) HyperRam at 2366208..2380031 */
	{
		int Size = 13824, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2366208+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2366208+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_6b47e064, size 1152 from HyperFlash at 2635080 to (size 1152) HyperRam at 2635080..2636231 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2635080+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2635080+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S79_Mul_scale, size 288 from HyperFlash at 2673936 to (size 288) HyperRam at 2668680..2668967 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2673936+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2668680+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S79_Mul_shift, size 288 from HyperFlash at 2674224 to (size 288) HyperRam at 2668968..2669255 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2674224+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2668968+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S79_Infos, size 9 from HyperFlash at 2689340 to (size 9) HyperRam at 2680604..2680612 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689340+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680604+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_98c48eca, size 2592 from HyperFlash at 2598744 to (size 2592) HyperRam at 2598744..2601335 */
	{
		int Size = 2592, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2598744+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2598744+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_badef1d6, size 1152 from HyperFlash at 2636232 to (size 1152) HyperRam at 2636232..2637383 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2636232+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2636232+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S82_Mul_scale, size 288 from HyperFlash at 2674512 to (size 288) HyperRam at 2669256..2669543 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2674512+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2669256+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S82_Mul_shift, size 288 from HyperFlash at 2674800 to (size 288) HyperRam at 2669544..2669831 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2674800+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2669544+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S82_Infos, size 9 from HyperFlash at 2689352 to (size 9) HyperRam at 2680616..2680624 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689352+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680616+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_10a44943, size 13824 from HyperFlash at 2380032 to (size 13824) HyperRam at 2380032..2393855 */
	{
		int Size = 13824, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2380032+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2380032+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_e40ee3d2, size 192 from HyperFlash at 2679336 to (size 192) HyperRam at 2673864..2674055 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2679336+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673864+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S85_Mul_scale, size 48 from HyperFlash at 2687824 to (size 48) HyperRam at 2679600..2679647 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687824+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679600+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S85_Mul_shift, size 48 from HyperFlash at 2687872 to (size 48) HyperRam at 2679648..2679695 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687872+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679648+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S85_Infos, size 9 from HyperFlash at 2689364 to (size 9) HyperRam at 2680628..2680636 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689364+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680628+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S86_Infos, size 9 from HyperFlash at 2689376 to (size 9) HyperRam at 2680640..2680648 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689376+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680640+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_dd90b460, size 13824 from HyperFlash at 2393856 to (size 13824) HyperRam at 2393856..2407679 */
	{
		int Size = 13824, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2393856+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2393856+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_31bd8e31, size 1152 from HyperFlash at 2637384 to (size 1152) HyperRam at 2637384..2638535 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2637384+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2637384+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Mul_scale, size 288 from HyperFlash at 2675088 to (size 288) HyperRam at 2669832..2670119 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2675088+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2669832+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Mul_shift, size 288 from HyperFlash at 2675376 to (size 288) HyperRam at 2670120..2670407 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2675376+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2670120+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S89_Infos, size 9 from HyperFlash at 2689388 to (size 9) HyperRam at 2680652..2680660 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689388+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680652+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_98660d0b, size 2592 from HyperFlash at 2601336 to (size 2592) HyperRam at 2601336..2603927 */
	{
		int Size = 2592, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2601336+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2601336+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_81193444, size 1152 from HyperFlash at 2638536 to (size 1152) HyperRam at 2638536..2639687 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2638536+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2638536+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S92_Mul_scale, size 288 from HyperFlash at 2675664 to (size 288) HyperRam at 2670408..2670695 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2675664+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2670408+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S92_Mul_shift, size 288 from HyperFlash at 2675952 to (size 288) HyperRam at 2670696..2670983 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2675952+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2670696+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S92_Infos, size 9 from HyperFlash at 2689400 to (size 9) HyperRam at 2680664..2680672 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689400+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680664+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_13c8766a, size 13824 from HyperFlash at 2407680 to (size 13824) HyperRam at 2407680..2421503 */
	{
		int Size = 13824, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2407680+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2407680+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_e6001a3d, size 192 from HyperFlash at 2679528 to (size 192) HyperRam at 2674056..2674247 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2679528+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674056+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S95_Mul_scale, size 48 from HyperFlash at 2687920 to (size 48) HyperRam at 2679696..2679743 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687920+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679696+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S95_Mul_shift, size 48 from HyperFlash at 2687968 to (size 48) HyperRam at 2679744..2679791 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687968+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679744+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S95_Infos, size 9 from HyperFlash at 2689412 to (size 9) HyperRam at 2680676..2680684 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689412+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680676+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S96_Infos, size 9 from HyperFlash at 2689424 to (size 9) HyperRam at 2680688..2680696 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689424+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680688+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_bc1e6bd0, size 13824 from HyperFlash at 2421504 to (size 13824) HyperRam at 2421504..2435327 */
	{
		int Size = 13824, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2421504+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2421504+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_234f34d0, size 1152 from HyperFlash at 2639688 to (size 1152) HyperRam at 2639688..2640839 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2639688+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2639688+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S99_Mul_scale, size 288 from HyperFlash at 2676240 to (size 288) HyperRam at 2670984..2671271 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2676240+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2670984+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S99_Mul_shift, size 288 from HyperFlash at 2676528 to (size 288) HyperRam at 2671272..2671559 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2676528+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2671272+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S99_Infos, size 9 from HyperFlash at 2689436 to (size 9) HyperRam at 2680700..2680708 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689436+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680700+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_2a46f942, size 2592 from HyperFlash at 2603928 to (size 2592) HyperRam at 2603928..2606519 */
	{
		int Size = 2592, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2603928+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2603928+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_0786b546, size 1152 from HyperFlash at 2640840 to (size 1152) HyperRam at 2640840..2641991 */
	{
		int Size = 1152, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2640840+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2640840+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S102_Mul_scale, size 288 from HyperFlash at 2676816 to (size 288) HyperRam at 2671560..2671847 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2676816+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2671560+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S102_Mul_shift, size 288 from HyperFlash at 2677104 to (size 288) HyperRam at 2671848..2672135 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2677104+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2671848+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S102_Infos, size 9 from HyperFlash at 2689448 to (size 9) HyperRam at 2680712..2680720 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689448+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680712+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_eeb8ab91, size 20736 from HyperFlash at 2282112 to (size 20736) HyperRam at 2282112..2302847 */
	{
		int Size = 20736, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2282112+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2282112+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_4fdaedaf, size 288 from HyperFlash at 2677392 to (size 288) HyperRam at 2672136..2672423 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2677392+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2672136+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S105_Mul_scale, size 72 from HyperFlash at 2686776 to (size 72) HyperRam at 2678616..2678687 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686776+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678616+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S105_Mul_shift, size 72 from HyperFlash at 2686848 to (size 72) HyperRam at 2678688..2678759 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686848+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678688+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S105_Infos, size 9 from HyperFlash at 2689460 to (size 9) HyperRam at 2680724..2680732 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689460+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680724+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_ce4b614b, size 31104 from HyperFlash at 2103552 to (size 31104) HyperRam at 2103552..2134655 */
	{
		int Size = 31104, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2103552+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2103552+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_4e7bedd6, size 1728 from HyperFlash at 2611128 to (size 1728) HyperRam at 2611128..2612855 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2611128+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2611128+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S108_Mul_scale, size 432 from HyperFlash at 2664528 to (size 432) HyperRam at 2660424..2660855 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2664528+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2660424+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S108_Mul_shift, size 432 from HyperFlash at 2664960 to (size 432) HyperRam at 2660856..2661287 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2664960+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2660856+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S108_Infos, size 9 from HyperFlash at 2689472 to (size 9) HyperRam at 2680736..2680744 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689472+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680736+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_91e62c4b, size 3888 from HyperFlash at 2521464 to (size 3888) HyperRam at 2521464..2525351 */
	{
		int Size = 3888, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2521464+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2521464+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_10c1fd87, size 1728 from HyperFlash at 2612856 to (size 1728) HyperRam at 2612856..2614583 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2612856+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2612856+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S111_Mul_scale, size 432 from HyperFlash at 2665392 to (size 432) HyperRam at 2661288..2661719 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2665392+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2661288+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S111_Mul_shift, size 432 from HyperFlash at 2665824 to (size 432) HyperRam at 2661720..2662151 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2665824+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2661720+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S111_Infos, size 9 from HyperFlash at 2689484 to (size 9) HyperRam at 2680748..2680756 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689484+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680748+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_52133b70, size 31104 from HyperFlash at 2134656 to (size 31104) HyperRam at 2134656..2165759 */
	{
		int Size = 31104, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2134656+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2134656+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_a5e99dd2, size 288 from HyperFlash at 2677680 to (size 288) HyperRam at 2672424..2672711 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2677680+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2672424+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S114_Mul_scale, size 72 from HyperFlash at 2686920 to (size 72) HyperRam at 2678760..2678831 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686920+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678760+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S114_Mul_shift, size 72 from HyperFlash at 2686992 to (size 72) HyperRam at 2678832..2678903 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686992+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678832+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S114_Infos, size 9 from HyperFlash at 2689496 to (size 9) HyperRam at 2680760..2680768 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689496+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680760+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S115_Infos, size 9 from HyperFlash at 2689508 to (size 9) HyperRam at 2680772..2680780 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689508+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680772+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_412321df, size 31104 from HyperFlash at 2165760 to (size 31104) HyperRam at 2165760..2196863 */
	{
		int Size = 31104, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2165760+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2165760+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_5de61ec5, size 1728 from HyperFlash at 2614584 to (size 1728) HyperRam at 2614584..2616311 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2614584+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2614584+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S118_Mul_scale, size 432 from HyperFlash at 2666256 to (size 432) HyperRam at 2662152..2662583 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2666256+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2662152+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S118_Mul_shift, size 432 from HyperFlash at 2666688 to (size 432) HyperRam at 2662584..2663015 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2666688+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2662584+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S118_Infos, size 9 from HyperFlash at 2689520 to (size 9) HyperRam at 2680784..2680792 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689520+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680784+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_c58d241b, size 3888 from HyperFlash at 2525352 to (size 3888) HyperRam at 2525352..2529239 */
	{
		int Size = 3888, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2525352+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2525352+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_0438cc0f, size 1728 from HyperFlash at 2616312 to (size 1728) HyperRam at 2616312..2618039 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2616312+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2616312+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S121_Mul_scale, size 432 from HyperFlash at 2667120 to (size 432) HyperRam at 2663016..2663447 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2667120+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2663016+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S121_Mul_shift, size 432 from HyperFlash at 2667552 to (size 432) HyperRam at 2663448..2663879 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2667552+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2663448+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S121_Infos, size 9 from HyperFlash at 2689532 to (size 9) HyperRam at 2680796..2680804 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689532+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680796+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_b7b986df, size 31104 from HyperFlash at 2196864 to (size 31104) HyperRam at 2196864..2227967 */
	{
		int Size = 31104, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2196864+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2196864+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_4a14691f, size 288 from HyperFlash at 2677968 to (size 288) HyperRam at 2672712..2672999 */
	{
		int Size = 288, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2677968+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2672712+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S124_Mul_scale, size 72 from HyperFlash at 2687064 to (size 72) HyperRam at 2678904..2678975 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687064+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678904+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S124_Mul_shift, size 72 from HyperFlash at 2687136 to (size 72) HyperRam at 2678976..2679047 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687136+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678976+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S124_Infos, size 9 from HyperFlash at 2689544 to (size 9) HyperRam at 2680808..2680816 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689544+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680808+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S125_Infos, size 9 from HyperFlash at 2689556 to (size 9) HyperRam at 2680820..2680828 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689556+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680820+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_a9a81d58, size 31104 from HyperFlash at 2227968 to (size 31104) HyperRam at 2227968..2259071 */
	{
		int Size = 31104, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2227968+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2227968+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_f8dde384, size 1728 from HyperFlash at 2618040 to (size 1728) HyperRam at 2618040..2619767 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2618040+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2618040+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S128_Mul_scale, size 432 from HyperFlash at 2667984 to (size 432) HyperRam at 2663880..2664311 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2667984+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2663880+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S128_Mul_shift, size 432 from HyperFlash at 2668416 to (size 432) HyperRam at 2664312..2664743 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2668416+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2664312+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S128_Infos, size 9 from HyperFlash at 2689568 to (size 9) HyperRam at 2680832..2680840 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689568+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680832+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_0boxencodingpredi_3ef25574, size 5184 from HyperFlash at 2507064 to (size 5184) HyperRam at 2507064..2512247 */
	{
		int Size = 5184, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2507064+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2507064+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_0boxencodingpredi, size 48 from HyperFlash at 2688016 to (size 48) HyperRam at 2679792..2679839 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688016+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679792+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S131_Mul_scale, size 12 from HyperFlash at 2689580 to (size 12) HyperRam at 2680844..2680855 */
	{
		int Size = 12, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689580+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680844+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S131_Mul_shift, size 12 from HyperFlash at 2689592 to (size 12) HyperRam at 2680856..2680867 */
	{
		int Size = 12, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689592+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680856+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S131_Infos, size 9 from HyperFlash at 2689604 to (size 9) HyperRam at 2680868..2680876 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689604+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680868+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_0classpredictorco, size 3888 from HyperFlash at 2529240 to (size 3888) HyperRam at 2529240..2533127 */
	{
		int Size = 3888, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2529240+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2529240+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_0classpredictorbi, size 36 from HyperFlash at 2688160 to (size 36) HyperRam at 2679936..2679971 */
	{
		int Size = 36, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688160+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679936+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Mul_scale, size 9 from HyperFlash at 2689616 to (size 9) HyperRam at 2680880..2680888 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689616+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680880+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Mul_shift, size 9 from HyperFlash at 2689628 to (size 9) HyperRam at 2680892..2680900 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689628+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680892+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S136_Infos, size 9 from HyperFlash at 2689640 to (size 9) HyperRam at 2680904..2680912 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689640+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680904+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_c51751b2, size 3888 from HyperFlash at 2533128 to (size 3888) HyperRam at 2533128..2537015 */
	{
		int Size = 3888, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2533128+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2533128+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_661144ee, size 1728 from HyperFlash at 2619768 to (size 1728) HyperRam at 2619768..2621495 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2619768+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2619768+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S141_Mul_scale, size 432 from HyperFlash at 2668848 to (size 432) HyperRam at 2664744..2665175 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2668848+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2664744+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S141_Mul_shift, size 432 from HyperFlash at 2669280 to (size 432) HyperRam at 2665176..2665607 */
	{
		int Size = 432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2669280+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2665176+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S141_Infos, size 9 from HyperFlash at 2689652 to (size 9) HyperRam at 2680916..2680924 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689652+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680916+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_a2274156, size 51840 from HyperFlash at 2014848 to (size 51840) HyperRam at 2014848..2066687 */
	{
		int Size = 51840, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2014848+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2014848+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_c87ef171, size 480 from HyperFlash at 2663088 to (size 480) HyperRam at 2658984..2659463 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2663088+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2658984+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S144_Mul_scale, size 120 from HyperFlash at 2683944 to (size 120) HyperRam at 2676744..2676863 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2683944+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676744+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S144_Mul_shift, size 120 from HyperFlash at 2684064 to (size 120) HyperRam at 2676864..2676983 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2684064+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676864+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S144_Infos, size 9 from HyperFlash at 2689664 to (size 9) HyperRam at 2680928..2680936 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689664+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680928+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_84c563fe, size 86400 from HyperFlash at 0 to (size 86400) HyperRam at 0..86399 */
	{
		int Size = 86400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 0+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 0+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_b050988d, size 2880 from HyperFlash at 2578872 to (size 2880) HyperRam at 2578872..2581751 */
	{
		int Size = 2880, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2578872+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2578872+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S147_Mul_scale, size 720 from HyperFlash at 2648040 to (size 720) HyperRam at 2648040..2648759 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2648040+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2648040+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S147_Mul_shift, size 720 from HyperFlash at 2648760 to (size 720) HyperRam at 2648760..2649479 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2648760+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2648760+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S147_Infos, size 9 from HyperFlash at 2689676 to (size 9) HyperRam at 2680940..2680948 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689676+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680940+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_92a94755, size 6480 from HyperFlash at 2481408 to (size 6480) HyperRam at 2481408..2487887 */
	{
		int Size = 6480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2481408+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2481408+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_47549dfd, size 2880 from HyperFlash at 2581752 to (size 2880) HyperRam at 2581752..2584631 */
	{
		int Size = 2880, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2581752+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2581752+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S150_Mul_scale, size 720 from HyperFlash at 2649480 to (size 720) HyperRam at 2649480..2650199 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2649480+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2649480+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S150_Mul_shift, size 720 from HyperFlash at 2650200 to (size 720) HyperRam at 2650200..2650919 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2650200+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2650200+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S150_Infos, size 9 from HyperFlash at 2689688 to (size 9) HyperRam at 2680952..2680960 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689688+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680952+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_abd28f6c, size 86400 from HyperFlash at 86400 to (size 86400) HyperRam at 86400..172799 */
	{
		int Size = 86400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 86400+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 86400+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_4ae70677, size 480 from HyperFlash at 2663568 to (size 480) HyperRam at 2659464..2659943 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2663568+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2659464+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S153_Mul_scale, size 120 from HyperFlash at 2684184 to (size 120) HyperRam at 2676984..2677103 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2684184+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676984+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S153_Mul_shift, size 120 from HyperFlash at 2684304 to (size 120) HyperRam at 2677104..2677223 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2684304+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677104+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S153_Infos, size 9 from HyperFlash at 2689700 to (size 9) HyperRam at 2680964..2680972 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689700+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680964+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S154_Infos, size 9 from HyperFlash at 2689712 to (size 9) HyperRam at 2680976..2680984 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689712+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680976+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_4bfd1ce4, size 86400 from HyperFlash at 172800 to (size 86400) HyperRam at 172800..259199 */
	{
		int Size = 86400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 172800+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 172800+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_2c2e1c56, size 2880 from HyperFlash at 2584632 to (size 2880) HyperRam at 2584632..2587511 */
	{
		int Size = 2880, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2584632+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2584632+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S157_Mul_scale, size 720 from HyperFlash at 2650920 to (size 720) HyperRam at 2650920..2651639 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2650920+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2650920+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S157_Mul_shift, size 720 from HyperFlash at 2651640 to (size 720) HyperRam at 2651640..2652359 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2651640+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2651640+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S157_Infos, size 9 from HyperFlash at 2689724 to (size 9) HyperRam at 2680988..2680996 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689724+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680988+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_4c239961, size 6480 from HyperFlash at 2487888 to (size 6480) HyperRam at 2487888..2494367 */
	{
		int Size = 6480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2487888+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2487888+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_d2dba10d, size 2880 from HyperFlash at 2587512 to (size 2880) HyperRam at 2587512..2590391 */
	{
		int Size = 2880, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2587512+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2587512+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S160_Mul_scale, size 720 from HyperFlash at 2652360 to (size 720) HyperRam at 2652360..2653079 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2652360+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2652360+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S160_Mul_shift, size 720 from HyperFlash at 2653080 to (size 720) HyperRam at 2653080..2653799 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2653080+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2653080+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S160_Infos, size 9 from HyperFlash at 2689736 to (size 9) HyperRam at 2681000..2681008 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689736+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681000+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_5d81017c, size 86400 from HyperFlash at 259200 to (size 86400) HyperRam at 259200..345599 */
	{
		int Size = 86400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 259200+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 259200+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_18e7e1f9, size 480 from HyperFlash at 2664048 to (size 480) HyperRam at 2659944..2660423 */
	{
		int Size = 480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2664048+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2659944+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Mul_scale, size 120 from HyperFlash at 2684424 to (size 120) HyperRam at 2677224..2677343 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2684424+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677224+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Mul_shift, size 120 from HyperFlash at 2684544 to (size 120) HyperRam at 2677344..2677463 */
	{
		int Size = 120, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2684544+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677344+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S163_Infos, size 9 from HyperFlash at 2689748 to (size 9) HyperRam at 2681012..2681020 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689748+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681012+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S164_Infos, size 9 from HyperFlash at 2689760 to (size 9) HyperRam at 2681024..2681032 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689760+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681024+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_6ce3ab45, size 86400 from HyperFlash at 345600 to (size 86400) HyperRam at 345600..431999 */
	{
		int Size = 86400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 345600+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 345600+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_f43d5057, size 2880 from HyperFlash at 2590392 to (size 2880) HyperRam at 2590392..2593271 */
	{
		int Size = 2880, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2590392+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2590392+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S167_Mul_scale, size 720 from HyperFlash at 2653800 to (size 720) HyperRam at 2653800..2654519 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2653800+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2653800+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S167_Mul_shift, size 720 from HyperFlash at 2654520 to (size 720) HyperRam at 2654520..2655239 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2654520+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2654520+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S167_Infos, size 9 from HyperFlash at 2689772 to (size 9) HyperRam at 2681036..2681044 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689772+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681036+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_fe48a6f4, size 6480 from HyperFlash at 2494368 to (size 6480) HyperRam at 2494368..2500847 */
	{
		int Size = 6480, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2494368+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2494368+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_5faea3cb, size 2880 from HyperFlash at 2593272 to (size 2880) HyperRam at 2593272..2596151 */
	{
		int Size = 2880, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2593272+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2593272+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S170_Mul_scale, size 720 from HyperFlash at 2655240 to (size 720) HyperRam at 2655240..2655959 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2655240+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2655240+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S170_Mul_shift, size 720 from HyperFlash at 2655960 to (size 720) HyperRam at 2655960..2656679 */
	{
		int Size = 720, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2655960+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2655960+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S170_Infos, size 9 from HyperFlash at 2689784 to (size 9) HyperRam at 2681048..2681056 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689784+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681048+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp_db31bcec, size 172800 from HyperFlash at 432000 to (size 172800) HyperRam at 432000..604799 */
	{
		int Size = 172800, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 432000+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 432000+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2exp, size 960 from HyperFlash at 2641992 to (size 960) HyperRam at 2641992..2642951 */
	{
		int Size = 960, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2641992+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2641992+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S173_Mul_scale, size 240 from HyperFlash at 2678256 to (size 240) HyperRam at 2673000..2673239 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2678256+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673000+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S173_Mul_shift, size 240 from HyperFlash at 2678496 to (size 240) HyperRam at 2673240..2673479 */
	{
		int Size = 240, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2678496+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673240+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S173_Infos, size 9 from HyperFlash at 2689796 to (size 9) HyperRam at 2681060..2681068 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689796+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681060+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2con_04ed4f25, size 230400 from HyperFlash at 604800 to (size 230400) HyperRam at 604800..835199 */
	{
		int Size = 230400, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 604800+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 604800+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2con, size 3840 from HyperFlash at 2537016 to (size 3840) HyperRam at 2537016..2540855 */
	{
		int Size = 3840, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2537016+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2537016+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S176_Mul_scale, size 960 from HyperFlash at 2642952 to (size 960) HyperRam at 2642952..2643911 */
	{
		int Size = 960, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2642952+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2642952+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S176_Mul_shift, size 960 from HyperFlash at 2643912 to (size 960) HyperRam at 2643912..2644871 */
	{
		int Size = 960, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2643912+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2643912+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S176_Infos, size 9 from HyperFlash at 2689808 to (size 9) HyperRam at 2681072..2681080 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689808+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681072+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_1boxencodingpredi, size 96 from HyperFlash at 2685720 to (size 96) HyperRam at 2677560..2677655 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685720+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677560+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S179_Mul_scale, size 24 from HyperFlash at 2688532 to (size 24) HyperRam at 2680020..2680043 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688532+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680020+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S179_Mul_shift, size 24 from HyperFlash at 2688556 to (size 24) HyperRam at 2680044..2680067 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688556+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680044+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S179_Infos, size 9 from HyperFlash at 2689820 to (size 9) HyperRam at 2681084..2681092 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689820+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681084+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_1classpredictorco, size 17280 from HyperFlash at 2321280 to (size 17280) HyperRam at 2321280..2338559 */
	{
		int Size = 17280, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2321280+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2321280+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_1classpredictorbi, size 72 from HyperFlash at 2687208 to (size 72) HyperRam at 2679048..2679119 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687208+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679048+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S184_Mul_scale, size 18 from HyperFlash at 2688772 to (size 18) HyperRam at 2680260..2680277 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688772+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680260+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S184_Mul_shift, size 18 from HyperFlash at 2688792 to (size 18) HyperRam at 2680280..2680297 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688792+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680280+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S184_Infos, size 9 from HyperFlash at 2689832 to (size 9) HyperRam at 2681096..2681104 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689832+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681096+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_74c4cad3, size 184320 from HyperFlash at 835200 to (size 184320) HyperRam at 835200..1019519 */
	{
		int Size = 184320, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 835200+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 835200+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_af17ca1b, size 768 from HyperFlash at 2645736 to (size 768) HyperRam at 2645736..2646503 */
	{
		int Size = 768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2645736+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2645736+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S189_Mul_scale, size 192 from HyperFlash at 2679720 to (size 192) HyperRam at 2674248..2674439 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2679720+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674248+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S189_Mul_shift, size 192 from HyperFlash at 2679912 to (size 192) HyperRam at 2674440..2674631 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2679912+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674440+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S189_Infos, size 9 from HyperFlash at 2689844 to (size 9) HyperRam at 2681108..2681116 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689844+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681108+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_2bee9a0c, size 663552 from HyperFlash at 1019520 to (size 663552) HyperRam at 1019520..1683071 */
	{
		int Size = 663552, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 1019520+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 1019520+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_37cccfbf, size 1536 from HyperFlash at 2624760 to (size 1536) HyperRam at 2624760..2626295 */
	{
		int Size = 1536, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2624760+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2624760+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S192_Mul_scale, size 384 from HyperFlash at 2670864 to (size 384) HyperRam at 2665608..2665991 */
	{
		int Size = 384, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2670864+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2665608+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S192_Mul_shift, size 384 from HyperFlash at 2671248 to (size 384) HyperRam at 2665992..2666375 */
	{
		int Size = 384, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2671248+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2665992+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S192_Infos, size 9 from HyperFlash at 2689856 to (size 9) HyperRam at 2681120..2681128 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689856+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681120+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_2boxencodingpredi_bde07c43, size 9216 from HyperFlash at 2449152 to (size 9216) HyperRam at 2449152..2458367 */
	{
		int Size = 9216, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2449152+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2449152+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_2boxencodingpredi, size 96 from HyperFlash at 2685816 to (size 96) HyperRam at 2677656..2677751 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685816+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677656+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S195_Mul_scale, size 24 from HyperFlash at 2688580 to (size 24) HyperRam at 2680068..2680091 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688580+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680068+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S195_Mul_shift, size 24 from HyperFlash at 2688604 to (size 24) HyperRam at 2680092..2680115 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688604+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680092+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S195_Infos, size 9 from HyperFlash at 2689868 to (size 9) HyperRam at 2681132..2681140 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689868+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681132+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_2classpredictorco, size 6912 from HyperFlash at 2474496 to (size 6912) HyperRam at 2474496..2481407 */
	{
		int Size = 6912, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2474496+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2474496+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_2classpredictorbi, size 72 from HyperFlash at 2687280 to (size 72) HyperRam at 2679120..2679191 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687280+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679120+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Mul_scale, size 18 from HyperFlash at 2688812 to (size 18) HyperRam at 2680300..2680317 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688812+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680300+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Mul_shift, size 18 from HyperFlash at 2688832 to (size 18) HyperRam at 2680320..2680337 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688832+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680320+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S200_Infos, size 9 from HyperFlash at 2689880 to (size 9) HyperRam at 2681144..2681152 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689880+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681144+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_6a179108, size 36864 from HyperFlash at 2066688 to (size 36864) HyperRam at 2066688..2103551 */
	{
		int Size = 36864, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2066688+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2066688+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_aa466809, size 384 from HyperFlash at 2671632 to (size 384) HyperRam at 2666376..2666759 */
	{
		int Size = 384, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2671632+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2666376+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S205_Mul_scale, size 96 from HyperFlash at 2685912 to (size 96) HyperRam at 2677752..2677847 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685912+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677752+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S205_Mul_shift, size 96 from HyperFlash at 2686008 to (size 96) HyperRam at 2677848..2677943 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686008+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677848+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S205_Infos, size 9 from HyperFlash at 2689892 to (size 9) HyperRam at 2681156..2681164 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689892+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681156+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_dc309cb2, size 165888 from HyperFlash at 1683072 to (size 165888) HyperRam at 1683072..1848959 */
	{
		int Size = 165888, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 1683072+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 1683072+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_be943635, size 768 from HyperFlash at 2646504 to (size 768) HyperRam at 2646504..2647271 */
	{
		int Size = 768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2646504+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2646504+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S208_Mul_scale, size 192 from HyperFlash at 2680104 to (size 192) HyperRam at 2674632..2674823 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2680104+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674632+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S208_Mul_shift, size 192 from HyperFlash at 2680296 to (size 192) HyperRam at 2674824..2675015 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2680296+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674824+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S208_Infos, size 9 from HyperFlash at 2689904 to (size 9) HyperRam at 2681168..2681176 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689904+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681168+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_3boxencodingpredi_34c879aa, size 4608 from HyperFlash at 2512248 to (size 4608) HyperRam at 2512248..2516855 */
	{
		int Size = 4608, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2512248+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2512248+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_3boxencodingpredi, size 96 from HyperFlash at 2686104 to (size 96) HyperRam at 2677944..2678039 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686104+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677944+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S211_Mul_scale, size 24 from HyperFlash at 2688628 to (size 24) HyperRam at 2680116..2680139 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688628+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680116+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S211_Mul_shift, size 24 from HyperFlash at 2688652 to (size 24) HyperRam at 2680140..2680163 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688652+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680140+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S211_Infos, size 9 from HyperFlash at 2689916 to (size 9) HyperRam at 2681180..2681188 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689916+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681180+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_3classpredictorco, size 3456 from HyperFlash at 2571960 to (size 3456) HyperRam at 2571960..2575415 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2571960+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2571960+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_3classpredictorbi, size 72 from HyperFlash at 2687352 to (size 72) HyperRam at 2679192..2679263 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687352+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679192+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S216_Mul_scale, size 18 from HyperFlash at 2688852 to (size 18) HyperRam at 2680340..2680357 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688852+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680340+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S216_Mul_shift, size 18 from HyperFlash at 2688872 to (size 18) HyperRam at 2680360..2680377 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688872+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680360+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S216_Infos, size 9 from HyperFlash at 2689928 to (size 9) HyperRam at 2681192..2681200 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689928+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681192+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_01c2291c, size 18432 from HyperFlash at 2302848 to (size 18432) HyperRam at 2302848..2321279 */
	{
		int Size = 18432, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2302848+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2302848+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_83a515b5, size 384 from HyperFlash at 2672016 to (size 384) HyperRam at 2666760..2667143 */
	{
		int Size = 384, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2672016+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2666760+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S221_Mul_scale, size 96 from HyperFlash at 2686200 to (size 96) HyperRam at 2678040..2678135 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686200+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678040+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S221_Mul_shift, size 96 from HyperFlash at 2686296 to (size 96) HyperRam at 2678136..2678231 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686296+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678136+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S221_Infos, size 9 from HyperFlash at 2689940 to (size 9) HyperRam at 2681204..2681212 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689940+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681204+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_1ff51cf9, size 165888 from HyperFlash at 1848960 to (size 165888) HyperRam at 1848960..2014847 */
	{
		int Size = 165888, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 1848960+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 1848960+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_ac977e48, size 768 from HyperFlash at 2647272 to (size 768) HyperRam at 2647272..2648039 */
	{
		int Size = 768, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2647272+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2647272+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S224_Mul_scale, size 192 from HyperFlash at 2680488 to (size 192) HyperRam at 2675016..2675207 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2680488+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675016+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S224_Mul_shift, size 192 from HyperFlash at 2680680 to (size 192) HyperRam at 2675208..2675399 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2680680+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675208+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S224_Infos, size 9 from HyperFlash at 2689952 to (size 9) HyperRam at 2681216..2681224 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689952+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681216+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_4boxencodingpredi_8df609c1, size 4608 from HyperFlash at 2516856 to (size 4608) HyperRam at 2516856..2521463 */
	{
		int Size = 4608, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2516856+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2516856+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_4boxencodingpredi, size 96 from HyperFlash at 2686392 to (size 96) HyperRam at 2678232..2678327 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686392+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678232+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S227_Mul_scale, size 24 from HyperFlash at 2688676 to (size 24) HyperRam at 2680164..2680187 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688676+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680164+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S227_Mul_shift, size 24 from HyperFlash at 2688700 to (size 24) HyperRam at 2680188..2680211 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688700+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680188+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S227_Infos, size 9 from HyperFlash at 2689964 to (size 9) HyperRam at 2681228..2681236 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689964+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681228+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_4classpredictorco, size 3456 from HyperFlash at 2575416 to (size 3456) HyperRam at 2575416..2578871 */
	{
		int Size = 3456, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2575416+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2575416+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_4classpredictorbi, size 72 from HyperFlash at 2687424 to (size 72) HyperRam at 2679264..2679335 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687424+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679264+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S232_Mul_scale, size 18 from HyperFlash at 2688892 to (size 18) HyperRam at 2680380..2680397 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688892+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680380+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S232_Mul_shift, size 18 from HyperFlash at 2688912 to (size 18) HyperRam at 2680400..2680417 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688912+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680400+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S232_Infos, size 9 from HyperFlash at 2689976 to (size 9) HyperRam at 2681240..2681248 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689976+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681240+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_2ccbc6b4, size 9216 from HyperFlash at 2458368 to (size 9216) HyperRam at 2458368..2467583 */
	{
		int Size = 9216, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2458368+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2458368+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_a0b6fee8, size 192 from HyperFlash at 2680872 to (size 192) HyperRam at 2675400..2675591 */
	{
		int Size = 192, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2680872+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675400+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Mul_scale, size 48 from HyperFlash at 2688064 to (size 48) HyperRam at 2679840..2679887 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688064+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679840+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Mul_shift, size 48 from HyperFlash at 2688112 to (size 48) HyperRam at 2679888..2679935 */
	{
		int Size = 48, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688112+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679888+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S237_Infos, size 9 from HyperFlash at 2689988 to (size 9) HyperRam at 2681252..2681260 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689988+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681252+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay_82544e97, size 13824 from HyperFlash at 2435328 to (size 13824) HyperRam at 2435328..2449151 */
	{
		int Size = 13824, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2435328+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2435328+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2lay, size 384 from HyperFlash at 2672400 to (size 384) HyperRam at 2667144..2667527 */
	{
		int Size = 384, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2672400+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2667144+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Mul_scale, size 96 from HyperFlash at 2686488 to (size 96) HyperRam at 2678328..2678423 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686488+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678328+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Mul_shift, size 96 from HyperFlash at 2686584 to (size 96) HyperRam at 2678424..2678519 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686584+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678424+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S240_Infos, size 9 from HyperFlash at 2690000 to (size 9) HyperRam at 2681264..2681272 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2690000+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681264+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_5boxencodingpredi_f05378fe, size 2304 from HyperFlash at 2608824 to (size 2304) HyperRam at 2608824..2611127 */
	{
		int Size = 2304, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2608824+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2608824+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_5boxencodingpredi, size 96 from HyperFlash at 2686680 to (size 96) HyperRam at 2678520..2678615 */
	{
		int Size = 96, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2686680+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678520+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S243_Mul_scale, size 24 from HyperFlash at 2688724 to (size 24) HyperRam at 2680212..2680235 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688724+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680212+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S243_Mul_shift, size 24 from HyperFlash at 2688748 to (size 24) HyperRam at 2680236..2680259 */
	{
		int Size = 24, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688748+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680236+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S243_Infos, size 9 from HyperFlash at 2690012 to (size 9) HyperRam at 2681276..2681284 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2690012+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681276+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_5classpredictorco, size 1728 from HyperFlash at 2621496 to (size 1728) HyperRam at 2621496..2623223 */
	{
		int Size = 1728, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2621496+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2621496+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Boxpredictor_5classpredictorbi, size 72 from HyperFlash at 2687496 to (size 72) HyperRam at 2679336..2679407 */
	{
		int Size = 72, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687496+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679336+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S249_Mul_scale, size 18 from HyperFlash at 2688932 to (size 18) HyperRam at 2680420..2680437 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688932+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680420+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S249_Mul_shift, size 18 from HyperFlash at 2688952 to (size 18) HyperRam at 2680440..2680457 */
	{
		int Size = 18, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688952+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680440+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S249_Infos, size 9 from HyperFlash at 2690024 to (size 9) HyperRam at 2681288..2681296 */
	{
		int Size = 9, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2690024+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681288+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving S253_Ssd_norms, size 8 from HyperFlash at 2690044 to (size 8) HyperRam at 2681308..2681315 */
	{
		int Size = 8, Base = 0;
		while (Size) {
			int Chunk = Min(Size, 1024);
			AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2690044+Base), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 0, &UchanHF1);
			AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
			AT_HYPERRAM_FC_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681308+Base), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), Chunk, 1, &UchanHR2);
			AT_HYPERRAM_FC_WAIT(&HyperRam, &UchanHR2);
			Base += Chunk;
			Size -= Chunk;
		}
	}
	/* Moving Featureextractormobilenetv2con_6e32d451, size 648 from HyperFlash at 2656680 to (size 648) L2 at 0..647 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2656680), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 0), 648, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2con_9058f71e, size 96 from HyperFlash at 2684664 to (size 96) L2 at 7200..7295 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2684664), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7200), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S3_Mul_scale, size 24 from HyperFlash at 2688196 to (size 24) L2 at 8224..8247 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688196), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8224), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S3_Mul_shift, size 24 from HyperFlash at 2688220 to (size 24) L2 at 8248..8271 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688220), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8248), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S3_Infos, size 9 from HyperFlash at 2689004 to (size 9) L2 at 8544..8552 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689004), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8544), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_dac2de23, size 216 from HyperFlash at 2678736 to (size 216) L2 at 5256..5471 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2678736), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5256), 216, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_7630c70d, size 96 from HyperFlash at 2684760 to (size 96) L2 at 7296..7391 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2684760), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7296), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S6_Mul_scale, size 24 from HyperFlash at 2688244 to (size 24) L2 at 8272..8295 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688244), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8272), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S6_Mul_shift, size 24 from HyperFlash at 2688268 to (size 24) L2 at 8296..8319 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688268), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8296), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S6_Infos, size 9 from HyperFlash at 2689016 to (size 9) L2 at 8556..8564 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689016), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8556), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_0e35af86, size 384 from HyperFlash at 2669712 to (size 384) L2 at 4104..4487 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2669712), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4104), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_54323b1e, size 64 from HyperFlash at 2687568 to (size 64) L2 at 8160..8223 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2687568), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8160), 64, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S9_Mul_scale, size 16 from HyperFlash at 2688972 to (size 16) L2 at 8512..8527 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688972), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8512), 16, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S9_Mul_shift, size 16 from HyperFlash at 2688988 to (size 16) L2 at 8528..8543 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688988), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8528), 16, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S9_Infos, size 9 from HyperFlash at 2689028 to (size 9) L2 at 8568..8576 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689028), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8568), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_68f5cacf, size 384 from HyperFlash at 2670096 to (size 384) L2 at 4488..4871 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2670096), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4488), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S12_Mul_scale, size 96 from HyperFlash at 2684856 to (size 96) L2 at 7392..7487 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2684856), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7392), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S12_Mul_shift, size 96 from HyperFlash at 2684952 to (size 96) L2 at 7488..7583 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2684952), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7488), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S12_Infos, size 9 from HyperFlash at 2689040 to (size 9) L2 at 8580..8588 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689040), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8580), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_eab262e5, size 384 from HyperFlash at 2670480 to (size 384) L2 at 4872..5255 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2670480), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 4872), 384, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S15_Mul_scale, size 96 from HyperFlash at 2685048 to (size 96) L2 at 7584..7679 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685048), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7584), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S15_Mul_shift, size 96 from HyperFlash at 2685144 to (size 96) L2 at 7680..7775 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685144), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7680), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S15_Infos, size 9 from HyperFlash at 2689052 to (size 9) L2 at 8592..8600 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689052), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8592), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_071bb161, size 96 from HyperFlash at 2685240 to (size 96) L2 at 7776..7871 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685240), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7776), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S18_Mul_scale, size 24 from HyperFlash at 2688292 to (size 24) L2 at 8320..8343 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688292), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8320), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S18_Mul_shift, size 24 from HyperFlash at 2688316 to (size 24) L2 at 8344..8367 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688316), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8344), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S18_Infos, size 9 from HyperFlash at 2689064 to (size 9) L2 at 8604..8612 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689064), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8604), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_e694b757, size 576 from HyperFlash at 2657328 to (size 576) L2 at 648..1223 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2657328), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 648), 576, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S21_Mul_scale, size 144 from HyperFlash at 2681064 to (size 144) L2 at 5472..5615 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2681064), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5472), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S21_Mul_shift, size 144 from HyperFlash at 2681208 to (size 144) L2 at 5616..5759 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2681208), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5616), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S21_Infos, size 9 from HyperFlash at 2689076 to (size 9) L2 at 8616..8624 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689076), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8616), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_2a23b754, size 576 from HyperFlash at 2657904 to (size 576) L2 at 1224..1799 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2657904), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 1224), 576, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S24_Mul_scale, size 144 from HyperFlash at 2681352 to (size 144) L2 at 5760..5903 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2681352), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5760), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S24_Mul_shift, size 144 from HyperFlash at 2681496 to (size 144) L2 at 5904..6047 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2681496), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 5904), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S24_Infos, size 9 from HyperFlash at 2689088 to (size 9) L2 at 8628..8636 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689088), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8628), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_8cd1ecfc, size 96 from HyperFlash at 2685336 to (size 96) L2 at 7872..7967 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685336), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7872), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S27_Mul_scale, size 24 from HyperFlash at 2688340 to (size 24) L2 at 8368..8391 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688340), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8368), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S27_Mul_shift, size 24 from HyperFlash at 2688364 to (size 24) L2 at 8392..8415 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688364), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8392), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S27_Infos, size 9 from HyperFlash at 2689100 to (size 9) L2 at 8640..8648 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689100), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8640), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S28_Infos, size 9 from HyperFlash at 2689112 to (size 9) L2 at 8652..8660 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689112), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8652), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_44e55ef1, size 576 from HyperFlash at 2658480 to (size 576) L2 at 1800..2375 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2658480), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 1800), 576, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S31_Mul_scale, size 144 from HyperFlash at 2681640 to (size 144) L2 at 6048..6191 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2681640), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 6048), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S31_Mul_shift, size 144 from HyperFlash at 2681784 to (size 144) L2 at 6192..6335 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2681784), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 6192), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S31_Infos, size 9 from HyperFlash at 2689124 to (size 9) L2 at 8664..8672 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689124), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8664), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_1a33d820, size 576 from HyperFlash at 2659056 to (size 576) L2 at 2376..2951 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2659056), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 2376), 576, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S34_Mul_scale, size 144 from HyperFlash at 2681928 to (size 144) L2 at 6336..6479 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2681928), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 6336), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S34_Mul_shift, size 144 from HyperFlash at 2682072 to (size 144) L2 at 6480..6623 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2682072), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 6480), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S34_Infos, size 9 from HyperFlash at 2689136 to (size 9) L2 at 8676..8684 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689136), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8676), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_08254fcb, size 96 from HyperFlash at 2685432 to (size 96) L2 at 7968..8063 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685432), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7968), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S37_Mul_scale, size 24 from HyperFlash at 2688388 to (size 24) L2 at 8416..8439 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688388), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8416), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S37_Mul_shift, size 24 from HyperFlash at 2688412 to (size 24) L2 at 8440..8463 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688412), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8440), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S37_Infos, size 9 from HyperFlash at 2689148 to (size 9) L2 at 8688..8696 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689148), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8688), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_72f4a37a, size 576 from HyperFlash at 2659632 to (size 576) L2 at 2952..3527 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2659632), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 2952), 576, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S40_Mul_scale, size 144 from HyperFlash at 2682216 to (size 144) L2 at 6624..6767 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2682216), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 6624), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S40_Mul_shift, size 144 from HyperFlash at 2682360 to (size 144) L2 at 6768..6911 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2682360), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 6768), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S40_Infos, size 9 from HyperFlash at 2689160 to (size 9) L2 at 8700..8708 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689160), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8700), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_4538386e, size 576 from HyperFlash at 2660208 to (size 576) L2 at 3528..4103 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2660208), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 3528), 576, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S43_Mul_scale, size 144 from HyperFlash at 2682504 to (size 144) L2 at 6912..7055 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2682504), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 6912), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S43_Mul_shift, size 144 from HyperFlash at 2682648 to (size 144) L2 at 7056..7199 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2682648), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 7056), 144, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S43_Infos, size 9 from HyperFlash at 2689172 to (size 9) L2 at 8712..8720 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689172), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8712), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_3e5add3f, size 96 from HyperFlash at 2685528 to (size 96) L2 at 8064..8159 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685528), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8064), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S46_Mul_scale, size 24 from HyperFlash at 2688436 to (size 24) L2 at 8464..8487 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688436), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8464), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S46_Mul_shift, size 24 from HyperFlash at 2688460 to (size 24) L2 at 8488..8511 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2688460), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8488), 24, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S46_Infos, size 9 from HyperFlash at 2689184 to (size 9) L2 at 8724..8732 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2689184), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8724), 9, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Featureextractormobilenetv2exp_349b0bdf, size 96 from HyperFlash at 2685624 to (size 96) L2 at 37992..38087 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2685624), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 37992), 96, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Boxpredictor_1boxencodingpredi_185fd89e, size 23040 from HyperFlash at 2259072 to (size 23040) L2 at 8736..31775 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2259072), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 8736), 23040, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving Anchors, size 6216 from HyperFlash at 2500848 to (size 6216) L2 at 31776..37991 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2500848), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 31776), 6216, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	/* Moving S253_Ssd_scales, size 8 from HyperFlash at 2690036 to (size 8) L2 at 38088..38095 */
	AT_HYPERFLASH_FS_FC_COPY(&HyperFlash, ((AT_HYPERFLASH_FS_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Flash + 2690036), ((AT_HYPERFLASH_FS_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38088), 8, 0, &UchanHF1);
	AT_HYPERFLASH_FS_FC_WAIT(&HyperFlash, &UchanHF1);
	return 0;
}
#pragma GCC pop_options
#pragma GCC push_options
#pragma GCC optimize ("-Os")
int SSD_tin_can_bottleCNN_Destruct()

{
	AT_HYPERRAM_FREE(&HyperRam, SSD_tin_can_bottle_L3_Memory, 5292516);
	AT_L2_FREE(0, SSD_tin_can_bottle_L2_Memory, 230000);
	AT_L1_FREE(0, SSD_tin_can_bottle_L1_Memory, 52716);
	AT_HYPERFLASH_FS_CLOSE(&HyperFlash);
	return 0;
}
#pragma GCC pop_options
unsigned int SSD_Monitor[93];
unsigned int SSD_Op[93] = {
	12902400,
	4608000,
	7372800,
	29491200,
	4608000,
	11059200,
	16588800,
	6912000,
	16588800,
	115200,
	16588800,
	1728000,
	4147200,
	4147200,
	1728000,
	4147200,
	28800,
	4147200,
	1728000,
	4147200,
	28800,
	4147200,
	432000,
	2073600,
	4147200,
	864000,
	4147200,
	14400,
	4147200,
	864000,
	4147200,
	14400,
	4147200,
	864000,
	4147200,
	14400,
	4147200,
	864000,
	6220800,
	9331200,
	1296000,
	9331200,
	21600,
	9331200,
	1296000,
	9331200,
	21600,
	9331200,
	1166400,
	2700,
	1555200,
	3600,
	345600,
	4147200,
	6912000,
	576000,
	6912000,
	9600,
	6912000,
	576000,
	6912000,
	9600,
	6912000,
	576000,
	13824000,
	18432000,
	1382400,
	1440,
	1843200,
	1920,
	14745600,
	13278720,
	138240,
	360,
	184320,
	480,
	737280,
	996480,
	20736,
	108,
	27648,
	144,
	110592,
	332160,
	6912,
	36,
	9216,
	48,
	18432,
	13920,
	1746,
	2304,
	92400,
};
char *SSD_Nodes[93] = {
	"S3_Conv2d_24x3x3x3_Relu6",
	"S6_Conv2d_24x1x3x3_Relu6",
	"S9_Conv2d_16x24x1x1",
	"S12_Conv2d_96x16x1x1_Relu6",
	"S15_Conv2d_96x1x3x3_Relu6",
	"S18_Conv2d_24x96x1x1",
	"S21_Conv2d_144x24x1x1_Relu6",
	"S24_Conv2d_144x1x3x3_Relu6",
	"S27_Conv2d_24x144x1x1",
	"S28_MatAdd_24x60x80",
	"S31_Conv2d_144x24x1x1_Relu6",
	"S34_Conv2d_144x1x3x3_Relu6",
	"S37_Conv2d_24x144x1x1",
	"S40_Conv2d_144x24x1x1_Relu6",
	"S43_Conv2d_144x1x3x3_Relu6",
	"S46_Conv2d_24x144x1x1",
	"S47_MatAdd_24x30x40",
	"S50_Conv2d_144x24x1x1_Relu6",
	"S53_Conv2d_144x1x3x3_Relu6",
	"S56_Conv2d_24x144x1x1",
	"S57_MatAdd_24x30x40",
	"S60_Conv2d_144x24x1x1_Relu6",
	"S63_Conv2d_144x1x3x3_Relu6",
	"S66_Conv2d_48x144x1x1",
	"S69_Conv2d_288x48x1x1_Relu6",
	"S72_Conv2d_288x1x3x3_Relu6",
	"S75_Conv2d_48x288x1x1",
	"S76_MatAdd_48x15x20",
	"S79_Conv2d_288x48x1x1_Relu6",
	"S82_Conv2d_288x1x3x3_Relu6",
	"S85_Conv2d_48x288x1x1",
	"S86_MatAdd_48x15x20",
	"S89_Conv2d_288x48x1x1_Relu6",
	"S92_Conv2d_288x1x3x3_Relu6",
	"S95_Conv2d_48x288x1x1",
	"S96_MatAdd_48x15x20",
	"S99_Conv2d_288x48x1x1_Relu6",
	"S102_Conv2d_288x1x3x3_Relu6",
	"S105_Conv2d_72x288x1x1",
	"S108_Conv2d_432x72x1x1_Relu6",
	"S111_Conv2d_432x1x3x3_Relu6",
	"S114_Conv2d_72x432x1x1",
	"S115_MatAdd_72x15x20",
	"S118_Conv2d_432x72x1x1_Relu6",
	"S121_Conv2d_432x1x3x3_Relu6",
	"S124_Conv2d_72x432x1x1",
	"S125_MatAdd_72x15x20",
	"S128_Conv2d_432x72x1x1_Relu6",
	"S136_Conv2d_9x432x1x1_Hsigmoid",
	"S137_Op_CONV_2D_0_50_trans_out0",
	"S131_Conv2d_12x432x1x1",
	"S132_Op_CONV_2D_0_48_trans_out0",
	"S141_Conv2d_432x1x3x3_Relu6",
	"S144_Conv2d_120x432x1x1",
	"S147_Conv2d_720x120x1x1_Relu6",
	"S150_Conv2d_720x1x3x3_Relu6",
	"S153_Conv2d_120x720x1x1",
	"S154_MatAdd_120x8x10",
	"S157_Conv2d_720x120x1x1_Relu6",
	"S160_Conv2d_720x1x3x3_Relu6",
	"S163_Conv2d_120x720x1x1",
	"S164_MatAdd_120x8x10",
	"S167_Conv2d_720x120x1x1_Relu6",
	"S170_Conv2d_720x1x3x3_Relu6",
	"S173_Conv2d_240x720x1x1",
	"S176_Conv2d_960x240x1x1_Relu6",
	"S184_Conv2d_18x960x1x1_Hsigmoid",
	"S185_Op_CONV_2D_0_69_trans_out0",
	"S179_Conv2d_24x960x1x1",
	"S180_Op_CONV_2D_0_66_trans_out0",
	"S189_Conv2d_192x960x1x1_Relu6",
	"S192_Conv2d_384x192x3x3_Relu6",
	"S200_Conv2d_18x384x1x1_Hsigmoid",
	"S201_Op_CONV_2D_0_77_trans_out0",
	"S195_Conv2d_24x384x1x1",
	"S196_Op_CONV_2D_0_74_trans_out0",
	"S205_Conv2d_96x384x1x1_Relu6",
	"S208_Conv2d_192x96x3x3_Relu6",
	"S216_Conv2d_18x192x1x1_Hsigmoid",
	"S217_Op_CONV_2D_0_85_trans_out0",
	"S211_Conv2d_24x192x1x1",
	"S212_Op_CONV_2D_0_82_trans_out0",
	"S221_Conv2d_96x192x1x1_Relu6",
	"S224_Conv2d_192x96x3x3_Relu6",
	"S232_Conv2d_18x192x1x1_Hsigmoid",
	"S233_Op_CONV_2D_0_93_trans_out0",
	"S227_Conv2d_24x192x1x1",
	"S228_Op_CONV_2D_0_90_trans_out0",
	"S237_Conv2d_48x192x1x1_Relu6",
	"S240_Conv2d_96x48x1x3_Relu6",
	"S249_Conv2d_18x96x1x1_Hsigmoid",
	"S243_Conv2d_24x96x1x1",
	"S253_Op_CUSTOM_0_110",
};
#pragma GCC push_options
#pragma GCC optimize ("-Os")
int SSD_tin_can_bottleCNN(
		signed char * __restrict__ Input_1,
		signed short * __restrict__ Output_1,
		signed char * __restrict__ Output_2,
		signed char * __restrict__ Output_3)

{
	AT_HYPERRAM_CL_EVENT UchanHR0;
	AT_HYPERRAM_CL_EVENT UchanHR1;
	AT_HYPERRAM_CL_EVENT UchanHR2;
	AT_HYPERRAM_CL_EVENT UchanHR3;
	AT_HYPERRAM_CL_EVENT UchanHR4;
	AT_HYPERRAM_CL_EVENT UchanHR5;
	AT_HYPERRAM_CL_EVENT UchanHR6;
	AT_HYPERRAM_CL_EVENT UchanHR7;
	AT_HYPERRAM_CL_EVENT UchanHR8;
	AT_HYPERRAM_CL_EVENT UchanHR9;
	AT_HYPERRAM_CL_EVENT UchanHR10;
	AT_HYPERRAM_CL_EVENT UchanHR11;
	AT_HYPERRAM_CL_EVENT UchanHR12;
	AT_HYPERRAM_CL_EVENT UchanHR13;
	AT_HYPERRAM_CL_EVENT UchanHR14;
	AT_HYPERRAM_CL_EVENT UchanHR15;
	AT_HYPERRAM_CL_EVENT UchanHR16;
	AT_HYPERRAM_CL_EVENT UchanHR17;
	AT_HYPERRAM_CL_EVENT UchanHR18;
	AT_HYPERRAM_CL_EVENT UchanHR19;
	/* Moving Featureextractormobilenetv2exp_6868d4c8, size 1536 from HyperRam at 2623224 to (size 1536) L2 at 86480 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2623224), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 86480), 1536, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_a924d691, size 864 from HyperRam at 2644872 to (size 864) L2 at 90896 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2644872), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 90896), 864, 0, &UchanHR1);
	/* Moving Featureextractormobilenetv2exp_d016b58d, size 2304 from HyperRam at 2606520 to (size 2304) L2 at 88592 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2606520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 88592), 2304, 0, &UchanHR2);
	SSD_Monitor[0] = gap_cl_readhwtimer();
	S3_Conv2d_24x3x3x3_Relu6(
		((signed char * __restrict__) Input_1), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+0)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+7200)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+3142116)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8224)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8248)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8544)) /* Infos */
	);
	SSD_Monitor[0] = gap_cl_readhwtimer() - SSD_Monitor[0];
	SSD_Monitor[1] = gap_cl_readhwtimer();
	S6_Conv2d_24x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+3142116)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5256)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+7296)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8272)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8296)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8556)) /* Infos */
	);
	SSD_Monitor[1] = gap_cl_readhwtimer() - SSD_Monitor[1];
	SSD_Monitor[2] = gap_cl_readhwtimer();
	S9_Conv2d_16x24x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+4104)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+8160)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+4985316)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8512)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8528)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8568)) /* Infos */
	);
	SSD_Monitor[2] = gap_cl_readhwtimer() - SSD_Monitor[2];
	/* Moving Featureextractormobilenetv2exp_db0a9ada, size 3456 from HyperRam at 2544312 to (size 3456) L2 at 191312 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2544312), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 191312), 3456, 0, &UchanHR3);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_6868d4c8 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	SSD_Monitor[3] = gap_cl_readhwtimer();
	S12_Conv2d_96x16x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+4985316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+86480)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+4488)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+3142116)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+7392)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+7488)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8580)) /* Infos */
	);
	SSD_Monitor[3] = gap_cl_readhwtimer() - SSD_Monitor[3];
	/* Moving Featureextractormobilenetv2exp_922ecd94, size 3456 from HyperRam at 2540856 to (size 3456) L2 at 85136 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2540856), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 85136), 3456, 0, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_a924d691 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	SSD_Monitor[4] = gap_cl_readhwtimer();
	S15_Conv2d_96x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+3142116)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+90896)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+4872)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+7584)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+7680)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8592)) /* Infos */
	);
	SSD_Monitor[4] = gap_cl_readhwtimer() - SSD_Monitor[4];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_d016b58d using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	SSD_Monitor[5] = gap_cl_readhwtimer();
	S18_Conv2d_24x96x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+88592)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+7776)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+4063716)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8320)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8344)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8604)) /* Infos */
	);
	SSD_Monitor[5] = gap_cl_readhwtimer() - SSD_Monitor[5];
	/* Moving Featureextractormobilenetv2exp_e4a41008, size 1296 from HyperRam at 2626296 to (size 1296) L2 at 82448 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2626296), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 82448), 1296, 0, &UchanHR1);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_922ecd94 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	SSD_Monitor[6] = gap_cl_readhwtimer();
	S21_Conv2d_144x24x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+4063716)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+85136)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+648)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5472)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5616)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8616)) /* Infos */
	);
	SSD_Monitor[6] = gap_cl_readhwtimer() - SSD_Monitor[6];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_e4a41008 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	SSD_Monitor[7] = gap_cl_readhwtimer();
	S24_Conv2d_144x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+82448)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+1224)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+3372516)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5760)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+5904)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8628)) /* Infos */
	);
	SSD_Monitor[7] = gap_cl_readhwtimer() - SSD_Monitor[7];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_db0a9ada using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[8] = gap_cl_readhwtimer();
	S27_Conv2d_24x144x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+3372516)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+191312)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+7872)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8368)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8392)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8640)) /* Infos */
	);
	SSD_Monitor[8] = gap_cl_readhwtimer() - SSD_Monitor[8];
	/* Moving Featureextractormobilenetv2exp_a61a4ff1, size 3456 from HyperRam at 2547768 to (size 3456) L2 at 188432 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2547768), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 188432), 3456, 0, &UchanHR0);
	SSD_Monitor[9] = gap_cl_readhwtimer();
	S28_MatAdd_24x60x80(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+4063716)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8652)) /* Infos */
	);
	SSD_Monitor[9] = gap_cl_readhwtimer() - SSD_Monitor[9];
	/* Moving Featureextractormobilenetv2exp_4c175508, size 1296 from HyperRam at 2627592 to (size 1296) L2 at 82448 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2627592), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 82448), 1296, 0, &UchanHR1);
	/* Moving Featureextractormobilenetv2exp_8ad79f5c, size 3456 from HyperRam at 2551224 to (size 3456) L2 at 104912 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2551224), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 104912), 3456, 0, &UchanHR2);
	/* Moving Featureextractormobilenetv2exp_225de092, size 3456 from HyperRam at 2554680 to (size 3456) L2 at 108368 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2554680), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108368), 3456, 0, &UchanHR3);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_a61a4ff1 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	SSD_Monitor[10] = gap_cl_readhwtimer();
	S31_Conv2d_144x24x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+188432)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+1800)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2796516)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+6048)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+6192)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8664)) /* Infos */
	);
	SSD_Monitor[10] = gap_cl_readhwtimer() - SSD_Monitor[10];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4c175508 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	SSD_Monitor[11] = gap_cl_readhwtimer();
	S34_Conv2d_144x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2796516)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+82448)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+2376)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+3487716)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+6336)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+6480)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8676)) /* Infos */
	);
	SSD_Monitor[11] = gap_cl_readhwtimer() - SSD_Monitor[11];
	/* Moving Featureextractormobilenetv2exp_43ab4e7d, size 3456 from HyperRam at 2561592 to (size 3456) L2 at 217232 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2561592), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 217232), 3456, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_4a22f47b, size 576 from HyperRam at 2656680 to (size 576) L2 at 220688 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2656680), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 220688), 576, 0, &UchanHR1);
	/* Moving S50_Mul_scale, size 144 from HyperRam at 2675592 to (size 144) L2 at 221264 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675592), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 221264), 144, 0, &UchanHR4);
	/* Moving S50_Mul_shift, size 144 from HyperRam at 2675736 to (size 144) L2 at 221408 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675736), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 221408), 144, 0, &UchanHR5);
	/* Moving S50_Infos, size 9 from HyperRam at 2680472 to (size 9) L2 at 221552 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680472), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 221552), 9, 0, &UchanHR6);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_8ad79f5c using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	SSD_Monitor[12] = gap_cl_readhwtimer();
	S37_Conv2d_24x144x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+3487716)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+104912)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+7968)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+76112)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8416)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8440)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8688)) /* Infos */
	);
	SSD_Monitor[12] = gap_cl_readhwtimer() - SSD_Monitor[12];
	/* Moving Featureextractormobilenetv2exp_24e95c58, size 1296 from HyperRam at 2628888 to (size 1296) L2 at 104912 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2628888), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 104912), 1296, 0, &UchanHR2);
	/* Moving Featureextractormobilenetv2exp_d1754f09, size 1296 from HyperRam at 2630184 to (size 1296) L2 at 223056 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2630184), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 223056), 1296, 0, &UchanHR7);
	/* Moving Featureextractormobilenetv2exp_d4437b58, size 576 from HyperRam at 2657256 to (size 576) L2 at 224352 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2657256), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 224352), 576, 0, &UchanHR8);
	/* Moving S53_Mul_scale, size 144 from HyperRam at 2675880 to (size 144) L2 at 224928 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675880), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 224928), 144, 0, &UchanHR9);
	/* Moving S53_Mul_shift, size 144 from HyperRam at 2676024 to (size 144) L2 at 225072 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676024), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 225072), 144, 0, &UchanHR10);
	/* Moving S53_Infos, size 9 from HyperRam at 2680484 to (size 9) L2 at 225216 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680484), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 225216), 9, 0, &UchanHR11);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_225de092 using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[13] = gap_cl_readhwtimer();
	S40_Conv2d_144x24x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+76112)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108368)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+2952)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+6624)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+6768)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8700)) /* Infos */
	);
	SSD_Monitor[13] = gap_cl_readhwtimer() - SSD_Monitor[13];
	/* Moving Featureextractormobilenetv2exp_48b245c5, size 3456 from HyperRam at 2558136 to (size 3456) L2 at 66896 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2558136), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 66896), 3456, 0, &UchanHR3);
	/* Moving S47_Infos, size 9 from HyperRam at 2680460 to (size 9) L2 at 70352 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680460), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 70352), 9, 0, &UchanHR12);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_24e95c58 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	SSD_Monitor[14] = gap_cl_readhwtimer();
	S43_Conv2d_144x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+104912)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+3528)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2854116)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+6912)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+7056)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8712)) /* Infos */
	);
	SSD_Monitor[14] = gap_cl_readhwtimer() - SSD_Monitor[14];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_48b245c5 using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[15] = gap_cl_readhwtimer();
	S46_Conv2d_24x144x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2854116)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+66896)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+8064)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8464)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8488)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8724)) /* Infos */
	);
	SSD_Monitor[15] = gap_cl_readhwtimer() - SSD_Monitor[15];
	/* Waiting completion of transfer of S47_Infos using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	SSD_Monitor[16] = gap_cl_readhwtimer();
	S47_MatAdd_24x30x40(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+76112)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+70352)) /* Infos */
	);
	SSD_Monitor[16] = gap_cl_readhwtimer() - SSD_Monitor[16];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_43ab4e7d using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4a22f47b using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S50_Mul_scale using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S50_Mul_shift using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S50_Infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	SSD_Monitor[17] = gap_cl_readhwtimer();
	S50_Conv2d_144x24x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+217232)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+220688)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+221264)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+221408)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+221552)) /* Infos */
	);
	SSD_Monitor[17] = gap_cl_readhwtimer() - SSD_Monitor[17];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_d1754f09 using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_d4437b58 using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S53_Mul_scale using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	/* Waiting completion of transfer of S53_Mul_shift using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	/* Waiting completion of transfer of S53_Infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	SSD_Monitor[18] = gap_cl_readhwtimer();
	S53_Conv2d_144x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+223056)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+224352)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2710116)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+224928)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+225072)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+225216)) /* Infos */
	);
	SSD_Monitor[18] = gap_cl_readhwtimer() - SSD_Monitor[18];
	/* Moving Featureextractormobilenetv2exp_070c419d, size 3456 from HyperRam at 2565048 to (size 3456) L2 at 104912 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2565048), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 104912), 3456, 0, &UchanHR0);
	/* Moving S56_Mul_scale, size 24 from HyperRam at 2679972 to (size 24) L2 at 108464 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679972), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108464), 24, 0, &UchanHR1);
	/* Moving S56_Mul_shift, size 24 from HyperRam at 2679996 to (size 24) L2 at 108488 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679996), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108488), 24, 0, &UchanHR2);
	/* Moving S56_Infos, size 9 from HyperRam at 2680496 to (size 9) L2 at 108512 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680496), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108512), 9, 0, &UchanHR3);
	/* Moving S57_Infos, size 9 from HyperRam at 2680508 to (size 9) L2 at 108524 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680508), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108524), 9, 0, &UchanHR4);
	/* Moving Featureextractormobilenetv2exp_3693aa42, size 3456 from HyperRam at 2568504 to (size 3456) L2 at 217232 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2568504), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 217232), 3456, 0, &UchanHR5);
	/* Moving Featureextractormobilenetv2exp_72b50c0a, size 576 from HyperRam at 2657832 to (size 576) L2 at 220688 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2657832), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 220688), 576, 0, &UchanHR6);
	/* Moving S60_Mul_scale, size 144 from HyperRam at 2676168 to (size 144) L2 at 221264 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676168), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 221264), 144, 0, &UchanHR7);
	/* Moving S60_Mul_shift, size 144 from HyperRam at 2676312 to (size 144) L2 at 221408 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676312), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 221408), 144, 0, &UchanHR8);
	/* Moving S60_Infos, size 9 from HyperRam at 2680520 to (size 9) L2 at 221552 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 221552), 9, 0, &UchanHR9);
	/* Moving Featureextractormobilenetv2exp_fb92201b, size 1296 from HyperRam at 2631480 to (size 1296) L2 at 222608 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2631480), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 222608), 1296, 0, &UchanHR10);
	/* Moving Featureextractormobilenetv2exp_1d0acefd, size 576 from HyperRam at 2658408 to (size 576) L2 at 223904 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2658408), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 223904), 576, 0, &UchanHR11);
	/* Moving S63_Mul_scale, size 144 from HyperRam at 2676456 to (size 144) L2 at 224480 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676456), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 224480), 144, 0, &UchanHR12);
	/* Moving S63_Mul_shift, size 144 from HyperRam at 2676600 to (size 144) L2 at 224624 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676600), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 224624), 144, 0, &UchanHR13);
	/* Moving S63_Infos, size 9 from HyperRam at 2680532 to (size 9) L2 at 224768 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680532), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 224768), 9, 0, &UchanHR14);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_070c419d using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S56_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S56_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S56_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[19] = gap_cl_readhwtimer();
	S56_Conv2d_24x144x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2710116)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+104912)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+37992)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+76112)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108464)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108488)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108512)) /* Infos */
	);
	SSD_Monitor[19] = gap_cl_readhwtimer() - SSD_Monitor[19];
	/* Waiting completion of transfer of S57_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[20] = gap_cl_readhwtimer();
	S57_MatAdd_24x30x40(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+76112)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2710116)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108524)) /* Infos */
	);
	SSD_Monitor[20] = gap_cl_readhwtimer() - SSD_Monitor[20];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_3693aa42 using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_72b50c0a using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S60_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of S60_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S60_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	SSD_Monitor[21] = gap_cl_readhwtimer();
	S60_Conv2d_144x24x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2710116)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+217232)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+220688)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+221264)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+221408)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+221552)) /* Infos */
	);
	SSD_Monitor[21] = gap_cl_readhwtimer() - SSD_Monitor[21];
	/* Moving Featureextractormobilenetv2exp_e9f95d46, size 6912 from HyperRam at 2467584 to (size 6912) L2 at 215696 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2467584), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 215696), 6912, 0, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_fb92201b using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_1d0acefd using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	/* Waiting completion of transfer of S63_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	/* Waiting completion of transfer of S63_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR13);
	/* Waiting completion of transfer of S63_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR14);
	SSD_Monitor[22] = gap_cl_readhwtimer();
	S63_Conv2d_144x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+222608)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+223904)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+224480)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+224624)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+224768)) /* Infos */
	);
	SSD_Monitor[22] = gap_cl_readhwtimer() - SSD_Monitor[22];
	/* Moving Featureextractormobilenetv2exp_ffca8de0, size 192 from HyperRam at 2673480 to (size 192) L2 at 80144 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673480), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80144), 192, 0, &UchanHR1);
	/* Moving S66_Mul_scale, size 48 from HyperRam at 2679408 to (size 48) L2 at 80336 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679408), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80336), 48, 0, &UchanHR2);
	/* Moving S66_Mul_shift, size 48 from HyperRam at 2679456 to (size 48) L2 at 80384 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679456), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80384), 48, 0, &UchanHR3);
	/* Moving S66_Infos, size 9 from HyperRam at 2680544 to (size 9) L2 at 80432 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680544), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80432), 9, 0, &UchanHR4);
	/* Moving Featureextractormobilenetv2exp_89048f6a, size 13824 from HyperRam at 2338560 to (size 13824) L2 at 166544 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2338560), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 166544), 13824, 0, &UchanHR5);
	/* Moving Featureextractormobilenetv2exp_0ed4f8ee, size 1152 from HyperRam at 2632776 to (size 1152) L2 at 180368 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2632776), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 180368), 1152, 0, &UchanHR6);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_e9f95d46 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_ffca8de0 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S66_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S66_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S66_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[23] = gap_cl_readhwtimer();
	S66_Conv2d_48x144x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+215696)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+80144)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+65744)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80336)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80384)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80432)) /* Infos */
	);
	SSD_Monitor[23] = gap_cl_readhwtimer() - SSD_Monitor[23];
	/* Moving S69_Mul_scale, size 288 from HyperRam at 2667528 to (size 288) L2 at 38096 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2667528), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38096), 288, 0, &UchanHR0);
	/* Moving S69_Mul_shift, size 288 from HyperRam at 2667816 to (size 288) L2 at 38384 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2667816), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38384), 288, 0, &UchanHR1);
	/* Moving S69_Infos, size 9 from HyperRam at 2680556 to (size 9) L2 at 38672 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680556), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38672), 9, 0, &UchanHR2);
	/* Moving Featureextractormobilenetv2exp_68d6fe31, size 2592 from HyperRam at 2596152 to (size 2592) L2 at 47696 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2596152), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 47696), 2592, 0, &UchanHR3);
	/* Moving Featureextractormobilenetv2exp_020fdb92, size 1152 from HyperRam at 2633928 to (size 1152) L2 at 50288 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2633928), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 50288), 1152, 0, &UchanHR4);
	/* Moving S72_Mul_scale, size 288 from HyperRam at 2668104 to (size 288) L2 at 51440 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2668104), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 51440), 288, 0, &UchanHR7);
	/* Moving S72_Mul_shift, size 288 from HyperRam at 2668392 to (size 288) L2 at 51728 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2668392), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 51728), 288, 0, &UchanHR8);
	/* Moving S72_Infos, size 9 from HyperRam at 2680568 to (size 9) L2 at 52016 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680568), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52016), 9, 0, &UchanHR9);
	/* Moving Featureextractormobilenetv2exp_49da5bf5, size 192 from HyperRam at 2673672 to (size 192) L2 at 52496 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673672), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52496), 192, 0, &UchanHR10);
	/* Moving S75_Mul_scale, size 48 from HyperRam at 2679504 to (size 48) L2 at 52688 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679504), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52688), 48, 0, &UchanHR11);
	/* Moving S75_Mul_shift, size 48 from HyperRam at 2679552 to (size 48) L2 at 52736 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679552), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52736), 48, 0, &UchanHR12);
	/* Moving S75_Infos, size 9 from HyperRam at 2680580 to (size 9) L2 at 52784 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680580), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52784), 9, 0, &UchanHR13);
	/* Moving S76_Infos, size 9 from HyperRam at 2680592 to (size 9) L2 at 52796 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680592), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52796), 9, 0, &UchanHR14);
	/* Moving Featureextractormobilenetv2exp_98c48eca, size 2592 from HyperRam at 2598744 to (size 2592) L2 at 224720 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2598744), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 224720), 2592, 0, &UchanHR15);
	/* Moving Featureextractormobilenetv2exp_badef1d6, size 1152 from HyperRam at 2636232 to (size 1152) L2 at 227312 using event 16 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2636232), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 227312), 1152, 0, &UchanHR16);
	/* Moving S82_Mul_scale, size 288 from HyperRam at 2669256 to (size 288) L2 at 228464 using event 17 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2669256), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 228464), 288, 0, &UchanHR17);
	/* Moving S82_Mul_shift, size 288 from HyperRam at 2669544 to (size 288) L2 at 228752 using event 18 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2669544), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 228752), 288, 0, &UchanHR18);
	/* Moving S82_Infos, size 9 from HyperRam at 2680616 to (size 9) L2 at 229040 using event 19 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680616), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 229040), 9, 0, &UchanHR19);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_89048f6a using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_0ed4f8ee using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S69_Mul_scale using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S69_Mul_shift using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S69_Infos using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	SSD_Monitor[24] = gap_cl_readhwtimer();
	S69_Conv2d_288x48x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+65744)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+166544)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+180368)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80144)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38384)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38672)) /* Infos */
	);
	SSD_Monitor[24] = gap_cl_readhwtimer() - SSD_Monitor[24];
	/* Moving Featureextractormobilenetv2exp_8022d855, size 13824 from HyperRam at 2352384 to (size 13824) L2 at 166544 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2352384), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 166544), 13824, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_10a44943, size 13824 from HyperRam at 2380032 to (size 13824) L2 at 210896 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2380032), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 210896), 13824, 0, &UchanHR1);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_68d6fe31 using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_020fdb92 using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S72_Mul_scale using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of S72_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S72_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	SSD_Monitor[25] = gap_cl_readhwtimer();
	S72_Conv2d_288x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80144)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47696)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+50288)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+51440)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+51728)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52016)) /* Infos */
	);
	SSD_Monitor[25] = gap_cl_readhwtimer() - SSD_Monitor[25];
	/* Moving Featureextractormobilenetv2exp_d7a27a34, size 13824 from HyperRam at 2366208 to (size 13824) L2 at 128336 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2366208), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 128336), 13824, 0, &UchanHR2);
	/* Moving Featureextractormobilenetv2exp_6b47e064, size 1152 from HyperRam at 2635080 to (size 1152) L2 at 142160 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2635080), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 142160), 1152, 0, &UchanHR3);
	/* Moving S79_Mul_scale, size 288 from HyperRam at 2668680 to (size 288) L2 at 143312 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2668680), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 143312), 288, 0, &UchanHR4);
	/* Moving S79_Mul_shift, size 288 from HyperRam at 2668968 to (size 288) L2 at 143600 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2668968), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 143600), 288, 0, &UchanHR5);
	/* Moving S79_Infos, size 9 from HyperRam at 2680604 to (size 9) L2 at 143888 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680604), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 143888), 9, 0, &UchanHR6);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_8022d855 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_49da5bf5 using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	/* Waiting completion of transfer of S75_Mul_scale using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	/* Waiting completion of transfer of S75_Mul_shift using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	/* Waiting completion of transfer of S75_Infos using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR13);
	SSD_Monitor[26] = gap_cl_readhwtimer();
	S75_Conv2d_48x288x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+166544)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+52496)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52688)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52736)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52784)) /* Infos */
	);
	SSD_Monitor[26] = gap_cl_readhwtimer() - SSD_Monitor[26];
	/* Waiting completion of transfer of S76_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR14);
	SSD_Monitor[27] = gap_cl_readhwtimer();
	S76_MatAdd_48x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+65744)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52796)) /* Infos */
	);
	SSD_Monitor[27] = gap_cl_readhwtimer() - SSD_Monitor[27];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_d7a27a34 using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_6b47e064 using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S79_Mul_scale using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S79_Mul_shift using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S79_Infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	SSD_Monitor[28] = gap_cl_readhwtimer();
	S79_Conv2d_288x48x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+128336)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+142160)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+143312)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+143600)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+143888)) /* Infos */
	);
	SSD_Monitor[28] = gap_cl_readhwtimer() - SSD_Monitor[28];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_98c48eca using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR15);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_badef1d6 using event 16 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR16);
	/* Waiting completion of transfer of S82_Mul_scale using event 17 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR17);
	/* Waiting completion of transfer of S82_Mul_shift using event 18 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR18);
	/* Waiting completion of transfer of S82_Infos using event 19 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR19);
	SSD_Monitor[29] = gap_cl_readhwtimer();
	S82_Conv2d_288x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+224720)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+227312)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+124496)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+228464)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+228752)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+229040)) /* Infos */
	);
	SSD_Monitor[29] = gap_cl_readhwtimer() - SSD_Monitor[29];
	/* Moving Featureextractormobilenetv2exp_e40ee3d2, size 192 from HyperRam at 2673864 to (size 192) L2 at 38096 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673864), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38096), 192, 0, &UchanHR0);
	/* Moving S85_Mul_scale, size 48 from HyperRam at 2679600 to (size 48) L2 at 38288 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679600), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38288), 48, 0, &UchanHR2);
	/* Moving S85_Mul_shift, size 48 from HyperRam at 2679648 to (size 48) L2 at 38336 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679648), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38336), 48, 0, &UchanHR3);
	/* Moving S85_Infos, size 9 from HyperRam at 2680628 to (size 9) L2 at 38384 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680628), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38384), 9, 0, &UchanHR4);
	/* Moving S86_Infos, size 9 from HyperRam at 2680640 to (size 9) L2 at 81296 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680640), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81296), 9, 0, &UchanHR5);
	/* Moving Featureextractormobilenetv2exp_98660d0b, size 2592 from HyperRam at 2601336 to (size 2592) L2 at 224720 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2601336), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 224720), 2592, 0, &UchanHR6);
	/* Moving Featureextractormobilenetv2exp_81193444, size 1152 from HyperRam at 2638536 to (size 1152) L2 at 227312 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2638536), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 227312), 1152, 0, &UchanHR7);
	/* Moving S92_Mul_scale, size 288 from HyperRam at 2670408 to (size 288) L2 at 228464 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2670408), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 228464), 288, 0, &UchanHR8);
	/* Moving S92_Mul_shift, size 288 from HyperRam at 2670696 to (size 288) L2 at 228752 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2670696), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 228752), 288, 0, &UchanHR9);
	/* Moving S92_Infos, size 9 from HyperRam at 2680664 to (size 9) L2 at 229040 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680664), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 229040), 9, 0, &UchanHR10);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_10a44943 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_e40ee3d2 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S85_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S85_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S85_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[30] = gap_cl_readhwtimer();
	S85_Conv2d_48x288x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+124496)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+210896)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52496)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38288)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38336)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38384)) /* Infos */
	);
	SSD_Monitor[30] = gap_cl_readhwtimer() - SSD_Monitor[30];
	/* Moving Featureextractormobilenetv2exp_dd90b460, size 13824 from HyperRam at 2393856 to (size 13824) L2 at 128336 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2393856), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 128336), 13824, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_31bd8e31, size 1152 from HyperRam at 2637384 to (size 1152) L2 at 142160 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2637384), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 142160), 1152, 0, &UchanHR1);
	/* Moving S89_Mul_scale, size 288 from HyperRam at 2669832 to (size 288) L2 at 143312 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2669832), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 143312), 288, 0, &UchanHR2);
	/* Moving S89_Mul_shift, size 288 from HyperRam at 2670120 to (size 288) L2 at 143600 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2670120), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 143600), 288, 0, &UchanHR3);
	/* Moving S89_Infos, size 9 from HyperRam at 2680652 to (size 9) L2 at 143888 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680652), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 143888), 9, 0, &UchanHR4);
	/* Moving Featureextractormobilenetv2exp_13c8766a, size 13824 from HyperRam at 2407680 to (size 13824) L2 at 210896 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2407680), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 210896), 13824, 0, &UchanHR11);
	/* Waiting completion of transfer of S86_Infos using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	SSD_Monitor[31] = gap_cl_readhwtimer();
	S86_MatAdd_48x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52496)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2695716)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81296)) /* Infos */
	);
	SSD_Monitor[31] = gap_cl_readhwtimer() - SSD_Monitor[31];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_dd90b460 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_31bd8e31 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S89_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S89_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S89_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[32] = gap_cl_readhwtimer();
	S89_Conv2d_288x48x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2695716)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+128336)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+142160)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+143312)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+143600)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+143888)) /* Infos */
	);
	SSD_Monitor[32] = gap_cl_readhwtimer() - SSD_Monitor[32];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_98660d0b using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_81193444 using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of S92_Mul_scale using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S92_Mul_shift using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	/* Waiting completion of transfer of S92_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	SSD_Monitor[33] = gap_cl_readhwtimer();
	S92_Conv2d_288x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+224720)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+227312)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+124496)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+228464)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+228752)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+229040)) /* Infos */
	);
	SSD_Monitor[33] = gap_cl_readhwtimer() - SSD_Monitor[33];
	/* Moving Featureextractormobilenetv2exp_e6001a3d, size 192 from HyperRam at 2674056 to (size 192) L2 at 38096 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674056), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38096), 192, 0, &UchanHR0);
	/* Moving S95_Mul_scale, size 48 from HyperRam at 2679696 to (size 48) L2 at 38288 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679696), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38288), 48, 0, &UchanHR1);
	/* Moving S95_Mul_shift, size 48 from HyperRam at 2679744 to (size 48) L2 at 38336 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679744), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38336), 48, 0, &UchanHR2);
	/* Moving S95_Infos, size 9 from HyperRam at 2680676 to (size 9) L2 at 38384 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680676), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38384), 9, 0, &UchanHR3);
	/* Moving S96_Infos, size 9 from HyperRam at 2680688 to (size 9) L2 at 96272 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680688), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 96272), 9, 0, &UchanHR4);
	/* Moving Featureextractormobilenetv2exp_bc1e6bd0, size 13824 from HyperRam at 2421504 to (size 13824) L2 at 81296 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2421504), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81296), 13824, 0, &UchanHR5);
	/* Moving Featureextractormobilenetv2exp_234f34d0, size 1152 from HyperRam at 2639688 to (size 1152) L2 at 95120 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2639688), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 95120), 1152, 0, &UchanHR6);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_13c8766a using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_e6001a3d using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S95_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S95_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S95_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[34] = gap_cl_readhwtimer();
	S95_Conv2d_48x288x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+124496)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+210896)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+66896)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38288)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38336)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38384)) /* Infos */
	);
	SSD_Monitor[34] = gap_cl_readhwtimer() - SSD_Monitor[34];
	/* Moving Featureextractormobilenetv2exp_2a46f942, size 2592 from HyperRam at 2603928 to (size 2592) L2 at 210896 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2603928), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 210896), 2592, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_0786b546, size 1152 from HyperRam at 2640840 to (size 1152) L2 at 213488 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2640840), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 213488), 1152, 0, &UchanHR1);
	/* Moving S102_Mul_scale, size 288 from HyperRam at 2671560 to (size 288) L2 at 214640 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2671560), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 214640), 288, 0, &UchanHR2);
	/* Moving S102_Mul_shift, size 288 from HyperRam at 2671848 to (size 288) L2 at 214928 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2671848), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 214928), 288, 0, &UchanHR3);
	/* Moving S102_Infos, size 9 from HyperRam at 2680712 to (size 9) L2 at 215216 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680712), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 215216), 9, 0, &UchanHR7);
	/* Waiting completion of transfer of S96_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[35] = gap_cl_readhwtimer();
	S96_MatAdd_48x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2695716)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+66896)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+96272)) /* Infos */
	);
	SSD_Monitor[35] = gap_cl_readhwtimer() - SSD_Monitor[35];
	/* Moving S99_Mul_scale, size 288 from HyperRam at 2670984 to (size 288) L2 at 52496 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2670984), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52496), 288, 0, &UchanHR4);
	/* Moving S99_Mul_shift, size 288 from HyperRam at 2671272 to (size 288) L2 at 52784 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2671272), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52784), 288, 0, &UchanHR8);
	/* Moving S99_Infos, size 9 from HyperRam at 2680700 to (size 9) L2 at 53072 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680700), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53072), 9, 0, &UchanHR9);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_bc1e6bd0 using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_234f34d0 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S99_Mul_scale using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S99_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S99_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	SSD_Monitor[36] = gap_cl_readhwtimer();
	S99_Conv2d_288x48x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81296)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+95120)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+124496)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52496)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52784)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53072)) /* Infos */
	);
	SSD_Monitor[36] = gap_cl_readhwtimer() - SSD_Monitor[36];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_2a46f942 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_0786b546 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S102_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S102_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S102_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	SSD_Monitor[37] = gap_cl_readhwtimer();
	S102_Conv2d_288x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+124496)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+210896)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+213488)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+214640)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+214928)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+215216)) /* Infos */
	);
	SSD_Monitor[37] = gap_cl_readhwtimer() - SSD_Monitor[37];
	/* Moving Featureextractormobilenetv2exp_eeb8ab91, size 20736 from HyperRam at 2282112 to (size 20736) L2 at 177200 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2282112), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 177200), 20736, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_4fdaedaf, size 288 from HyperRam at 2672136 to (size 288) L2 at 199664 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2672136), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 199664), 288, 0, &UchanHR1);
	/* Moving S105_Mul_scale, size 72 from HyperRam at 2678616 to (size 72) L2 at 199952 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678616), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 199952), 72, 0, &UchanHR2);
	/* Moving S105_Mul_shift, size 72 from HyperRam at 2678688 to (size 72) L2 at 200024 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678688), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 200024), 72, 0, &UchanHR3);
	/* Moving S105_Infos, size 9 from HyperRam at 2680724 to (size 9) L2 at 200096 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680724), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 200096), 9, 0, &UchanHR4);
	/* Moving Featureextractormobilenetv2exp_ce4b614b, size 31104 from HyperRam at 2103552 to (size 31104) L2 at 146096 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2103552), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 146096), 31104, 0, &UchanHR5);
	/* Moving Featureextractormobilenetv2exp_4e7bedd6, size 1728 from HyperRam at 2611128 to (size 1728) L2 at 197936 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2611128), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 197936), 1728, 0, &UchanHR6);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_eeb8ab91 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4fdaedaf using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S105_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S105_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S105_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[38] = gap_cl_readhwtimer();
	S105_Conv2d_72x288x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+177200)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+199664)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+124496)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+199952)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+200024)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+200096)) /* Infos */
	);
	SSD_Monitor[38] = gap_cl_readhwtimer() - SSD_Monitor[38];
	/* Moving S108_Mul_scale, size 432 from HyperRam at 2660424 to (size 432) L2 at 75584 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2660424), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 75584), 432, 0, &UchanHR0);
	/* Moving S108_Mul_shift, size 432 from HyperRam at 2660856 to (size 432) L2 at 76016 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2660856), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 76016), 432, 0, &UchanHR1);
	/* Moving S108_Infos, size 9 from HyperRam at 2680736 to (size 9) L2 at 76448 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680736), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 76448), 9, 0, &UchanHR2);
	/* Moving Featureextractormobilenetv2exp_91e62c4b, size 3888 from HyperRam at 2521464 to (size 3888) L2 at 71696 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2521464), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 71696), 3888, 0, &UchanHR3);
	/* Moving Featureextractormobilenetv2exp_10c1fd87, size 1728 from HyperRam at 2612856 to (size 1728) L2 at 108080 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2612856), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108080), 1728, 0, &UchanHR4);
	/* Moving Featureextractormobilenetv2exp_52133b70, size 31104 from HyperRam at 2134656 to (size 31104) L2 at 76976 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2134656), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 76976), 31104, 0, &UchanHR7);
	/* Moving Featureextractormobilenetv2exp_a5e99dd2, size 288 from HyperRam at 2672424 to (size 288) L2 at 109808 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2672424), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 109808), 288, 0, &UchanHR8);
	/* Moving S114_Mul_scale, size 72 from HyperRam at 2678760 to (size 72) L2 at 110096 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678760), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 110096), 72, 0, &UchanHR9);
	/* Moving S114_Mul_shift, size 72 from HyperRam at 2678832 to (size 72) L2 at 110168 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678832), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 110168), 72, 0, &UchanHR10);
	/* Moving S114_Infos, size 9 from HyperRam at 2680760 to (size 9) L2 at 110240 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680760), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 110240), 9, 0, &UchanHR11);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_ce4b614b using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4e7bedd6 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S108_Mul_scale using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S108_Mul_shift using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S108_Infos using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	SSD_Monitor[39] = gap_cl_readhwtimer();
	S108_Conv2d_432x72x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+124496)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+146096)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+197936)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+75584)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+76016)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+76448)) /* Infos */
	);
	SSD_Monitor[39] = gap_cl_readhwtimer() - SSD_Monitor[39];
	/* Moving S111_Mul_scale, size 432 from HyperRam at 2661288 to (size 432) L2 at 57296 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2661288), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 57296), 432, 0, &UchanHR0);
	/* Moving S111_Mul_shift, size 432 from HyperRam at 2661720 to (size 432) L2 at 57728 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2661720), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 57728), 432, 0, &UchanHR1);
	/* Moving S111_Infos, size 9 from HyperRam at 2680748 to (size 9) L2 at 58160 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680748), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 58160), 9, 0, &UchanHR2);
	/* Moving Featureextractormobilenetv2exp_412321df, size 31104 from HyperRam at 2165760 to (size 31104) L2 at 198896 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2165760), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 198896), 31104, 0, &UchanHR5);
	/* Moving Featureextractormobilenetv2exp_5de61ec5, size 1728 from HyperRam at 2614584 to (size 1728) L2 at 167696 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2614584), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 167696), 1728, 0, &UchanHR6);
	/* Moving S118_Mul_scale, size 432 from HyperRam at 2662152 to (size 432) L2 at 169424 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2662152), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 169424), 432, 0, &UchanHR12);
	/* Moving S118_Mul_shift, size 432 from HyperRam at 2662584 to (size 432) L2 at 169856 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2662584), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 169856), 432, 0, &UchanHR13);
	/* Moving S118_Infos, size 9 from HyperRam at 2680784 to (size 9) L2 at 170288 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680784), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 170288), 9, 0, &UchanHR14);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_91e62c4b using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_10c1fd87 using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S111_Mul_scale using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S111_Mul_shift using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S111_Infos using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	SSD_Monitor[40] = gap_cl_readhwtimer();
	S111_Conv2d_432x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+71696)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+108080)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2810916)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+57296)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+57728)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+58160)) /* Infos */
	);
	SSD_Monitor[40] = gap_cl_readhwtimer() - SSD_Monitor[40];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_52133b70 using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_a5e99dd2 using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S114_Mul_scale using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	/* Waiting completion of transfer of S114_Mul_shift using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	/* Waiting completion of transfer of S114_Infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	SSD_Monitor[41] = gap_cl_readhwtimer();
	S114_Conv2d_72x432x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2810916)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+76976)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+109808)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+110096)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+110168)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+110240)) /* Infos */
	);
	SSD_Monitor[41] = gap_cl_readhwtimer() - SSD_Monitor[41];
	/* Moving S115_Infos, size 9 from HyperRam at 2680772 to (size 9) L2 at 59696 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680772), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 59696), 9, 0, &UchanHR0);
	/* Waiting completion of transfer of S115_Infos using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	SSD_Monitor[42] = gap_cl_readhwtimer();
	S115_MatAdd_72x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+124496)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+177296)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+59696)) /* Infos */
	);
	SSD_Monitor[42] = gap_cl_readhwtimer() - SSD_Monitor[42];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_412321df using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_5de61ec5 using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S118_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	/* Waiting completion of transfer of S118_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR13);
	/* Waiting completion of transfer of S118_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR14);
	SSD_Monitor[43] = gap_cl_readhwtimer();
	S118_Conv2d_432x72x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+177296)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+198896)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+167696)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+169424)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+169856)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+170288)) /* Infos */
	);
	SSD_Monitor[43] = gap_cl_readhwtimer() - SSD_Monitor[43];
	/* Moving Featureextractormobilenetv2exp_c58d241b, size 3888 from HyperRam at 2525352 to (size 3888) L2 at 198896 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2525352), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 198896), 3888, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_0438cc0f, size 1728 from HyperRam at 2616312 to (size 1728) L2 at 202784 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2616312), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 202784), 1728, 0, &UchanHR1);
	/* Moving S121_Mul_scale, size 432 from HyperRam at 2663016 to (size 432) L2 at 204512 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2663016), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 204512), 432, 0, &UchanHR2);
	/* Moving S121_Mul_shift, size 432 from HyperRam at 2663448 to (size 432) L2 at 204944 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2663448), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 204944), 432, 0, &UchanHR3);
	/* Moving S121_Infos, size 9 from HyperRam at 2680796 to (size 9) L2 at 205376 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680796), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 205376), 9, 0, &UchanHR4);
	/* Moving Featureextractormobilenetv2exp_f8dde384, size 1728 from HyperRam at 2618040 to (size 1728) L2 at 207296 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2618040), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 207296), 1728, 0, &UchanHR5);
	/* Moving S128_Mul_scale, size 432 from HyperRam at 2663880 to (size 432) L2 at 209024 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2663880), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 209024), 432, 0, &UchanHR6);
	/* Moving S128_Mul_shift, size 432 from HyperRam at 2664312 to (size 432) L2 at 209456 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2664312), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 209456), 432, 0, &UchanHR7);
	/* Moving S128_Infos, size 9 from HyperRam at 2680832 to (size 9) L2 at 209888 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680832), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 209888), 9, 0, &UchanHR8);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_c58d241b using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_0438cc0f using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S121_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S121_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S121_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[44] = gap_cl_readhwtimer();
	S121_Conv2d_432x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+198896)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+202784)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+204512)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+204944)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+205376)) /* Infos */
	);
	SSD_Monitor[44] = gap_cl_readhwtimer() - SSD_Monitor[44];
	/* Moving Featureextractormobilenetv2exp_b7b986df, size 31104 from HyperRam at 2196864 to (size 31104) L2 at 76976 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2196864), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 76976), 31104, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_4a14691f, size 288 from HyperRam at 2672712 to (size 288) L2 at 108080 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2672712), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108080), 288, 0, &UchanHR1);
	/* Moving S124_Mul_scale, size 72 from HyperRam at 2678904 to (size 72) L2 at 108368 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678904), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108368), 72, 0, &UchanHR2);
	/* Moving S124_Mul_shift, size 72 from HyperRam at 2678976 to (size 72) L2 at 108440 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678976), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108440), 72, 0, &UchanHR3);
	/* Moving S124_Infos, size 9 from HyperRam at 2680808 to (size 9) L2 at 108512 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680808), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108512), 9, 0, &UchanHR4);
	/* Moving S125_Infos, size 9 from HyperRam at 2680820 to (size 9) L2 at 108524 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680820), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 108524), 9, 0, &UchanHR9);
	/* Moving Boxpredictor_0classpredictorco, size 3888 from HyperRam at 2529240 to (size 3888) L2 at 203408 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2529240), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 203408), 3888, 0, &UchanHR10);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_b7b986df using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4a14691f using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S124_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S124_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S124_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[45] = gap_cl_readhwtimer();
	S124_Conv2d_72x432x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+76976)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+108080)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+55376)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108368)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108440)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108512)) /* Infos */
	);
	SSD_Monitor[45] = gap_cl_readhwtimer() - SSD_Monitor[45];
	/* Waiting completion of transfer of S125_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	SSD_Monitor[46] = gap_cl_readhwtimer();
	S125_MatAdd_72x15x20(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+177296)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+55376)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+108524)) /* Infos */
	);
	SSD_Monitor[46] = gap_cl_readhwtimer() - SSD_Monitor[46];
	/* Moving Featureextractormobilenetv2exp_a9a81d58, size 31104 from HyperRam at 2227968 to (size 31104) L2 at 172304 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2227968), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 172304), 31104, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_c51751b2, size 3888 from HyperRam at 2533128 to (size 3888) L2 at 213136 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2533128), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 213136), 3888, 0, &UchanHR1);
	/* Moving Featureextractormobilenetv2exp_661144ee, size 1728 from HyperRam at 2619768 to (size 1728) L2 at 217024 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2619768), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 217024), 1728, 0, &UchanHR2);
	/* Moving S141_Mul_scale, size 432 from HyperRam at 2664744 to (size 432) L2 at 218752 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2664744), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 218752), 432, 0, &UchanHR3);
	/* Moving S141_Mul_shift, size 432 from HyperRam at 2665176 to (size 432) L2 at 219184 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2665176), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 219184), 432, 0, &UchanHR4);
	/* Moving S141_Infos, size 9 from HyperRam at 2680916 to (size 9) L2 at 219616 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680916), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 219616), 9, 0, &UchanHR9);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_a9a81d58 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_f8dde384 using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S128_Mul_scale using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S128_Mul_shift using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of S128_Infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	SSD_Monitor[47] = gap_cl_readhwtimer();
	S128_Conv2d_432x72x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2681316)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+172304)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+207296)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+209024)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+209456)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+209888)) /* Infos */
	);
	SSD_Monitor[47] = gap_cl_readhwtimer() - SSD_Monitor[47];
	/* Moving Boxpredictor_0boxencodingpredi_3ef25574, size 5184 from HyperRam at 2507064 to (size 5184) L2 at 171296 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2507064), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 171296), 5184, 0, &UchanHR0);
	/* Moving Boxpredictor_0boxencodingpredi, size 48 from HyperRam at 2679792 to (size 48) L2 at 176480 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679792), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 176480), 48, 0, &UchanHR5);
	/* Moving S131_Mul_scale, size 12 from HyperRam at 2680844 to (size 12) L2 at 176528 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680844), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 176528), 12, 0, &UchanHR6);
	/* Moving S131_Mul_shift, size 12 from HyperRam at 2680856 to (size 12) L2 at 176540 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680856), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 176540), 12, 0, &UchanHR7);
	/* Moving S131_Infos, size 9 from HyperRam at 2680868 to (size 9) L2 at 176552 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680868), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 176552), 9, 0, &UchanHR8);
	/* Moving Boxpredictor_0classpredictorbi, size 36 from HyperRam at 2679936 to (size 36) L2 at 170396 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679936), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 170396), 36, 0, &UchanHR11);
	/* Moving S136_Mul_scale, size 9 from HyperRam at 2680880 to (size 9) L2 at 170432 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680880), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 170432), 9, 0, &UchanHR12);
	/* Moving S136_Mul_shift, size 9 from HyperRam at 2680892 to (size 9) L2 at 170444 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680892), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 170444), 9, 0, &UchanHR13);
	/* Moving S136_Infos, size 9 from HyperRam at 2680904 to (size 9) L2 at 170456 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680904), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 170456), 9, 0, &UchanHR14);
	/* Waiting completion of transfer of Boxpredictor_0classpredictorco using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	/* Waiting completion of transfer of Boxpredictor_0classpredictorbi using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	/* Waiting completion of transfer of S136_Mul_scale using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	/* Waiting completion of transfer of S136_Mul_shift using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR13);
	/* Waiting completion of transfer of S136_Infos using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR14);
	SSD_Monitor[48] = gap_cl_readhwtimer();
	S136_Conv2d_9x432x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+203408)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+170396)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+167696)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+170432)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+170444)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+170456)) /* Infos */
	);
	SSD_Monitor[48] = gap_cl_readhwtimer() - SSD_Monitor[48];
	SSD_Monitor[49] = gap_cl_readhwtimer();
	S137_Op_CONV_2D_0_50_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+167696)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+208472)) /* Out */
	);
	SSD_Monitor[49] = gap_cl_readhwtimer() - SSD_Monitor[49];
	/* Waiting completion of transfer of Boxpredictor_0boxencodingpredi_3ef25574 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Boxpredictor_0boxencodingpredi using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S131_Mul_scale using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S131_Mul_shift using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of S131_Infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	SSD_Monitor[50] = gap_cl_readhwtimer();
	S131_Conv2d_12x432x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+171296)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+176480)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+167696)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+176528)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+176540)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+176552)) /* Infos */
	);
	SSD_Monitor[50] = gap_cl_readhwtimer() - SSD_Monitor[50];
	SSD_Monitor[51] = gap_cl_readhwtimer();
	S132_Op_CONV_2D_0_48_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+167696)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+202256)) /* Out */
	);
	SSD_Monitor[51] = gap_cl_readhwtimer() - SSD_Monitor[51];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_c51751b2 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_661144ee using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S141_Mul_scale using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S141_Mul_shift using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S141_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	SSD_Monitor[52] = gap_cl_readhwtimer();
	S141_Conv2d_432x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+213136)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+217024)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+167696)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+218752)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+219184)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+219616)) /* Infos */
	);
	SSD_Monitor[52] = gap_cl_readhwtimer() - SSD_Monitor[52];
	/* Moving Featureextractormobilenetv2exp_a2274156, size 51840 from HyperRam at 2014848 to (size 51840) L2 at 47696 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2014848), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 47696), 51840, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_c87ef171, size 480 from HyperRam at 2658984 to (size 480) L2 at 99536 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2658984), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 99536), 480, 0, &UchanHR1);
	/* Moving S144_Mul_scale, size 120 from HyperRam at 2676744 to (size 120) L2 at 100016 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676744), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 100016), 120, 0, &UchanHR2);
	/* Moving S144_Mul_shift, size 120 from HyperRam at 2676864 to (size 120) L2 at 100136 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676864), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 100136), 120, 0, &UchanHR3);
	/* Moving S144_Infos, size 9 from HyperRam at 2680928 to (size 9) L2 at 100256 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680928), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 100256), 9, 0, &UchanHR4);
	/* Moving Featureextractormobilenetv2exp_b050988d, size 2880 from HyperRam at 2578872 to (size 2880) L2 at 128336 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2578872), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 128336), 2880, 0, &UchanHR5);
	/* Moving S147_Mul_scale, size 720 from HyperRam at 2648040 to (size 720) L2 at 131216 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2648040), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 131216), 720, 0, &UchanHR6);
	/* Moving S147_Mul_shift, size 720 from HyperRam at 2648760 to (size 720) L2 at 131936 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2648760), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 131936), 720, 0, &UchanHR7);
	/* Moving S147_Infos, size 9 from HyperRam at 2680940 to (size 9) L2 at 132656 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680940), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 132656), 9, 0, &UchanHR8);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_a2274156 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_c87ef171 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S144_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S144_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S144_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[53] = gap_cl_readhwtimer();
	S144_Conv2d_120x432x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+167696)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47696)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+99536)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+100016)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+100136)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+100256)) /* Infos */
	);
	SSD_Monitor[53] = gap_cl_readhwtimer() - SSD_Monitor[53];
	/* Moving Featureextractormobilenetv2exp_92a94755, size 6480 from HyperRam at 2481408 to (size 6480) L2 at 162896 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2481408), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 162896), 6480, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_47549dfd, size 2880 from HyperRam at 2581752 to (size 2880) L2 at 169376 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2581752), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 169376), 2880, 0, &UchanHR1);
	/* Moving S150_Mul_scale, size 720 from HyperRam at 2649480 to (size 720) L2 at 172256 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2649480), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 172256), 720, 0, &UchanHR2);
	/* Moving S150_Mul_shift, size 720 from HyperRam at 2650200 to (size 720) L2 at 172976 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2650200), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 172976), 720, 0, &UchanHR3);
	/* Moving S150_Infos, size 9 from HyperRam at 2680952 to (size 9) L2 at 173696 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680952), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 173696), 9, 0, &UchanHR4);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_b050988d using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S147_Mul_scale using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S147_Mul_shift using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of S147_Infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	SSD_Monitor[54] = gap_cl_readhwtimer();
	S147_Conv2d_720x120x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+0)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+128336)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47696)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+131216)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+131936)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+132656)) /* Infos */
	);
	SSD_Monitor[54] = gap_cl_readhwtimer() - SSD_Monitor[54];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_92a94755 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_47549dfd using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S150_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S150_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S150_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[55] = gap_cl_readhwtimer();
	S150_Conv2d_720x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47696)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+162896)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+169376)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+105296)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+172256)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+172976)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+173696)) /* Infos */
	);
	SSD_Monitor[55] = gap_cl_readhwtimer() - SSD_Monitor[55];
	/* Moving Featureextractormobilenetv2exp_4ae70677, size 480 from HyperRam at 2659464 to (size 480) L2 at 80336 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2659464), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80336), 480, 0, &UchanHR0);
	/* Moving S153_Mul_scale, size 120 from HyperRam at 2676984 to (size 120) L2 at 80816 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2676984), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80816), 120, 0, &UchanHR1);
	/* Moving S153_Mul_shift, size 120 from HyperRam at 2677104 to (size 120) L2 at 80936 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677104), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80936), 120, 0, &UchanHR2);
	/* Moving S153_Infos, size 9 from HyperRam at 2680964 to (size 9) L2 at 81056 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680964), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81056), 9, 0, &UchanHR3);
	/* Moving Featureextractormobilenetv2exp_4c239961, size 6480 from HyperRam at 2487888 to (size 6480) L2 at 162896 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2487888), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 162896), 6480, 0, &UchanHR4);
	/* Moving Featureextractormobilenetv2exp_d2dba10d, size 2880 from HyperRam at 2587512 to (size 2880) L2 at 169376 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2587512), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 169376), 2880, 0, &UchanHR5);
	/* Moving S160_Mul_scale, size 720 from HyperRam at 2652360 to (size 720) L2 at 172256 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2652360), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 172256), 720, 0, &UchanHR6);
	/* Moving S160_Mul_shift, size 720 from HyperRam at 2653080 to (size 720) L2 at 172976 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2653080), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 172976), 720, 0, &UchanHR7);
	/* Moving S160_Infos, size 9 from HyperRam at 2681000 to (size 9) L2 at 173696 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681000), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 173696), 9, 0, &UchanHR8);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4ae70677 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S153_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S153_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S153_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[56] = gap_cl_readhwtimer();
	S153_Conv2d_120x720x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+105296)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+86400)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+80336)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47696)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80816)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80936)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81056)) /* Infos */
	);
	SSD_Monitor[56] = gap_cl_readhwtimer() - SSD_Monitor[56];
	/* Moving S154_Infos, size 9 from HyperRam at 2680976 to (size 9) L2 at 57296 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680976), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 57296), 9, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_2c2e1c56, size 2880 from HyperRam at 2584632 to (size 2880) L2 at 118736 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2584632), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 118736), 2880, 0, &UchanHR1);
	/* Moving S157_Mul_scale, size 720 from HyperRam at 2650920 to (size 720) L2 at 121616 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2650920), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 121616), 720, 0, &UchanHR2);
	/* Moving S157_Mul_shift, size 720 from HyperRam at 2651640 to (size 720) L2 at 122336 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2651640), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 122336), 720, 0, &UchanHR3);
	/* Moving S157_Infos, size 9 from HyperRam at 2680988 to (size 9) L2 at 123056 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680988), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 123056), 9, 0, &UchanHR9);
	/* Waiting completion of transfer of S154_Infos using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	SSD_Monitor[57] = gap_cl_readhwtimer();
	S154_MatAdd_120x8x10(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47696)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+153296)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+57296)) /* Infos */
	);
	SSD_Monitor[57] = gap_cl_readhwtimer() - SSD_Monitor[57];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_2c2e1c56 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S157_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S157_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S157_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	SSD_Monitor[58] = gap_cl_readhwtimer();
	S157_Conv2d_720x120x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+153296)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+172800)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+118736)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+121616)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+122336)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+123056)) /* Infos */
	);
	SSD_Monitor[58] = gap_cl_readhwtimer() - SSD_Monitor[58];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_4c239961 using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_d2dba10d using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S160_Mul_scale using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S160_Mul_shift using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of S160_Infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	SSD_Monitor[59] = gap_cl_readhwtimer();
	S160_Conv2d_720x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+162896)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+169376)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+95696)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+172256)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+172976)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+173696)) /* Infos */
	);
	SSD_Monitor[59] = gap_cl_readhwtimer() - SSD_Monitor[59];
	/* Moving Featureextractormobilenetv2exp_18e7e1f9, size 480 from HyperRam at 2659944 to (size 480) L2 at 70736 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2659944), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 70736), 480, 0, &UchanHR0);
	/* Moving S163_Mul_scale, size 120 from HyperRam at 2677224 to (size 120) L2 at 71216 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677224), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 71216), 120, 0, &UchanHR1);
	/* Moving S163_Mul_shift, size 120 from HyperRam at 2677344 to (size 120) L2 at 71336 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677344), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 71336), 120, 0, &UchanHR2);
	/* Moving S163_Infos, size 9 from HyperRam at 2681012 to (size 9) L2 at 71456 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681012), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 71456), 9, 0, &UchanHR3);
	/* Moving S170_Mul_scale, size 720 from HyperRam at 2655240 to (size 720) L2 at 163616 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2655240), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 163616), 720, 0, &UchanHR4);
	/* Moving S170_Mul_shift, size 720 from HyperRam at 2655960 to (size 720) L2 at 164336 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2655960), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 164336), 720, 0, &UchanHR5);
	/* Moving S170_Infos, size 9 from HyperRam at 2681048 to (size 9) L2 at 165056 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681048), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 165056), 9, 0, &UchanHR6);
	/* Moving Featureextractormobilenetv2con, size 3840 from HyperRam at 2537016 to (size 3840) L2 at 178256 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2537016), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 178256), 3840, 0, &UchanHR7);
	/* Moving S176_Mul_scale, size 960 from HyperRam at 2642952 to (size 960) L2 at 182096 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2642952), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 182096), 960, 0, &UchanHR8);
	/* Moving S176_Mul_shift, size 960 from HyperRam at 2643912 to (size 960) L2 at 183056 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2643912), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 183056), 960, 0, &UchanHR9);
	/* Moving S176_Infos, size 9 from HyperRam at 2681072 to (size 9) L2 at 184016 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681072), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 184016), 9, 0, &UchanHR10);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_18e7e1f9 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S163_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S163_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S163_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[60] = gap_cl_readhwtimer();
	S163_Conv2d_120x720x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+95696)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+259200)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+70736)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+71216)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+71336)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+71456)) /* Infos */
	);
	SSD_Monitor[60] = gap_cl_readhwtimer() - SSD_Monitor[60];
	/* Moving S164_Infos, size 9 from HyperRam at 2681024 to (size 9) L2 at 47696 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681024), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 47696), 9, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_f43d5057, size 2880 from HyperRam at 2590392 to (size 2880) L2 at 128336 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2590392), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 128336), 2880, 0, &UchanHR1);
	/* Moving S167_Mul_scale, size 720 from HyperRam at 2653800 to (size 720) L2 at 131216 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2653800), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 131216), 720, 0, &UchanHR2);
	/* Moving S167_Mul_shift, size 720 from HyperRam at 2654520 to (size 720) L2 at 131936 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2654520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 131936), 720, 0, &UchanHR3);
	/* Moving S167_Infos, size 9 from HyperRam at 2681036 to (size 9) L2 at 132656 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681036), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 132656), 9, 0, &UchanHR11);
	/* Waiting completion of transfer of S164_Infos using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	SSD_Monitor[61] = gap_cl_readhwtimer();
	S164_MatAdd_120x8x10(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+153296)), /* In1 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+95696)), /* Out */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47696)) /* Infos */
	);
	SSD_Monitor[61] = gap_cl_readhwtimer() - SSD_Monitor[61];
	/* Moving Featureextractormobilenetv2exp_fe48a6f4, size 6480 from HyperRam at 2494368 to (size 6480) L2 at 153296 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2494368), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 153296), 6480, 0, &UchanHR0);
	/* Moving Featureextractormobilenetv2exp_5faea3cb, size 2880 from HyperRam at 2593272 to (size 2880) L2 at 159776 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2593272), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 159776), 2880, 0, &UchanHR12);
	/* Moving Featureextractormobilenetv2exp, size 960 from HyperRam at 2641992 to (size 960) L2 at 162656 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2641992), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 162656), 960, 0, &UchanHR13);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_f43d5057 using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S167_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S167_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S167_Infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	SSD_Monitor[62] = gap_cl_readhwtimer();
	S167_Conv2d_720x120x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+95696)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+345600)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+128336)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+131216)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+131936)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+132656)) /* Infos */
	);
	SSD_Monitor[62] = gap_cl_readhwtimer() - SSD_Monitor[62];
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_fe48a6f4 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp_5faea3cb using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	/* Waiting completion of transfer of S170_Mul_scale using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S170_Mul_shift using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S170_Infos using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	SSD_Monitor[63] = gap_cl_readhwtimer();
	S170_Conv2d_720x1x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+153296)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+159776)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+95696)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+163616)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+164336)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+165056)) /* Infos */
	);
	SSD_Monitor[63] = gap_cl_readhwtimer() - SSD_Monitor[63];
	/* Moving S173_Mul_scale, size 240 from HyperRam at 2673000 to (size 240) L2 at 80336 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673000), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80336), 240, 0, &UchanHR0);
	/* Moving S173_Mul_shift, size 240 from HyperRam at 2673240 to (size 240) L2 at 80576 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2673240), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80576), 240, 0, &UchanHR1);
	/* Moving S173_Infos, size 9 from HyperRam at 2681060 to (size 9) L2 at 80816 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681060), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80816), 9, 0, &UchanHR2);
	/* Waiting completion of transfer of Featureextractormobilenetv2exp using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR13);
	/* Waiting completion of transfer of S173_Mul_scale using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S173_Mul_shift using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S173_Infos using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	SSD_Monitor[64] = gap_cl_readhwtimer();
	S173_Conv2d_240x720x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+95696)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+432000)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+162656)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80336)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80576)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+80816)) /* Infos */
	);
	SSD_Monitor[64] = gap_cl_readhwtimer() - SSD_Monitor[64];
	/* Moving Boxpredictor_1classpredictorco, size 17280 from HyperRam at 2321280 to (size 17280) L2 at 160976 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2321280), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 160976), 17280, 0, &UchanHR0);
	/* Waiting completion of transfer of Featureextractormobilenetv2con using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of S176_Mul_scale using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S176_Mul_shift using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	/* Waiting completion of transfer of S176_Infos using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	SSD_Monitor[65] = gap_cl_readhwtimer();
	S176_Conv2d_960x240x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+604800)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+178256)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+57296)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+182096)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+183056)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+184016)) /* Infos */
	);
	SSD_Monitor[65] = gap_cl_readhwtimer() - SSD_Monitor[65];
	/* Moving Boxpredictor_1boxencodingpredi, size 96 from HyperRam at 2677560 to (size 96) L2 at 40016 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677560), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 40016), 96, 0, &UchanHR1);
	/* Moving S179_Mul_scale, size 24 from HyperRam at 2680020 to (size 24) L2 at 40112 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680020), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 40112), 24, 0, &UchanHR2);
	/* Moving S179_Mul_shift, size 24 from HyperRam at 2680044 to (size 24) L2 at 40136 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680044), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 40136), 24, 0, &UchanHR3);
	/* Moving S179_Infos, size 9 from HyperRam at 2681084 to (size 9) L2 at 40160 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681084), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 40160), 9, 0, &UchanHR4);
	/* Moving Boxpredictor_1classpredictorbi, size 72 from HyperRam at 2679048 to (size 72) L2 at 39536 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679048), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 39536), 72, 0, &UchanHR5);
	/* Moving S184_Mul_scale, size 18 from HyperRam at 2680260 to (size 18) L2 at 39608 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680260), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 39608), 18, 0, &UchanHR6);
	/* Moving S184_Mul_shift, size 18 from HyperRam at 2680280 to (size 18) L2 at 39628 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680280), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 39628), 18, 0, &UchanHR7);
	/* Moving S184_Infos, size 9 from HyperRam at 2681096 to (size 9) L2 at 39648 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681096), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 39648), 9, 0, &UchanHR8);
	/* Moving Featureextractormobilenetv2lay_af17ca1b, size 768 from HyperRam at 2645736 to (size 768) L2 at 53456 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2645736), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53456), 768, 0, &UchanHR9);
	/* Moving S189_Mul_scale, size 192 from HyperRam at 2674248 to (size 192) L2 at 54224 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674248), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 54224), 192, 0, &UchanHR10);
	/* Moving S189_Mul_shift, size 192 from HyperRam at 2674440 to (size 192) L2 at 54416 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674440), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 54416), 192, 0, &UchanHR11);
	/* Moving S189_Infos, size 9 from HyperRam at 2681108 to (size 9) L2 at 54608 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681108), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 54608), 9, 0, &UchanHR12);
	/* Moving Featureextractormobilenetv2lay_37cccfbf, size 1536 from HyperRam at 2624760 to (size 1536) L2 at 149456 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2624760), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 149456), 1536, 0, &UchanHR13);
	/* Waiting completion of transfer of Boxpredictor_1classpredictorco using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Boxpredictor_1classpredictorbi using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S184_Mul_scale using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S184_Mul_shift using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	/* Waiting completion of transfer of S184_Infos using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	SSD_Monitor[66] = gap_cl_readhwtimer();
	S184_Conv2d_18x960x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+57296)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+160976)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+39536)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+39608)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+39628)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+39648)) /* Infos */
	);
	SSD_Monitor[66] = gap_cl_readhwtimer() - SSD_Monitor[66];
	SSD_Monitor[67] = gap_cl_readhwtimer();
	S185_Op_CONV_2D_0_69_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+208472) + 2700)) /* Out */
	);
	SSD_Monitor[67] = gap_cl_readhwtimer() - SSD_Monitor[67];
	/* Waiting completion of transfer of Boxpredictor_1boxencodingpredi using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S179_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S179_Mul_shift using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of S179_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[68] = gap_cl_readhwtimer();
	S179_Conv2d_24x960x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+57296)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+8736)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+40016)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40112)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40136)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40160)) /* Infos */
	);
	SSD_Monitor[68] = gap_cl_readhwtimer() - SSD_Monitor[68];
	SSD_Monitor[69] = gap_cl_readhwtimer();
	S180_Op_CONV_2D_0_66_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+202256) + 3600)) /* Out */
	);
	SSD_Monitor[69] = gap_cl_readhwtimer() - SSD_Monitor[69];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_af17ca1b using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	/* Waiting completion of transfer of S189_Mul_scale using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	/* Waiting completion of transfer of S189_Mul_shift using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	/* Waiting completion of transfer of S189_Infos using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	SSD_Monitor[70] = gap_cl_readhwtimer();
	S189_Conv2d_192x960x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+57296)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+835200)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+53456)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+54224)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+54416)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+54608)) /* Infos */
	);
	SSD_Monitor[70] = gap_cl_readhwtimer() - SSD_Monitor[70];
	/* Moving S192_Mul_scale, size 384 from HyperRam at 2665608 to (size 384) L2 at 85904 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2665608), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 85904), 384, 0, &UchanHR0);
	/* Moving S192_Mul_shift, size 384 from HyperRam at 2665992 to (size 384) L2 at 86288 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2665992), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 86288), 384, 0, &UchanHR1);
	/* Moving S192_Infos, size 9 from HyperRam at 2681120 to (size 9) L2 at 86784 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681120), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 86784), 9, 0, &UchanHR2);
	/* Moving Boxpredictor_2classpredictorco, size 6912 from HyperRam at 2474496 to (size 6912) L2 at 78992 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2474496), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 78992), 6912, 0, &UchanHR3);
	/* Moving Boxpredictor_2classpredictorbi, size 72 from HyperRam at 2679120 to (size 72) L2 at 86672 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679120), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 86672), 72, 0, &UchanHR4);
	/* Moving S200_Mul_scale, size 18 from HyperRam at 2680300 to (size 18) L2 at 86744 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680300), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 86744), 18, 0, &UchanHR5);
	/* Moving S200_Mul_shift, size 18 from HyperRam at 2680320 to (size 18) L2 at 86764 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680320), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 86764), 18, 0, &UchanHR6);
	/* Moving S200_Infos, size 9 from HyperRam at 2681144 to (size 9) L2 at 86796 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681144), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 86796), 9, 0, &UchanHR7);
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_37cccfbf using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR13);
	/* Waiting completion of transfer of S192_Mul_scale using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S192_Mul_shift using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S192_Infos using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	SSD_Monitor[71] = gap_cl_readhwtimer();
	S192_Conv2d_384x192x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+1019520)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+149456)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53456)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+85904)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+86288)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+86784)) /* Infos */
	);
	SSD_Monitor[71] = gap_cl_readhwtimer() - SSD_Monitor[71];
	/* Moving Boxpredictor_2boxencodingpredi_bde07c43, size 9216 from HyperRam at 2449152 to (size 9216) L2 at 38576 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2449152), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38576), 9216, 0, &UchanHR0);
	/* Moving Boxpredictor_2boxencodingpredi, size 96 from HyperRam at 2677656 to (size 96) L2 at 47792 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677656), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 47792), 96, 0, &UchanHR1);
	/* Moving S195_Mul_scale, size 24 from HyperRam at 2680068 to (size 24) L2 at 47888 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680068), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 47888), 24, 0, &UchanHR2);
	/* Moving S195_Mul_shift, size 24 from HyperRam at 2680092 to (size 24) L2 at 47912 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680092), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 47912), 24, 0, &UchanHR8);
	/* Moving S195_Infos, size 9 from HyperRam at 2681132 to (size 9) L2 at 47936 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681132), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 47936), 9, 0, &UchanHR9);
	/* Moving Featureextractormobilenetv2lay_be943635, size 768 from HyperRam at 2646504 to (size 768) L2 at 98000 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2646504), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 98000), 768, 0, &UchanHR10);
	/* Moving S208_Mul_scale, size 192 from HyperRam at 2674632 to (size 192) L2 at 98768 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674632), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 98768), 192, 0, &UchanHR11);
	/* Moving S208_Mul_shift, size 192 from HyperRam at 2674824 to (size 192) L2 at 98960 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2674824), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 98960), 192, 0, &UchanHR12);
	/* Moving S208_Infos, size 9 from HyperRam at 2681168 to (size 9) L2 at 99152 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681168), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 99152), 9, 0, &UchanHR13);
	/* Waiting completion of transfer of Boxpredictor_2classpredictorco using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of Boxpredictor_2classpredictorbi using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S200_Mul_scale using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S200_Mul_shift using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S200_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	SSD_Monitor[72] = gap_cl_readhwtimer();
	S200_Conv2d_18x384x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53456)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+78992)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+86672)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+86744)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+86764)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+86796)) /* Infos */
	);
	SSD_Monitor[72] = gap_cl_readhwtimer() - SSD_Monitor[72];
	/* Moving Featureextractormobilenetv2lay_6a179108, size 36864 from HyperRam at 2066688 to (size 36864) L2 at 61136 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2066688), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 61136), 36864, 0, &UchanHR3);
	SSD_Monitor[73] = gap_cl_readhwtimer();
	S201_Op_CONV_2D_0_77_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+208472) + 4140)) /* Out */
	);
	SSD_Monitor[73] = gap_cl_readhwtimer() - SSD_Monitor[73];
	/* Waiting completion of transfer of Boxpredictor_2boxencodingpredi_bde07c43 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of Boxpredictor_2boxencodingpredi using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S195_Mul_scale using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S195_Mul_shift using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S195_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	SSD_Monitor[74] = gap_cl_readhwtimer();
	S195_Conv2d_24x384x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53456)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38576)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+47792)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47888)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47912)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47936)) /* Infos */
	);
	SSD_Monitor[74] = gap_cl_readhwtimer() - SSD_Monitor[74];
	/* Moving Featureextractormobilenetv2lay_aa466809, size 384 from HyperRam at 2666376 to (size 384) L2 at 40016 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2666376), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 40016), 384, 0, &UchanHR0);
	/* Moving S205_Mul_scale, size 96 from HyperRam at 2677752 to (size 96) L2 at 40400 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677752), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 40400), 96, 0, &UchanHR1);
	/* Moving S205_Mul_shift, size 96 from HyperRam at 2677848 to (size 96) L2 at 40496 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677848), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 40496), 96, 0, &UchanHR2);
	/* Moving S205_Infos, size 9 from HyperRam at 2681156 to (size 9) L2 at 40592 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681156), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 40592), 9, 0, &UchanHR4);
	SSD_Monitor[75] = gap_cl_readhwtimer();
	S196_Op_CONV_2D_0_74_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+202256) + 5520)) /* Out */
	);
	SSD_Monitor[75] = gap_cl_readhwtimer() - SSD_Monitor[75];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_6a179108 using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_aa466809 using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S205_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S205_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S205_Infos using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	SSD_Monitor[76] = gap_cl_readhwtimer();
	S205_Conv2d_96x384x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53456)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+61136)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+40016)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40400)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40496)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40592)) /* Infos */
	);
	SSD_Monitor[76] = gap_cl_readhwtimer() - SSD_Monitor[76];
	/* Moving Boxpredictor_3classpredictorbi, size 72 from HyperRam at 2679192 to (size 72) L2 at 82640 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679192), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 82640), 72, 0, &UchanHR0);
	/* Moving S216_Mul_scale, size 18 from HyperRam at 2680340 to (size 18) L2 at 82712 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680340), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 82712), 18, 0, &UchanHR1);
	/* Moving S216_Mul_shift, size 18 from HyperRam at 2680360 to (size 18) L2 at 82732 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680360), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 82732), 18, 0, &UchanHR2);
	/* Moving S216_Infos, size 9 from HyperRam at 2681192 to (size 9) L2 at 82752 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681192), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 82752), 9, 0, &UchanHR3);
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_be943635 using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	/* Waiting completion of transfer of S208_Mul_scale using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	/* Waiting completion of transfer of S208_Mul_shift using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	/* Waiting completion of transfer of S208_Infos using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR13);
	SSD_Monitor[77] = gap_cl_readhwtimer();
	S208_Conv2d_192x96x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+1683072)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+98000)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40016)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+98768)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+98960)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+99152)) /* Infos */
	);
	SSD_Monitor[77] = gap_cl_readhwtimer() - SSD_Monitor[77];
	/* Moving Boxpredictor_3boxencodingpredi, size 96 from HyperRam at 2677944 to (size 96) L2 at 38240 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2677944), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38240), 96, 0, &UchanHR4);
	/* Moving S211_Mul_scale, size 24 from HyperRam at 2680116 to (size 24) L2 at 38336 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680116), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38336), 24, 0, &UchanHR5);
	/* Moving S211_Mul_shift, size 24 from HyperRam at 2680140 to (size 24) L2 at 38360 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680140), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38360), 24, 0, &UchanHR6);
	/* Moving S211_Infos, size 9 from HyperRam at 2681180 to (size 9) L2 at 38384 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681180), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38384), 9, 0, &UchanHR7);
	/* Moving Featureextractormobilenetv2lay_83a515b5, size 384 from HyperRam at 2666760 to (size 384) L2 at 39056 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2666760), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 39056), 384, 0, &UchanHR8);
	/* Moving S221_Infos, size 9 from HyperRam at 2681204 to (size 9) L2 at 38432 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681204), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38432), 9, 0, &UchanHR9);
	/* Moving Featureextractormobilenetv2lay_ac977e48, size 768 from HyperRam at 2647272 to (size 768) L2 at 80528 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2647272), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 80528), 768, 0, &UchanHR10);
	/* Moving S224_Mul_scale, size 192 from HyperRam at 2675016 to (size 192) L2 at 81296 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675016), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81296), 192, 0, &UchanHR11);
	/* Moving S224_Mul_shift, size 192 from HyperRam at 2675208 to (size 192) L2 at 81488 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675208), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81488), 192, 0, &UchanHR12);
	/* Moving S224_Infos, size 9 from HyperRam at 2681216 to (size 9) L2 at 81792 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681216), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81792), 9, 0, &UchanHR13);
	/* Waiting completion of transfer of Boxpredictor_3classpredictorbi using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S216_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S216_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S216_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[78] = gap_cl_readhwtimer();
	S216_Conv2d_18x192x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40016)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2571960)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+82640)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+82712)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+82732)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+82752)) /* Infos */
	);
	SSD_Monitor[78] = gap_cl_readhwtimer() - SSD_Monitor[78];
	/* Moving Boxpredictor_4classpredictorbi, size 72 from HyperRam at 2679264 to (size 72) L2 at 81680 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679264), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81680), 72, 0, &UchanHR0);
	/* Moving S232_Mul_scale, size 18 from HyperRam at 2680380 to (size 18) L2 at 81752 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680380), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81752), 18, 0, &UchanHR1);
	/* Moving S232_Mul_shift, size 18 from HyperRam at 2680400 to (size 18) L2 at 81772 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680400), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81772), 18, 0, &UchanHR2);
	/* Moving S232_Infos, size 9 from HyperRam at 2681240 to (size 9) L2 at 81804 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681240), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 81804), 9, 0, &UchanHR3);
	SSD_Monitor[79] = gap_cl_readhwtimer();
	S217_Op_CONV_2D_0_85_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+208472) + 4500)) /* Out */
	);
	SSD_Monitor[79] = gap_cl_readhwtimer() - SSD_Monitor[79];
	/* Waiting completion of transfer of Boxpredictor_3boxencodingpredi using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S211_Mul_scale using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S211_Mul_shift using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S211_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	SSD_Monitor[80] = gap_cl_readhwtimer();
	S211_Conv2d_24x192x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40016)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2512248)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+38240)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38336)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38360)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38384)) /* Infos */
	);
	SSD_Monitor[80] = gap_cl_readhwtimer() - SSD_Monitor[80];
	/* Moving S221_Mul_scale, size 96 from HyperRam at 2678040 to (size 96) L2 at 38240 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678040), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38240), 96, 0, &UchanHR4);
	/* Moving S221_Mul_shift, size 96 from HyperRam at 2678136 to (size 96) L2 at 38336 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678136), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 38336), 96, 0, &UchanHR5);
	SSD_Monitor[81] = gap_cl_readhwtimer();
	S212_Op_CONV_2D_0_82_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+202256) + 6000)) /* Out */
	);
	SSD_Monitor[81] = gap_cl_readhwtimer() - SSD_Monitor[81];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_83a515b5 using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S221_Mul_scale using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S221_Mul_shift using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S221_Infos using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	SSD_Monitor[82] = gap_cl_readhwtimer();
	S221_Conv2d_96x192x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+40016)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2302848)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+39056)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38480)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38240)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38336)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38432)) /* Infos */
	);
	SSD_Monitor[82] = gap_cl_readhwtimer() - SSD_Monitor[82];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_ac977e48 using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	/* Waiting completion of transfer of S224_Mul_scale using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	/* Waiting completion of transfer of S224_Mul_shift using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	/* Waiting completion of transfer of S224_Infos using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR13);
	SSD_Monitor[83] = gap_cl_readhwtimer();
	S224_Conv2d_192x96x3x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38480)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+1848960)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+80528)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81296)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81488)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81792)) /* Infos */
	);
	SSD_Monitor[83] = gap_cl_readhwtimer() - SSD_Monitor[83];
	/* Moving Boxpredictor_4boxencodingpredi, size 96 from HyperRam at 2678232 to (size 96) L2 at 43136 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678232), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 43136), 96, 0, &UchanHR4);
	/* Moving S227_Mul_scale, size 24 from HyperRam at 2680164 to (size 24) L2 at 43232 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680164), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 43232), 24, 0, &UchanHR5);
	/* Moving S227_Mul_shift, size 24 from HyperRam at 2680188 to (size 24) L2 at 43256 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680188), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 43256), 24, 0, &UchanHR6);
	/* Moving S227_Infos, size 9 from HyperRam at 2681228 to (size 9) L2 at 43280 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681228), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 43280), 9, 0, &UchanHR7);
	/* Moving Featureextractormobilenetv2lay_a0b6fee8, size 192 from HyperRam at 2675400 to (size 192) L2 at 47792 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2675400), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 47792), 192, 0, &UchanHR8);
	/* Moving S237_Mul_scale, size 48 from HyperRam at 2679840 to (size 48) L2 at 47984 using event 9 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679840), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 47984), 48, 0, &UchanHR9);
	/* Moving S237_Mul_shift, size 48 from HyperRam at 2679888 to (size 48) L2 at 48032 using event 10 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679888), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 48032), 48, 0, &UchanHR10);
	/* Moving S237_Infos, size 9 from HyperRam at 2681252 to (size 9) L2 at 48080 using event 11 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681252), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 48080), 9, 0, &UchanHR11);
	/* Moving Featureextractormobilenetv2lay, size 384 from HyperRam at 2667144 to (size 384) L2 at 52400 using event 12 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2667144), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52400), 384, 0, &UchanHR12);
	/* Moving S240_Mul_scale, size 96 from HyperRam at 2678328 to (size 96) L2 at 52784 using event 13 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678328), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52784), 96, 0, &UchanHR13);
	/* Moving S240_Mul_shift, size 96 from HyperRam at 2678424 to (size 96) L2 at 52880 using event 14 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678424), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52880), 96, 0, &UchanHR14);
	/* Moving S240_Infos, size 9 from HyperRam at 2681264 to (size 9) L2 at 53088 using event 15 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681264), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53088), 9, 0, &UchanHR15);
	/* Waiting completion of transfer of Boxpredictor_4classpredictorbi using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S232_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S232_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S232_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[84] = gap_cl_readhwtimer();
	S232_Conv2d_18x192x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2575416)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+81680)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38480)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81752)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81772)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+81804)) /* Infos */
	);
	SSD_Monitor[84] = gap_cl_readhwtimer() - SSD_Monitor[84];
	/* Moving Boxpredictor_5classpredictorbi, size 72 from HyperRam at 2679336 to (size 72) L2 at 52976 using event 0 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2679336), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 52976), 72, 0, &UchanHR0);
	/* Moving S249_Mul_scale, size 18 from HyperRam at 2680420 to (size 18) L2 at 53048 using event 1 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680420), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53048), 18, 0, &UchanHR1);
	/* Moving S249_Mul_shift, size 18 from HyperRam at 2680440 to (size 18) L2 at 53068 using event 2 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680440), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53068), 18, 0, &UchanHR2);
	/* Moving S249_Infos, size 9 from HyperRam at 2681288 to (size 9) L2 at 53100 using event 3 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681288), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 53100), 9, 0, &UchanHR3);
	SSD_Monitor[85] = gap_cl_readhwtimer();
	S233_Op_CONV_2D_0_93_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38480)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+208472) + 4608)) /* Out */
	);
	SSD_Monitor[85] = gap_cl_readhwtimer() - SSD_Monitor[85];
	/* Waiting completion of transfer of Boxpredictor_4boxencodingpredi using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S227_Mul_scale using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S227_Mul_shift using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S227_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	SSD_Monitor[86] = gap_cl_readhwtimer();
	S227_Conv2d_24x192x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2516856)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+43136)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38480)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+43232)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+43256)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+43280)) /* Infos */
	);
	SSD_Monitor[86] = gap_cl_readhwtimer() - SSD_Monitor[86];
	SSD_Monitor[87] = gap_cl_readhwtimer();
	S228_Op_CONV_2D_0_90_trans_out0(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38480)), /* In */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+202256) + 6144)) /* Out */
	);
	SSD_Monitor[87] = gap_cl_readhwtimer() - SSD_Monitor[87];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay_a0b6fee8 using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	/* Waiting completion of transfer of S237_Mul_scale using event 9 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR9);
	/* Waiting completion of transfer of S237_Mul_shift using event 10 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR10);
	/* Waiting completion of transfer of S237_Infos using event 11 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR11);
	SSD_Monitor[88] = gap_cl_readhwtimer();
	S237_Conv2d_48x192x1x1_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In2 */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2458368)), /* In1 */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+47792)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38480)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+47984)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48032)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+48080)) /* Infos */
	);
	SSD_Monitor[88] = gap_cl_readhwtimer() - SSD_Monitor[88];
	/* Waiting completion of transfer of Featureextractormobilenetv2lay using event 12 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR12);
	/* Waiting completion of transfer of S240_Mul_scale using event 13 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR13);
	/* Waiting completion of transfer of S240_Mul_shift using event 14 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR14);
	/* Waiting completion of transfer of S240_Infos using event 15 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR15);
	SSD_Monitor[89] = gap_cl_readhwtimer();
	S240_Conv2d_96x48x1x3_Relu6(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38480)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2435328)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+52400)), /* Bias */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52784)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+52880)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53088)) /* Infos */
	);
	SSD_Monitor[89] = gap_cl_readhwtimer() - SSD_Monitor[89];
	/* Moving Boxpredictor_5boxencodingpredi, size 96 from HyperRam at 2678520 to (size 96) L2 at 46712 using event 4 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2678520), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46712), 96, 0, &UchanHR4);
	/* Moving S243_Mul_scale, size 24 from HyperRam at 2680212 to (size 24) L2 at 46808 using event 5 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680212), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46808), 24, 0, &UchanHR5);
	/* Moving S243_Mul_shift, size 24 from HyperRam at 2680236 to (size 24) L2 at 46832 using event 6 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2680236), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46832), 24, 0, &UchanHR6);
	/* Moving S243_Infos, size 9 from HyperRam at 2681276 to (size 9) L2 at 46856 using event 7 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681276), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46856), 9, 0, &UchanHR7);
	/* Moving S253_Ssd_norms, size 8 from HyperRam at 2681308 to (size 8) L2 at 46876 using event 8 */
	AT_HYPERRAM_CL_COPY(&HyperRam, ((AT_HYPERRAM_EXT_ADDR_TYPE) SSD_tin_can_bottle_L3_Memory + 2681308), ((AT_HYPERRAM_INT_ADDR_TYPE) SSD_tin_can_bottle_L2_Memory + 46876), 8, 0, &UchanHR8);
	/* Waiting completion of transfer of Boxpredictor_5classpredictorbi using event 0 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR0);
	/* Waiting completion of transfer of S249_Mul_scale using event 1 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR1);
	/* Waiting completion of transfer of S249_Mul_shift using event 2 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR2);
	/* Waiting completion of transfer of S249_Infos using event 3 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR3);
	SSD_Monitor[90] = gap_cl_readhwtimer();
	S249_Conv2d_18x96x1x1_Hsigmoid(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2621496)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+52976)), /* Bias */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+208472) + 4644)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53048)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53068)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+53100)) /* Infos */
	);
	SSD_Monitor[90] = gap_cl_readhwtimer() - SSD_Monitor[90];
	/* Waiting completion of transfer of Boxpredictor_5boxencodingpredi using event 4 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR4);
	/* Waiting completion of transfer of S243_Mul_scale using event 5 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR5);
	/* Waiting completion of transfer of S243_Mul_shift using event 6 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR6);
	/* Waiting completion of transfer of S243_Infos using event 7 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR7);
	SSD_Monitor[91] = gap_cl_readhwtimer();
	S243_Conv2d_24x96x1x1(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38096)), /* In */
		((signed char * __restrict__) (SSD_tin_can_bottle_L3_Memory+2608824)), /* Filter */
		((signed int * __restrict__) (SSD_tin_can_bottle_L2_Memory+46712)), /* Bias */
		((signed char * __restrict__) ((SSD_tin_can_bottle_L2_Memory+202256) + 6192)), /* Out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46808)), /* Scale */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46832)), /* ScaleN */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46856)) /* Infos */
	);
	SSD_Monitor[91] = gap_cl_readhwtimer() - SSD_Monitor[91];
	/* Waiting completion of transfer of S253_Ssd_norms using event 8 */
	AT_HYPERRAM_CL_WAIT(&HyperRam, &UchanHR8);
	SSD_Monitor[92] = gap_cl_readhwtimer();
	S253_Op_CUSTOM_0_110(
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+202256)), /* boxes_in */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+208472)), /* classes_in */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+31776)), /* anchors_in */
		((signed short * __restrict__) Output_1), /* bbox_out */
		((signed char * __restrict__) Output_2), /* class_out */
		((signed char * __restrict__) Output_3), /* scores_out */
		((unsigned char * __restrict__) (SSD_tin_can_bottle_L2_Memory+38088)), /* in_scales */
		((signed char * __restrict__) (SSD_tin_can_bottle_L2_Memory+46876)) /* in_norms */
	);
	SSD_Monitor[92] = gap_cl_readhwtimer() - SSD_Monitor[92];
	return 0;
}
#pragma GCC pop_options
