m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/kk200/verilog/week5/_dlatch/simulation/modelsim
v_dlatch
!s110 1697271159
!i10b 1
!s100 _Rh0?026kT[GK_iFY1AGU1
Ib@_aWV4OcAKDDD>Fa6XFi3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1697270449
8C:/Users/kk200/verilog/week5/_dlatch/_dlatch.v
FC:/Users/kk200/verilog/week5/_dlatch/_dlatch.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1697271159.000000
!s107 C:/Users/kk200/verilog/week5/_dlatch/_dlatch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/kk200/verilog/week5/_dlatch|C:/Users/kk200/verilog/week5/_dlatch/_dlatch.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work +incdir+C:/Users/kk200/verilog/week5/_dlatch
Z6 tCvgOpt 0
n@_dlatch
vtb_dlatch
!s110 1697271160
!i10b 1
!s100 oGFHF^njK6g2_ZeWI;Ud=3
I4zIS@RiZNdLdNFBe956OX1
R1
R0
w1697270527
8C:/Users/kk200/verilog/week5/_dlatch/tb_dlatch.v
FC:/Users/kk200/verilog/week5/_dlatch/tb_dlatch.v
L0 3
R2
r1
!s85 0
31
R3
!s107 C:/Users/kk200/verilog/week5/_dlatch/tb_dlatch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/kk200/verilog/week5/_dlatch|C:/Users/kk200/verilog/week5/_dlatch/tb_dlatch.v|
!i113 1
R4
R5
R6
