Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82ac798062b2499283e6e62cbb6b3f67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xlconstant_v1_1_5 -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_TB_behav xil_defaultlib.design_1_wrapper_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'input2' [C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/sim/design_1.v:102]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder_32.v" Line 1. Module Adder_32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Condition_Check.v" Line 1. Module Condition_Check doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Controller_Unit.v" Line 13. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/pc.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v" Line 1. Module Mux(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v" Line 1. Module Mux(WIDTH=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/or_gate.v" Line 1. Module OR_Gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/or_gate.v" Line 1. Module OR_Gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/Val2generate.v" Line 1. Module Val2generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/not.v" Line 1. Module not_gate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/status_register.v" Line 1. Module status_register doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.design_1_ALU_1_0
Compiling module xil_defaultlib.Adder_32
Compiling module xil_defaultlib.design_1_Adder_32_0_0
Compiling module xil_defaultlib.Condition_Check
Compiling module xil_defaultlib.design_1_Condition_Check_0_0
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.design_1_Control_Unit_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.design_1_IF_0_0
Compiling module xil_defaultlib.Mux(WIDTH=4)
Compiling module xil_defaultlib.design_1_Mux_0_0
Compiling module xil_defaultlib.Mux(WIDTH=9)
Compiling module xil_defaultlib.design_1_Mux_1_0
Compiling module xil_defaultlib.OR_Gate
Compiling module xil_defaultlib.design_1_OR_Gate_0_0
Compiling module xil_defaultlib.design_1_OR_Gate_1_0
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.design_1_RegisterFile_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_11
Compiling module xil_defaultlib.Val2generate
Compiling module xil_defaultlib.design_1_Val2generate_1_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.design_1_Register_2_0
Compiling module xil_defaultlib.design_1_xlconstant_2_4
Compiling module xil_defaultlib.design_1_Register_1_0
Compiling module xil_defaultlib.design_1_Register_0_0
Compiling module xil_defaultlib.design_1_mem_wb_2
Compiling module xil_defaultlib.not_gate
Compiling module xil_defaultlib.design_1_not_gate_0_0
Compiling module xil_defaultlib.design_1_xlconstant_2_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_12
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_13
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_14
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xil_defaultlib.status_register
Compiling module xil_defaultlib.design_1_status_register_0_0
Compiling module xil_defaultlib.design_1_xlconstant_2_3
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_2
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.design_1_wrapper_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_TB_behav
