The following files were generated for 'vio' in directory
E:\Project\AC616\test\verilog\03_ddr_test\mig_39_2\user_design\par\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * vio.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * vio.cdc
   * vio.ngc

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * vio_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * vio.gise
   * vio.xise

Deliver Readme:
   Readme file for the IP.

   * vio_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * vio_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

