
module halfadder_tb();
reg a,b;
wire sum,carry;
integer i;
halfadder add(.a(a),.b(b),.sum(sum),.carry(carry));
initial 
begin
{a,b}=0;
end
initial
begin
for(i=0;i<4;i=i+1)
begin
{a,b}=i;
#20;
end
#30 $finish;
end
endmodule
