
pomad.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b14  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08000cdc  08000cdc  00010cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000d14  08000d14  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000d14  08000d14  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000d14  08000d14  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d14  08000d14  00010d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000d18  08000d18  00010d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000d1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000004  08000d20  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000034  08000d20  00020034  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000028df  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000007dc  00000000  00000000  00022913  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001b8  00000000  00000000  000230f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000150  00000000  00000000  000232a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00034bea  00000000  00000000  000233f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001f9d  00000000  00000000  00057fe2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009b352  00000000  00000000  00059f7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f52d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000052c  00000000  00000000  000f534c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000004 	.word	0x20000004
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000cc4 	.word	0x08000cc4

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000008 	.word	0x20000008
 8000204:	08000cc4 	.word	0x08000cc4

08000208 <SystemClock_Config>:
extern int BSP_DELAY_TIM_init();
extern int BSP_DELAY_TIM_ms();


void SystemClock_Config(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b084      	sub	sp, #16
 800020c:	af00      	add	r7, sp, #0
	  //HSI CONF to get 48MHZ using PLL  48=16/10*240/8/1/1

		uint32_t 	HSI_Status;
		uint32_t	PLL_Status;
		uint32_t	SW_Status;
		uint32_t	timeout = 0;
 800020e:	2300      	movs	r3, #0
 8000210:	60fb      	str	r3, [r7, #12]

		timeout = 1000000;
 8000212:	4b43      	ldr	r3, [pc, #268]	; (8000320 <SystemClock_Config+0x118>)
 8000214:	60fb      	str	r3, [r7, #12]

		// Start HSI

		RCC->CR |= RCC_CR_HSION;
 8000216:	4b43      	ldr	r3, [pc, #268]	; (8000324 <SystemClock_Config+0x11c>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4a42      	ldr	r2, [pc, #264]	; (8000324 <SystemClock_Config+0x11c>)
 800021c:	f043 0301 	orr.w	r3, r3, #1
 8000220:	6013      	str	r3, [r2, #0]


		do
			{
				HSI_Status = RCC->CR & RCC_CR_HSIRDY_Msk;
 8000222:	4b40      	ldr	r3, [pc, #256]	; (8000324 <SystemClock_Config+0x11c>)
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	f003 0302 	and.w	r3, r3, #2
 800022a:	60bb      	str	r3, [r7, #8]
				timeout--;
 800022c:	68fb      	ldr	r3, [r7, #12]
 800022e:	3b01      	subs	r3, #1
 8000230:	60fb      	str	r3, [r7, #12]
			} while ((HSI_Status == 0) && (timeout > 0));
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	2b00      	cmp	r3, #0
 8000236:	d102      	bne.n	800023e <SystemClock_Config+0x36>
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	2b00      	cmp	r3, #0
 800023c:	d1f1      	bne.n	8000222 <SystemClock_Config+0x1a>

		// Main PLL Configuration PLLM/10 PLLNx240 PLLP/8


		//PLLM
		RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 800023e:	4b39      	ldr	r3, [pc, #228]	; (8000324 <SystemClock_Config+0x11c>)
 8000240:	685b      	ldr	r3, [r3, #4]
 8000242:	4a38      	ldr	r2, [pc, #224]	; (8000324 <SystemClock_Config+0x11c>)
 8000244:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000248:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (0xA <<RCC_PLLCFGR_PLLM_Pos);
 800024a:	4b36      	ldr	r3, [pc, #216]	; (8000324 <SystemClock_Config+0x11c>)
 800024c:	685b      	ldr	r3, [r3, #4]
 800024e:	4a35      	ldr	r2, [pc, #212]	; (8000324 <SystemClock_Config+0x11c>)
 8000250:	f043 030a 	orr.w	r3, r3, #10
 8000254:	6053      	str	r3, [r2, #4]

		//PLLN
		RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8000256:	4b33      	ldr	r3, [pc, #204]	; (8000324 <SystemClock_Config+0x11c>)
 8000258:	685a      	ldr	r2, [r3, #4]
 800025a:	4932      	ldr	r1, [pc, #200]	; (8000324 <SystemClock_Config+0x11c>)
 800025c:	4b32      	ldr	r3, [pc, #200]	; (8000328 <SystemClock_Config+0x120>)
 800025e:	4013      	ands	r3, r2
 8000260:	604b      	str	r3, [r1, #4]
		RCC->PLLCFGR |= (0xF0 <<RCC_PLLCFGR_PLLN_Pos);
 8000262:	4b30      	ldr	r3, [pc, #192]	; (8000324 <SystemClock_Config+0x11c>)
 8000264:	685b      	ldr	r3, [r3, #4]
 8000266:	4a2f      	ldr	r2, [pc, #188]	; (8000324 <SystemClock_Config+0x11c>)
 8000268:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 800026c:	6053      	str	r3, [r2, #4]

		//PLLP
		RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 800026e:	4b2d      	ldr	r3, [pc, #180]	; (8000324 <SystemClock_Config+0x11c>)
 8000270:	685b      	ldr	r3, [r3, #4]
 8000272:	4a2c      	ldr	r2, [pc, #176]	; (8000324 <SystemClock_Config+0x11c>)
 8000274:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000278:	6053      	str	r3, [r2, #4]
		RCC->PLLCFGR |= (0x3 <<RCC_PLLCFGR_PLLP_Pos);
 800027a:	4b2a      	ldr	r3, [pc, #168]	; (8000324 <SystemClock_Config+0x11c>)
 800027c:	685b      	ldr	r3, [r3, #4]
 800027e:	4a29      	ldr	r2, [pc, #164]	; (8000324 <SystemClock_Config+0x11c>)
 8000280:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000284:	6053      	str	r3, [r2, #4]

		// Main PLL activation

		RCC->CR |= RCC_CR_PLLON;
 8000286:	4b27      	ldr	r3, [pc, #156]	; (8000324 <SystemClock_Config+0x11c>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	4a26      	ldr	r2, [pc, #152]	; (8000324 <SystemClock_Config+0x11c>)
 800028c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000290:	6013      	str	r3, [r2, #0]
		do
				{
					PLL_Status = RCC->CR & RCC_CR_PLLRDY_Msk;
 8000292:	4b24      	ldr	r3, [pc, #144]	; (8000324 <SystemClock_Config+0x11c>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800029a:	607b      	str	r3, [r7, #4]
					timeout--;
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	3b01      	subs	r3, #1
 80002a0:	60fb      	str	r3, [r7, #12]
				} while ((PLL_Status == 0) && (timeout > 0));
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d102      	bne.n	80002ae <SystemClock_Config+0xa6>
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d1f1      	bne.n	8000292 <SystemClock_Config+0x8a>


		//APB1 and AHB1 Conf /1 /1
		RCC->CFGR &= RCC_CFGR_PPRE1_Msk;
 80002ae:	4b1d      	ldr	r3, [pc, #116]	; (8000324 <SystemClock_Config+0x11c>)
 80002b0:	689b      	ldr	r3, [r3, #8]
 80002b2:	4a1c      	ldr	r2, [pc, #112]	; (8000324 <SystemClock_Config+0x11c>)
 80002b4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80002b8:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 80002ba:	4b1a      	ldr	r3, [pc, #104]	; (8000324 <SystemClock_Config+0x11c>)
 80002bc:	4a19      	ldr	r2, [pc, #100]	; (8000324 <SystemClock_Config+0x11c>)
 80002be:	689b      	ldr	r3, [r3, #8]
 80002c0:	6093      	str	r3, [r2, #8]

		RCC->CFGR &= RCC_CFGR_HPRE_Msk;
 80002c2:	4b18      	ldr	r3, [pc, #96]	; (8000324 <SystemClock_Config+0x11c>)
 80002c4:	689b      	ldr	r3, [r3, #8]
 80002c6:	4a17      	ldr	r2, [pc, #92]	; (8000324 <SystemClock_Config+0x11c>)
 80002c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80002cc:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80002ce:	4b15      	ldr	r3, [pc, #84]	; (8000324 <SystemClock_Config+0x11c>)
 80002d0:	4a14      	ldr	r2, [pc, #80]	; (8000324 <SystemClock_Config+0x11c>)
 80002d2:	689b      	ldr	r3, [r3, #8]
 80002d4:	6093      	str	r3, [r2, #8]

		// Enable FLASH Prefetch Buffer and set Flash Latency
		FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY;
 80002d6:	4b15      	ldr	r3, [pc, #84]	; (800032c <SystemClock_Config+0x124>)
 80002d8:	f240 120f 	movw	r2, #271	; 0x10f
 80002dc:	601a      	str	r2, [r3, #0]

		/* --- Until this point, MCU was still clocked by HSI at 8MHz ---*/
		/* --- Switching to PLL at 48MHz Now!  Fasten your seat belt! ---*/

		// Select the main PLL as system clock source
		RCC->CFGR &= ~RCC_CFGR_SW;
 80002de:	4b11      	ldr	r3, [pc, #68]	; (8000324 <SystemClock_Config+0x11c>)
 80002e0:	689b      	ldr	r3, [r3, #8]
 80002e2:	4a10      	ldr	r2, [pc, #64]	; (8000324 <SystemClock_Config+0x11c>)
 80002e4:	f023 0303 	bic.w	r3, r3, #3
 80002e8:	6093      	str	r3, [r2, #8]
		RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002ea:	4b0e      	ldr	r3, [pc, #56]	; (8000324 <SystemClock_Config+0x11c>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	4a0d      	ldr	r2, [pc, #52]	; (8000324 <SystemClock_Config+0x11c>)
 80002f0:	f043 0302 	orr.w	r3, r3, #2
 80002f4:	6093      	str	r3, [r2, #8]
//
		// Wait until PLL becomes main switch input
		do
		{
			SW_Status = (RCC->CFGR & RCC_CFGR_SWS_Msk);
 80002f6:	4b0b      	ldr	r3, [pc, #44]	; (8000324 <SystemClock_Config+0x11c>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	f003 030c 	and.w	r3, r3, #12
 80002fe:	603b      	str	r3, [r7, #0]
			timeout--;
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	3b01      	subs	r3, #1
 8000304:	60fb      	str	r3, [r7, #12]
		} while ((SW_Status != RCC_CFGR_SWS_PLL) && (timeout > 0));
 8000306:	683b      	ldr	r3, [r7, #0]
 8000308:	2b08      	cmp	r3, #8
 800030a:	d002      	beq.n	8000312 <SystemClock_Config+0x10a>
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d1f1      	bne.n	80002f6 <SystemClock_Config+0xee>
//		GPIOA->AFR[1] &= ~(0x0000000F);
//		GPIOA->AFR[1] |=  (0x00000000);
//

//		// Update SystemCoreClock global variable
		SystemCoreClockUpdate();
 8000312:	f000 fab5 	bl	8000880 <SystemCoreClockUpdate>

}
 8000316:	bf00      	nop
 8000318:	3710      	adds	r7, #16
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	000f4240 	.word	0x000f4240
 8000324:	40023800 	.word	0x40023800
 8000328:	ffff803f 	.word	0xffff803f
 800032c:	40023c00 	.word	0x40023c00

08000330 <main>:


// Main program

void main()
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
	uint8_t *prx_buffer;

	// Configure System Clock
	SystemClock_Config();
 8000336:	f7ff ff67 	bl	8000208 <SystemClock_Config>

	// Initialize Button pin
	BSP_PB_Init();
 800033a:	f000 fb8d 	bl	8000a58 <BSP_PB_Init>

	// Initialize Console
	BSP_Console_Init();
 800033e:	f000 fbf5 	bl	8000b2c <BSP_Console_Init>
	my_printf("Console Ready!\r\n");
 8000342:	481b      	ldr	r0, [pc, #108]	; (80003b0 <main+0x80>)
 8000344:	f000 fa12 	bl	800076c <my_printf>

	// Initialize timebase
	BSP_TIMER_Timebase_Init();
 8000348:	f000 fc4e 	bl	8000be8 <BSP_TIMER_Timebase_Init>

	// Initialize NVIC
	BSP_NVIC_Init();
 800034c:	f000 fbce 	bl	8000aec <BSP_NVIC_Init>

	// Main loop
	while(1)
	{
		// Process button upon interrupt
		if (button_irq == 1)
 8000350:	4b18      	ldr	r3, [pc, #96]	; (80003b4 <main+0x84>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	2b01      	cmp	r3, #1
 8000356:	d105      	bne.n	8000364 <main+0x34>
		{
			my_printf("#");
 8000358:	4817      	ldr	r0, [pc, #92]	; (80003b8 <main+0x88>)
 800035a:	f000 fa07 	bl	800076c <my_printf>
			button_irq = 0;
 800035e:	4b15      	ldr	r3, [pc, #84]	; (80003b4 <main+0x84>)
 8000360:	2200      	movs	r2, #0
 8000362:	701a      	strb	r2, [r3, #0]
		}

		// Set pointer at the beginning of UART RX buffer
		prx_buffer = console_rx_byte;
 8000364:	4b15      	ldr	r3, [pc, #84]	; (80003bc <main+0x8c>)
 8000366:	607b      	str	r3, [r7, #4]

		// Process console incoming byte upon interrupt
		while (console_rx_irq > 0)
 8000368:	e00e      	b.n	8000388 <main+0x58>
		{
			my_printf("%c", *prx_buffer);
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	4619      	mov	r1, r3
 8000370:	4813      	ldr	r0, [pc, #76]	; (80003c0 <main+0x90>)
 8000372:	f000 f9fb 	bl	800076c <my_printf>
			prx_buffer++;
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	3301      	adds	r3, #1
 800037a:	607b      	str	r3, [r7, #4]
			console_rx_irq --;
 800037c:	4b11      	ldr	r3, [pc, #68]	; (80003c4 <main+0x94>)
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	3b01      	subs	r3, #1
 8000382:	b2da      	uxtb	r2, r3
 8000384:	4b0f      	ldr	r3, [pc, #60]	; (80003c4 <main+0x94>)
 8000386:	701a      	strb	r2, [r3, #0]
		while (console_rx_irq > 0)
 8000388:	4b0e      	ldr	r3, [pc, #56]	; (80003c4 <main+0x94>)
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d1ec      	bne.n	800036a <main+0x3a>
		}

		// Process main task upon timebase interrupt
		if (timebase_irq == 1)
 8000390:	4b0d      	ldr	r3, [pc, #52]	; (80003c8 <main+0x98>)
 8000392:	781b      	ldrb	r3, [r3, #0]
 8000394:	2b01      	cmp	r3, #1
 8000396:	d1db      	bne.n	8000350 <main+0x20>
		{
			my_printf(".");
 8000398:	480c      	ldr	r0, [pc, #48]	; (80003cc <main+0x9c>)
 800039a:	f000 f9e7 	bl	800076c <my_printf>
			timebase_irq = 0;
 800039e:	4b0a      	ldr	r3, [pc, #40]	; (80003c8 <main+0x98>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	701a      	strb	r2, [r3, #0]
			BSP_DELAY_ms(900);
 80003a4:	f44f 7061 	mov.w	r0, #900	; 0x384
 80003a8:	f000 fc50 	bl	8000c4c <BSP_DELAY_ms>
		if (button_irq == 1)
 80003ac:	e7d0      	b.n	8000350 <main+0x20>
 80003ae:	bf00      	nop
 80003b0:	08000cdc 	.word	0x08000cdc
 80003b4:	20000021 	.word	0x20000021
 80003b8:	08000cf0 	.word	0x08000cf0
 80003bc:	20000028 	.word	0x20000028
 80003c0:	08000cf4 	.word	0x08000cf4
 80003c4:	20000022 	.word	0x20000022
 80003c8:	20000020 	.word	0x20000020
 80003cc:	08000cf8 	.word	0x08000cf8

080003d0 <printchar>:
*/

#include <stdarg.h>
#include "stm32f7xx.h"
static void printchar(char **str, int c)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
 80003d8:	6039      	str	r1, [r7, #0]
	extern int putchar(int c);

	if (str) {
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d00a      	beq.n	80003f6 <printchar+0x26>
		**str = c;
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	683a      	ldr	r2, [r7, #0]
 80003e6:	b2d2      	uxtb	r2, r2
 80003e8:	701a      	strb	r2, [r3, #0]
		++(*str);
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	1c5a      	adds	r2, r3, #1
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	601a      	str	r2, [r3, #0]
	else
		{
			while ( (USART3->ISR & USART_ISR_TC) != USART_ISR_TC);
			USART3->TDR = c;
		}
}
 80003f4:	e009      	b.n	800040a <printchar+0x3a>
			while ( (USART3->ISR & USART_ISR_TC) != USART_ISR_TC);
 80003f6:	bf00      	nop
 80003f8:	4b07      	ldr	r3, [pc, #28]	; (8000418 <printchar+0x48>)
 80003fa:	69db      	ldr	r3, [r3, #28]
 80003fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000400:	2b40      	cmp	r3, #64	; 0x40
 8000402:	d1f9      	bne.n	80003f8 <printchar+0x28>
			USART3->TDR = c;
 8000404:	4a04      	ldr	r2, [pc, #16]	; (8000418 <printchar+0x48>)
 8000406:	683b      	ldr	r3, [r7, #0]
 8000408:	6293      	str	r3, [r2, #40]	; 0x28
}
 800040a:	bf00      	nop
 800040c:	370c      	adds	r7, #12
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	40004800 	.word	0x40004800

0800041c <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 800041c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000420:	b084      	sub	sp, #16
 8000422:	af00      	add	r7, sp, #0
 8000424:	60f8      	str	r0, [r7, #12]
 8000426:	60b9      	str	r1, [r7, #8]
 8000428:	607a      	str	r2, [r7, #4]
 800042a:	603b      	str	r3, [r7, #0]
	register int pc = 0, padchar = ' ';
 800042c:	2400      	movs	r4, #0
 800042e:	f04f 0820 	mov.w	r8, #32

	if (width > 0) {
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	2b00      	cmp	r3, #0
 8000436:	dd17      	ble.n	8000468 <prints+0x4c>
		register int len = 0;
 8000438:	2500      	movs	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 800043a:	68be      	ldr	r6, [r7, #8]
 800043c:	e001      	b.n	8000442 <prints+0x26>
 800043e:	3501      	adds	r5, #1
 8000440:	3601      	adds	r6, #1
 8000442:	7833      	ldrb	r3, [r6, #0]
 8000444:	2b00      	cmp	r3, #0
 8000446:	d1fa      	bne.n	800043e <prints+0x22>
		if (len >= width) width = 0;
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	429d      	cmp	r5, r3
 800044c:	db02      	blt.n	8000454 <prints+0x38>
 800044e:	2300      	movs	r3, #0
 8000450:	607b      	str	r3, [r7, #4]
 8000452:	e002      	b.n	800045a <prints+0x3e>
		else width -= len;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	1b5b      	subs	r3, r3, r5
 8000458:	607b      	str	r3, [r7, #4]
		if (pad & PAD_ZERO) padchar = '0';
 800045a:	683b      	ldr	r3, [r7, #0]
 800045c:	f003 0302 	and.w	r3, r3, #2
 8000460:	2b00      	cmp	r3, #0
 8000462:	d001      	beq.n	8000468 <prints+0x4c>
 8000464:	f04f 0830 	mov.w	r8, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	f003 0301 	and.w	r3, r3, #1
 800046e:	2b00      	cmp	r3, #0
 8000470:	d116      	bne.n	80004a0 <prints+0x84>
		for ( ; width > 0; --width) {
 8000472:	e007      	b.n	8000484 <prints+0x68>
			printchar (out, padchar);
 8000474:	4641      	mov	r1, r8
 8000476:	68f8      	ldr	r0, [r7, #12]
 8000478:	f7ff ffaa 	bl	80003d0 <printchar>
			++pc;
 800047c:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	3b01      	subs	r3, #1
 8000482:	607b      	str	r3, [r7, #4]
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2b00      	cmp	r3, #0
 8000488:	dcf4      	bgt.n	8000474 <prints+0x58>
		}
	}
	for ( ; *string ; ++string) {
 800048a:	e009      	b.n	80004a0 <prints+0x84>
		printchar (out, *string);
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	4619      	mov	r1, r3
 8000492:	68f8      	ldr	r0, [r7, #12]
 8000494:	f7ff ff9c 	bl	80003d0 <printchar>
		++pc;
 8000498:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
 800049a:	68bb      	ldr	r3, [r7, #8]
 800049c:	3301      	adds	r3, #1
 800049e:	60bb      	str	r3, [r7, #8]
 80004a0:	68bb      	ldr	r3, [r7, #8]
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d1f1      	bne.n	800048c <prints+0x70>
	}
	for ( ; width > 0; --width) {
 80004a8:	e007      	b.n	80004ba <prints+0x9e>
		printchar (out, padchar);
 80004aa:	4641      	mov	r1, r8
 80004ac:	68f8      	ldr	r0, [r7, #12]
 80004ae:	f7ff ff8f 	bl	80003d0 <printchar>
		++pc;
 80004b2:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	3b01      	subs	r3, #1
 80004b8:	607b      	str	r3, [r7, #4]
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	2b00      	cmp	r3, #0
 80004be:	dcf4      	bgt.n	80004aa <prints+0x8e>
	}

	return pc;
 80004c0:	4623      	mov	r3, r4
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	3710      	adds	r7, #16
 80004c6:	46bd      	mov	sp, r7
 80004c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080004cc <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 80004cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80004d0:	b089      	sub	sp, #36	; 0x24
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	60f8      	str	r0, [r7, #12]
 80004d6:	60b9      	str	r1, [r7, #8]
 80004d8:	607a      	str	r2, [r7, #4]
 80004da:	603b      	str	r3, [r7, #0]
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80004dc:	f04f 0900 	mov.w	r9, #0
 80004e0:	2600      	movs	r6, #0
	register unsigned int u = i;
 80004e2:	68bd      	ldr	r5, [r7, #8]

	if (i == 0) {
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d10c      	bne.n	8000504 <printi+0x38>
		print_buf[0] = '0';
 80004ea:	2330      	movs	r3, #48	; 0x30
 80004ec:	753b      	strb	r3, [r7, #20]
		print_buf[1] = '\0';
 80004ee:	2300      	movs	r3, #0
 80004f0:	757b      	strb	r3, [r7, #21]
		return prints (out, print_buf, width, pad);
 80004f2:	f107 0114 	add.w	r1, r7, #20
 80004f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80004f8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80004fa:	68f8      	ldr	r0, [r7, #12]
 80004fc:	f7ff ff8e 	bl	800041c <prints>
 8000500:	4603      	mov	r3, r0
 8000502:	e04a      	b.n	800059a <printi+0xce>
	}

	if (sg && b == 10 && i < 0) {
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d00a      	beq.n	8000520 <printi+0x54>
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	2b0a      	cmp	r3, #10
 800050e:	d107      	bne.n	8000520 <printi+0x54>
 8000510:	68bb      	ldr	r3, [r7, #8]
 8000512:	2b00      	cmp	r3, #0
 8000514:	da04      	bge.n	8000520 <printi+0x54>
		neg = 1;
 8000516:	f04f 0901 	mov.w	r9, #1
		u = -i;
 800051a:	68bb      	ldr	r3, [r7, #8]
 800051c:	425b      	negs	r3, r3
 800051e:	461d      	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
 8000520:	f107 0414 	add.w	r4, r7, #20
 8000524:	340b      	adds	r4, #11
	*s = '\0';
 8000526:	2300      	movs	r3, #0
 8000528:	7023      	strb	r3, [r4, #0]

	while (u) {
 800052a:	e015      	b.n	8000558 <printi+0x8c>
		t = u % b;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	fbb5 f2f3 	udiv	r2, r5, r3
 8000532:	fb03 f302 	mul.w	r3, r3, r2
 8000536:	1aeb      	subs	r3, r5, r3
 8000538:	4698      	mov	r8, r3
		if( t >= 10 )
 800053a:	f1b8 0f09 	cmp.w	r8, #9
 800053e:	dd02      	ble.n	8000546 <printi+0x7a>
			t += letbase - '0' - 10;
 8000540:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000542:	3b3a      	subs	r3, #58	; 0x3a
 8000544:	4498      	add	r8, r3
		*--s = t + '0';
 8000546:	fa5f f388 	uxtb.w	r3, r8
 800054a:	3c01      	subs	r4, #1
 800054c:	3330      	adds	r3, #48	; 0x30
 800054e:	b2db      	uxtb	r3, r3
 8000550:	7023      	strb	r3, [r4, #0]
		u /= b;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	fbb5 f5f3 	udiv	r5, r5, r3
	while (u) {
 8000558:	2d00      	cmp	r5, #0
 800055a:	d1e7      	bne.n	800052c <printi+0x60>
	}

	if (neg) {
 800055c:	f1b9 0f00 	cmp.w	r9, #0
 8000560:	d013      	beq.n	800058a <printi+0xbe>
		if( width && (pad & PAD_ZERO) ) {
 8000562:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000564:	2b00      	cmp	r3, #0
 8000566:	d00d      	beq.n	8000584 <printi+0xb8>
 8000568:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800056a:	f003 0302 	and.w	r3, r3, #2
 800056e:	2b00      	cmp	r3, #0
 8000570:	d008      	beq.n	8000584 <printi+0xb8>
			printchar (out, '-');
 8000572:	212d      	movs	r1, #45	; 0x2d
 8000574:	68f8      	ldr	r0, [r7, #12]
 8000576:	f7ff ff2b 	bl	80003d0 <printchar>
			++pc;
 800057a:	3601      	adds	r6, #1
			--width;
 800057c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800057e:	3b01      	subs	r3, #1
 8000580:	643b      	str	r3, [r7, #64]	; 0x40
 8000582:	e002      	b.n	800058a <printi+0xbe>
		}
		else {
			*--s = '-';
 8000584:	3c01      	subs	r4, #1
 8000586:	232d      	movs	r3, #45	; 0x2d
 8000588:	7023      	strb	r3, [r4, #0]
		}
	}

	return pc + prints (out, s, width, pad);
 800058a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800058c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800058e:	4621      	mov	r1, r4
 8000590:	68f8      	ldr	r0, [r7, #12]
 8000592:	f7ff ff43 	bl	800041c <prints>
 8000596:	4603      	mov	r3, r0
 8000598:	4433      	add	r3, r6
}
 800059a:	4618      	mov	r0, r3
 800059c:	3724      	adds	r7, #36	; 0x24
 800059e:	46bd      	mov	sp, r7
 80005a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080005a4 <print>:

static int print(char **out, const char *format, va_list args )
{
 80005a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80005a8:	b08a      	sub	sp, #40	; 0x28
 80005aa:	af04      	add	r7, sp, #16
 80005ac:	60f8      	str	r0, [r7, #12]
 80005ae:	60b9      	str	r1, [r7, #8]
 80005b0:	607a      	str	r2, [r7, #4]
	register int width, pad;
	register int pc = 0;
 80005b2:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 80005b4:	e0c4      	b.n	8000740 <print+0x19c>
		if (*format == '%') {
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	781b      	ldrb	r3, [r3, #0]
 80005ba:	2b25      	cmp	r3, #37	; 0x25
 80005bc:	f040 80b3 	bne.w	8000726 <print+0x182>
			++format;
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	3301      	adds	r3, #1
 80005c4:	60bb      	str	r3, [r7, #8]
			width = pad = 0;
 80005c6:	2600      	movs	r6, #0
 80005c8:	4635      	mov	r5, r6
			if (*format == '\0') break;
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	781b      	ldrb	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	f000 80bc 	beq.w	800074c <print+0x1a8>
			if (*format == '%') goto out;
 80005d4:	68bb      	ldr	r3, [r7, #8]
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	2b25      	cmp	r3, #37	; 0x25
 80005da:	f000 80a6 	beq.w	800072a <print+0x186>
			if (*format == '-') {
 80005de:	68bb      	ldr	r3, [r7, #8]
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	2b2d      	cmp	r3, #45	; 0x2d
 80005e4:	d109      	bne.n	80005fa <print+0x56>
				++format;
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	3301      	adds	r3, #1
 80005ea:	60bb      	str	r3, [r7, #8]
				pad = PAD_RIGHT;
 80005ec:	2601      	movs	r6, #1
			}
			while (*format == '0') {
 80005ee:	e004      	b.n	80005fa <print+0x56>
				++format;
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	3301      	adds	r3, #1
 80005f4:	60bb      	str	r3, [r7, #8]
				pad |= PAD_ZERO;
 80005f6:	f046 0602 	orr.w	r6, r6, #2
			while (*format == '0') {
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	781b      	ldrb	r3, [r3, #0]
 80005fe:	2b30      	cmp	r3, #48	; 0x30
 8000600:	d0f6      	beq.n	80005f0 <print+0x4c>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 8000602:	e00b      	b.n	800061c <print+0x78>
				width *= 10;
 8000604:	462b      	mov	r3, r5
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	442b      	add	r3, r5
 800060a:	005b      	lsls	r3, r3, #1
 800060c:	461d      	mov	r5, r3
				width += *format - '0';
 800060e:	68bb      	ldr	r3, [r7, #8]
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	3b30      	subs	r3, #48	; 0x30
 8000614:	441d      	add	r5, r3
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 8000616:	68bb      	ldr	r3, [r7, #8]
 8000618:	3301      	adds	r3, #1
 800061a:	60bb      	str	r3, [r7, #8]
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b2f      	cmp	r3, #47	; 0x2f
 8000622:	d903      	bls.n	800062c <print+0x88>
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b39      	cmp	r3, #57	; 0x39
 800062a:	d9eb      	bls.n	8000604 <print+0x60>
			}
			if( *format == 's' ) {
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	2b73      	cmp	r3, #115	; 0x73
 8000632:	d112      	bne.n	800065a <print+0xb6>
				register char *s = (char *)va_arg( args, int );
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	1d1a      	adds	r2, r3, #4
 8000638:	607a      	str	r2, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	4698      	mov	r8, r3
				pc += prints (out, s?s:"(null)", width, pad);
 800063e:	f1b8 0f00 	cmp.w	r8, #0
 8000642:	d001      	beq.n	8000648 <print+0xa4>
 8000644:	4641      	mov	r1, r8
 8000646:	e000      	b.n	800064a <print+0xa6>
 8000648:	4947      	ldr	r1, [pc, #284]	; (8000768 <print+0x1c4>)
 800064a:	4633      	mov	r3, r6
 800064c:	462a      	mov	r2, r5
 800064e:	68f8      	ldr	r0, [r7, #12]
 8000650:	f7ff fee4 	bl	800041c <prints>
 8000654:	4603      	mov	r3, r0
 8000656:	441c      	add	r4, r3
				continue;
 8000658:	e06f      	b.n	800073a <print+0x196>
			}
			if( *format == 'd' ) {
 800065a:	68bb      	ldr	r3, [r7, #8]
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	2b64      	cmp	r3, #100	; 0x64
 8000660:	d10f      	bne.n	8000682 <print+0xde>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	1d1a      	adds	r2, r3, #4
 8000666:	607a      	str	r2, [r7, #4]
 8000668:	6819      	ldr	r1, [r3, #0]
 800066a:	2361      	movs	r3, #97	; 0x61
 800066c:	9302      	str	r3, [sp, #8]
 800066e:	9601      	str	r6, [sp, #4]
 8000670:	9500      	str	r5, [sp, #0]
 8000672:	2301      	movs	r3, #1
 8000674:	220a      	movs	r2, #10
 8000676:	68f8      	ldr	r0, [r7, #12]
 8000678:	f7ff ff28 	bl	80004cc <printi>
 800067c:	4603      	mov	r3, r0
 800067e:	441c      	add	r4, r3
				continue;
 8000680:	e05b      	b.n	800073a <print+0x196>
			}
			if( *format == 'x' ) {
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b78      	cmp	r3, #120	; 0x78
 8000688:	d10f      	bne.n	80006aa <print+0x106>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	1d1a      	adds	r2, r3, #4
 800068e:	607a      	str	r2, [r7, #4]
 8000690:	6819      	ldr	r1, [r3, #0]
 8000692:	2361      	movs	r3, #97	; 0x61
 8000694:	9302      	str	r3, [sp, #8]
 8000696:	9601      	str	r6, [sp, #4]
 8000698:	9500      	str	r5, [sp, #0]
 800069a:	2300      	movs	r3, #0
 800069c:	2210      	movs	r2, #16
 800069e:	68f8      	ldr	r0, [r7, #12]
 80006a0:	f7ff ff14 	bl	80004cc <printi>
 80006a4:	4603      	mov	r3, r0
 80006a6:	441c      	add	r4, r3
				continue;
 80006a8:	e047      	b.n	800073a <print+0x196>
			}
			if( *format == 'X' ) {
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	2b58      	cmp	r3, #88	; 0x58
 80006b0:	d10f      	bne.n	80006d2 <print+0x12e>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	1d1a      	adds	r2, r3, #4
 80006b6:	607a      	str	r2, [r7, #4]
 80006b8:	6819      	ldr	r1, [r3, #0]
 80006ba:	2341      	movs	r3, #65	; 0x41
 80006bc:	9302      	str	r3, [sp, #8]
 80006be:	9601      	str	r6, [sp, #4]
 80006c0:	9500      	str	r5, [sp, #0]
 80006c2:	2300      	movs	r3, #0
 80006c4:	2210      	movs	r2, #16
 80006c6:	68f8      	ldr	r0, [r7, #12]
 80006c8:	f7ff ff00 	bl	80004cc <printi>
 80006cc:	4603      	mov	r3, r0
 80006ce:	441c      	add	r4, r3
				continue;
 80006d0:	e033      	b.n	800073a <print+0x196>
			}
			if( *format == 'u' ) {
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	2b75      	cmp	r3, #117	; 0x75
 80006d8:	d10f      	bne.n	80006fa <print+0x156>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	1d1a      	adds	r2, r3, #4
 80006de:	607a      	str	r2, [r7, #4]
 80006e0:	6819      	ldr	r1, [r3, #0]
 80006e2:	2361      	movs	r3, #97	; 0x61
 80006e4:	9302      	str	r3, [sp, #8]
 80006e6:	9601      	str	r6, [sp, #4]
 80006e8:	9500      	str	r5, [sp, #0]
 80006ea:	2300      	movs	r3, #0
 80006ec:	220a      	movs	r2, #10
 80006ee:	68f8      	ldr	r0, [r7, #12]
 80006f0:	f7ff feec 	bl	80004cc <printi>
 80006f4:	4603      	mov	r3, r0
 80006f6:	441c      	add	r4, r3
				continue;
 80006f8:	e01f      	b.n	800073a <print+0x196>
			}
			if( *format == 'c' ) {
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b63      	cmp	r3, #99	; 0x63
 8000700:	d11b      	bne.n	800073a <print+0x196>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	1d1a      	adds	r2, r3, #4
 8000706:	607a      	str	r2, [r7, #4]
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	b2db      	uxtb	r3, r3
 800070c:	753b      	strb	r3, [r7, #20]
				scr[1] = '\0';
 800070e:	2300      	movs	r3, #0
 8000710:	757b      	strb	r3, [r7, #21]
				pc += prints (out, scr, width, pad);
 8000712:	f107 0114 	add.w	r1, r7, #20
 8000716:	4633      	mov	r3, r6
 8000718:	462a      	mov	r2, r5
 800071a:	68f8      	ldr	r0, [r7, #12]
 800071c:	f7ff fe7e 	bl	800041c <prints>
 8000720:	4603      	mov	r3, r0
 8000722:	441c      	add	r4, r3
				continue;
 8000724:	e009      	b.n	800073a <print+0x196>
			}
		}
		else {
		out:
 8000726:	bf00      	nop
 8000728:	e000      	b.n	800072c <print+0x188>
			if (*format == '%') goto out;
 800072a:	bf00      	nop
			printchar (out, *format);
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	4619      	mov	r1, r3
 8000732:	68f8      	ldr	r0, [r7, #12]
 8000734:	f7ff fe4c 	bl	80003d0 <printchar>
			++pc;
 8000738:	3401      	adds	r4, #1
	for (; *format != 0; ++format) {
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	3301      	adds	r3, #1
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	2b00      	cmp	r3, #0
 8000746:	f47f af36 	bne.w	80005b6 <print+0x12>
 800074a:	e000      	b.n	800074e <print+0x1aa>
			if (*format == '\0') break;
 800074c:	bf00      	nop
		}
	}
	if (out) **out = '\0';
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	2b00      	cmp	r3, #0
 8000752:	d003      	beq.n	800075c <print+0x1b8>
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
 800075c:	4623      	mov	r3, r4
}
 800075e:	4618      	mov	r0, r3
 8000760:	3718      	adds	r7, #24
 8000762:	46bd      	mov	sp, r7
 8000764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000768:	08000cfc 	.word	0x08000cfc

0800076c <my_printf>:

int my_printf(const char *format, ...)
{
 800076c:	b40f      	push	{r0, r1, r2, r3}
 800076e:	b580      	push	{r7, lr}
 8000770:	b082      	sub	sp, #8
 8000772:	af00      	add	r7, sp, #0
        va_list args;

        va_start( args, format );
 8000774:	f107 0314 	add.w	r3, r7, #20
 8000778:	607b      	str	r3, [r7, #4]
        return print( 0, format, args );
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	6939      	ldr	r1, [r7, #16]
 800077e:	2000      	movs	r0, #0
 8000780:	f7ff ff10 	bl	80005a4 <print>
 8000784:	4603      	mov	r3, r0
}
 8000786:	4618      	mov	r0, r3
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000790:	b004      	add	sp, #16
 8000792:	4770      	bx	lr

08000794 <EXTI15_10_IRQHandler>:


extern uint8_t button_irq;

void EXTI15_10_IRQHandler()
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
	// Test for line 13 pending interrupt
	if ((EXTI->PR & EXTI_PR_PR13_Msk) != 0)
 8000798:	4b0a      	ldr	r3, [pc, #40]	; (80007c4 <EXTI15_10_IRQHandler+0x30>)
 800079a:	695b      	ldr	r3, [r3, #20]
 800079c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d009      	beq.n	80007b8 <EXTI15_10_IRQHandler+0x24>
	{
		// Clear pending bit 13 by writing a '1'
		EXTI->PR = EXTI_PR_PR13;
 80007a4:	4b07      	ldr	r3, [pc, #28]	; (80007c4 <EXTI15_10_IRQHandler+0x30>)
 80007a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007aa:	615a      	str	r2, [r3, #20]

		// Do what you need
		button_irq++;
 80007ac:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <EXTI15_10_IRQHandler+0x34>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	3301      	adds	r3, #1
 80007b2:	b2da      	uxtb	r2, r3
 80007b4:	4b04      	ldr	r3, [pc, #16]	; (80007c8 <EXTI15_10_IRQHandler+0x34>)
 80007b6:	701a      	strb	r2, [r3, #0]
	}
}
 80007b8:	bf00      	nop
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	40013c00 	.word	0x40013c00
 80007c8:	20000021 	.word	0x20000021

080007cc <TIM6_DAC_IRQHandler>:
 */

extern uint8_t timebase_irq;

void TIM6_DAC_IRQHandler()
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
	// Test for TIM6 update pending interrupt
	if ((TIM6->SR & TIM_SR_UIF) == TIM_SR_UIF)
 80007d0:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <TIM6_DAC_IRQHandler+0x2c>)
 80007d2:	691b      	ldr	r3, [r3, #16]
 80007d4:	f003 0301 	and.w	r3, r3, #1
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d108      	bne.n	80007ee <TIM6_DAC_IRQHandler+0x22>
	{
		// Clear pending interrupt flag
		TIM6->SR &= ~TIM_SR_UIF;
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <TIM6_DAC_IRQHandler+0x2c>)
 80007de:	691b      	ldr	r3, [r3, #16]
 80007e0:	4a05      	ldr	r2, [pc, #20]	; (80007f8 <TIM6_DAC_IRQHandler+0x2c>)
 80007e2:	f023 0301 	bic.w	r3, r3, #1
 80007e6:	6113      	str	r3, [r2, #16]

		// Do what you need
		timebase_irq = 1;
 80007e8:	4b04      	ldr	r3, [pc, #16]	; (80007fc <TIM6_DAC_IRQHandler+0x30>)
 80007ea:	2201      	movs	r2, #1
 80007ec:	701a      	strb	r2, [r3, #0]
	}
}
 80007ee:	bf00      	nop
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	40001000 	.word	0x40001000
 80007fc:	20000020 	.word	0x20000020

08000800 <USART3_IRQHandler>:
  * @retval None
  */


void USART3_IRQHandler()
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
	// Test for RXNE pending interrupt
	if ((USART3->ISR & USART_ISR_RXNE) == USART_ISR_RXNE)
 8000804:	4b0c      	ldr	r3, [pc, #48]	; (8000838 <USART3_IRQHandler+0x38>)
 8000806:	69db      	ldr	r3, [r3, #28]
 8000808:	f003 0320 	and.w	r3, r3, #32
 800080c:	2b20      	cmp	r3, #32
 800080e:	d10d      	bne.n	800082c <USART3_IRQHandler+0x2c>
	{
		// RXNE flags automatically clears when reading RDR.

		// Store incoming byte
		console_rx_byte[console_rx_irq] = USART3->RDR;
 8000810:	4b09      	ldr	r3, [pc, #36]	; (8000838 <USART3_IRQHandler+0x38>)
 8000812:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000814:	4b09      	ldr	r3, [pc, #36]	; (800083c <USART3_IRQHandler+0x3c>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	461a      	mov	r2, r3
 800081a:	b2c9      	uxtb	r1, r1
 800081c:	4b08      	ldr	r3, [pc, #32]	; (8000840 <USART3_IRQHandler+0x40>)
 800081e:	5499      	strb	r1, [r3, r2]
		console_rx_irq++;
 8000820:	4b06      	ldr	r3, [pc, #24]	; (800083c <USART3_IRQHandler+0x3c>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	3301      	adds	r3, #1
 8000826:	b2da      	uxtb	r2, r3
 8000828:	4b04      	ldr	r3, [pc, #16]	; (800083c <USART3_IRQHandler+0x3c>)
 800082a:	701a      	strb	r2, [r3, #0]
	}

}
 800082c:	bf00      	nop
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	40004800 	.word	0x40004800
 800083c:	20000022 	.word	0x20000022
 8000840:	20000028 	.word	0x20000028

08000844 <SysTick_Handler>:
void SysTick_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  // HAL_IncTick();
}
 8000848:	bf00      	nop
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
	...

08000854 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000858:	4b08      	ldr	r3, [pc, #32]	; (800087c <SystemInit+0x28>)
 800085a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800085e:	4a07      	ldr	r2, [pc, #28]	; (800087c <SystemInit+0x28>)
 8000860:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000864:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000868:	4b04      	ldr	r3, [pc, #16]	; (800087c <SystemInit+0x28>)
 800086a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800086e:	609a      	str	r2, [r3, #8]
#endif
}
 8000870:	bf00      	nop
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	e000ed00 	.word	0xe000ed00

08000880 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000880:	b480      	push	{r7}
 8000882:	b087      	sub	sp, #28
 8000884:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	2300      	movs	r3, #0
 800088c:	617b      	str	r3, [r7, #20]
 800088e:	2302      	movs	r3, #2
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	2300      	movs	r3, #0
 8000894:	60bb      	str	r3, [r7, #8]
 8000896:	2302      	movs	r3, #2
 8000898:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800089a:	4b31      	ldr	r3, [pc, #196]	; (8000960 <SystemCoreClockUpdate+0xe0>)
 800089c:	689b      	ldr	r3, [r3, #8]
 800089e:	f003 030c 	and.w	r3, r3, #12
 80008a2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80008a4:	693b      	ldr	r3, [r7, #16]
 80008a6:	2b04      	cmp	r3, #4
 80008a8:	d007      	beq.n	80008ba <SystemCoreClockUpdate+0x3a>
 80008aa:	2b08      	cmp	r3, #8
 80008ac:	d009      	beq.n	80008c2 <SystemCoreClockUpdate+0x42>
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d13d      	bne.n	800092e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80008b2:	4b2c      	ldr	r3, [pc, #176]	; (8000964 <SystemCoreClockUpdate+0xe4>)
 80008b4:	4a2c      	ldr	r2, [pc, #176]	; (8000968 <SystemCoreClockUpdate+0xe8>)
 80008b6:	601a      	str	r2, [r3, #0]
      break;
 80008b8:	e03d      	b.n	8000936 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80008ba:	4b2a      	ldr	r3, [pc, #168]	; (8000964 <SystemCoreClockUpdate+0xe4>)
 80008bc:	4a2b      	ldr	r2, [pc, #172]	; (800096c <SystemCoreClockUpdate+0xec>)
 80008be:	601a      	str	r2, [r3, #0]
      break;
 80008c0:	e039      	b.n	8000936 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80008c2:	4b27      	ldr	r3, [pc, #156]	; (8000960 <SystemCoreClockUpdate+0xe0>)
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	0d9b      	lsrs	r3, r3, #22
 80008c8:	f003 0301 	and.w	r3, r3, #1
 80008cc:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80008ce:	4b24      	ldr	r3, [pc, #144]	; (8000960 <SystemCoreClockUpdate+0xe0>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80008d6:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d00c      	beq.n	80008f8 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80008de:	4a23      	ldr	r2, [pc, #140]	; (800096c <SystemCoreClockUpdate+0xec>)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008e6:	4a1e      	ldr	r2, [pc, #120]	; (8000960 <SystemCoreClockUpdate+0xe0>)
 80008e8:	6852      	ldr	r2, [r2, #4]
 80008ea:	0992      	lsrs	r2, r2, #6
 80008ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80008f0:	fb02 f303 	mul.w	r3, r2, r3
 80008f4:	617b      	str	r3, [r7, #20]
 80008f6:	e00b      	b.n	8000910 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80008f8:	4a1b      	ldr	r2, [pc, #108]	; (8000968 <SystemCoreClockUpdate+0xe8>)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000900:	4a17      	ldr	r2, [pc, #92]	; (8000960 <SystemCoreClockUpdate+0xe0>)
 8000902:	6852      	ldr	r2, [r2, #4]
 8000904:	0992      	lsrs	r2, r2, #6
 8000906:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800090a:	fb02 f303 	mul.w	r3, r2, r3
 800090e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000910:	4b13      	ldr	r3, [pc, #76]	; (8000960 <SystemCoreClockUpdate+0xe0>)
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	0c1b      	lsrs	r3, r3, #16
 8000916:	f003 0303 	and.w	r3, r3, #3
 800091a:	3301      	adds	r3, #1
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000920:	697a      	ldr	r2, [r7, #20]
 8000922:	68fb      	ldr	r3, [r7, #12]
 8000924:	fbb2 f3f3 	udiv	r3, r2, r3
 8000928:	4a0e      	ldr	r2, [pc, #56]	; (8000964 <SystemCoreClockUpdate+0xe4>)
 800092a:	6013      	str	r3, [r2, #0]
      break;
 800092c:	e003      	b.n	8000936 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 800092e:	4b0d      	ldr	r3, [pc, #52]	; (8000964 <SystemCoreClockUpdate+0xe4>)
 8000930:	4a0d      	ldr	r2, [pc, #52]	; (8000968 <SystemCoreClockUpdate+0xe8>)
 8000932:	601a      	str	r2, [r3, #0]
      break;
 8000934:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000936:	4b0a      	ldr	r3, [pc, #40]	; (8000960 <SystemCoreClockUpdate+0xe0>)
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	091b      	lsrs	r3, r3, #4
 800093c:	f003 030f 	and.w	r3, r3, #15
 8000940:	4a0b      	ldr	r2, [pc, #44]	; (8000970 <SystemCoreClockUpdate+0xf0>)
 8000942:	5cd3      	ldrb	r3, [r2, r3]
 8000944:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000946:	4b07      	ldr	r3, [pc, #28]	; (8000964 <SystemCoreClockUpdate+0xe4>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	693b      	ldr	r3, [r7, #16]
 800094c:	fa22 f303 	lsr.w	r3, r2, r3
 8000950:	4a04      	ldr	r2, [pc, #16]	; (8000964 <SystemCoreClockUpdate+0xe4>)
 8000952:	6013      	str	r3, [r2, #0]
}
 8000954:	bf00      	nop
 8000956:	371c      	adds	r7, #28
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	40023800 	.word	0x40023800
 8000964:	20000000 	.word	0x20000000
 8000968:	00f42400 	.word	0x00f42400
 800096c:	017d7840 	.word	0x017d7840
 8000970:	08000d04 	.word	0x08000d04

08000974 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000974:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009ac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000978:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800097a:	e003      	b.n	8000984 <LoopCopyDataInit>

0800097c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800097c:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800097e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000980:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000982:	3104      	adds	r1, #4

08000984 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000984:	480b      	ldr	r0, [pc, #44]	; (80009b4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000986:	4b0c      	ldr	r3, [pc, #48]	; (80009b8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000988:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800098a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800098c:	d3f6      	bcc.n	800097c <CopyDataInit>
  ldr  r2, =_sbss
 800098e:	4a0b      	ldr	r2, [pc, #44]	; (80009bc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000990:	e002      	b.n	8000998 <LoopFillZerobss>

08000992 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000992:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000994:	f842 3b04 	str.w	r3, [r2], #4

08000998 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000998:	4b09      	ldr	r3, [pc, #36]	; (80009c0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800099a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800099c:	d3f9      	bcc.n	8000992 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800099e:	f7ff ff59 	bl	8000854 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009a2:	f000 f96b 	bl	8000c7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009a6:	f7ff fcc3 	bl	8000330 <main>
  bx  lr    
 80009aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009ac:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80009b0:	08000d1c 	.word	0x08000d1c
  ldr  r0, =_sdata
 80009b4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009b8:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 80009bc:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 80009c0:	20000034 	.word	0x20000034

080009c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009c4:	e7fe      	b.n	80009c4 <ADC_IRQHandler>
	...

080009c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	4603      	mov	r3, r0
 80009d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	db0b      	blt.n	80009f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009da:	79fb      	ldrb	r3, [r7, #7]
 80009dc:	f003 021f 	and.w	r2, r3, #31
 80009e0:	4907      	ldr	r1, [pc, #28]	; (8000a00 <__NVIC_EnableIRQ+0x38>)
 80009e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e6:	095b      	lsrs	r3, r3, #5
 80009e8:	2001      	movs	r0, #1
 80009ea:	fa00 f202 	lsl.w	r2, r0, r2
 80009ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	e000e100 	.word	0xe000e100

08000a04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	6039      	str	r1, [r7, #0]
 8000a0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	db0a      	blt.n	8000a2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	b2da      	uxtb	r2, r3
 8000a1c:	490c      	ldr	r1, [pc, #48]	; (8000a50 <__NVIC_SetPriority+0x4c>)
 8000a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a22:	0112      	lsls	r2, r2, #4
 8000a24:	b2d2      	uxtb	r2, r2
 8000a26:	440b      	add	r3, r1
 8000a28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a2c:	e00a      	b.n	8000a44 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4908      	ldr	r1, [pc, #32]	; (8000a54 <__NVIC_SetPriority+0x50>)
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	f003 030f 	and.w	r3, r3, #15
 8000a3a:	3b04      	subs	r3, #4
 8000a3c:	0112      	lsls	r2, r2, #4
 8000a3e:	b2d2      	uxtb	r2, r2
 8000a40:	440b      	add	r3, r1
 8000a42:	761a      	strb	r2, [r3, #24]
}
 8000a44:	bf00      	nop
 8000a46:	370c      	adds	r7, #12
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	e000e100 	.word	0xe000e100
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <BSP_PB_Init>:
 * BSP_PB_Init()
 * Initialize Push-Button pin (PC13) as input without Pull-up/Pull-down
 */

void BSP_PB_Init()
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0

	// Disable PC13 Pull-up/Pull-down
	GPIOC->PUPDR &= ~GPIO_PUPDR_PUPDR13_Msk;
#else
	// Enable GPIOC clock
		RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000a5c:	4b1f      	ldr	r3, [pc, #124]	; (8000adc <BSP_PB_Init+0x84>)
 8000a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a60:	4a1e      	ldr	r2, [pc, #120]	; (8000adc <BSP_PB_Init+0x84>)
 8000a62:	f043 0304 	orr.w	r3, r3, #4
 8000a66:	6313      	str	r3, [r2, #48]	; 0x30

		// Configure PC13 as input
		GPIOC->MODER &= ~GPIO_MODER_MODER13_Msk;
 8000a68:	4b1d      	ldr	r3, [pc, #116]	; (8000ae0 <BSP_PB_Init+0x88>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a1c      	ldr	r2, [pc, #112]	; (8000ae0 <BSP_PB_Init+0x88>)
 8000a6e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000a72:	6013      	str	r3, [r2, #0]
		GPIOC->MODER |= (0x00 <<GPIO_MODER_MODER13_Pos);
 8000a74:	4b1a      	ldr	r3, [pc, #104]	; (8000ae0 <BSP_PB_Init+0x88>)
 8000a76:	4a1a      	ldr	r2, [pc, #104]	; (8000ae0 <BSP_PB_Init+0x88>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	6013      	str	r3, [r2, #0]

		// Disable PC13 Pull-up/Pull-down
		GPIOC->PUPDR &= ~GPIO_PUPDR_PUPDR13_Msk;
 8000a7c:	4b18      	ldr	r3, [pc, #96]	; (8000ae0 <BSP_PB_Init+0x88>)
 8000a7e:	68db      	ldr	r3, [r3, #12]
 8000a80:	4a17      	ldr	r2, [pc, #92]	; (8000ae0 <BSP_PB_Init+0x88>)
 8000a82:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000a86:	60d3      	str	r3, [r2, #12]

		// Enable SYSCFG clock
		RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000a88:	4b14      	ldr	r3, [pc, #80]	; (8000adc <BSP_PB_Init+0x84>)
 8000a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a8c:	4a13      	ldr	r2, [pc, #76]	; (8000adc <BSP_PB_Init+0x84>)
 8000a8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a92:	6453      	str	r3, [r2, #68]	; 0x44

		// Select Port C as interrupt source for EXTI line 13
		SYSCFG->EXTICR[3] &= ~ SYSCFG_EXTICR4_EXTI13_Msk;
 8000a94:	4b13      	ldr	r3, [pc, #76]	; (8000ae4 <BSP_PB_Init+0x8c>)
 8000a96:	695b      	ldr	r3, [r3, #20]
 8000a98:	4a12      	ldr	r2, [pc, #72]	; (8000ae4 <BSP_PB_Init+0x8c>)
 8000a9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a9e:	6153      	str	r3, [r2, #20]
		SYSCFG->EXTICR[3] |=   SYSCFG_EXTICR4_EXTI13_PC;
 8000aa0:	4b10      	ldr	r3, [pc, #64]	; (8000ae4 <BSP_PB_Init+0x8c>)
 8000aa2:	695b      	ldr	r3, [r3, #20]
 8000aa4:	4a0f      	ldr	r2, [pc, #60]	; (8000ae4 <BSP_PB_Init+0x8c>)
 8000aa6:	f043 0320 	orr.w	r3, r3, #32
 8000aaa:	6153      	str	r3, [r2, #20]

		// Enable EXTI line 13
		EXTI->IMR |= EXTI_IMR_IM13;
 8000aac:	4b0e      	ldr	r3, [pc, #56]	; (8000ae8 <BSP_PB_Init+0x90>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	; (8000ae8 <BSP_PB_Init+0x90>)
 8000ab2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ab6:	6013      	str	r3, [r2, #0]

		// Disable Rising / Enable Falling trigger
		EXTI->RTSR &= ~EXTI_RTSR_TR13;
 8000ab8:	4b0b      	ldr	r3, [pc, #44]	; (8000ae8 <BSP_PB_Init+0x90>)
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	4a0a      	ldr	r2, [pc, #40]	; (8000ae8 <BSP_PB_Init+0x90>)
 8000abe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000ac2:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |=  EXTI_FTSR_TR13;
 8000ac4:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <BSP_PB_Init+0x90>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	4a07      	ldr	r2, [pc, #28]	; (8000ae8 <BSP_PB_Init+0x90>)
 8000aca:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ace:	60d3      	str	r3, [r2, #12]
#endif
}
 8000ad0:	bf00      	nop
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40020800 	.word	0x40020800
 8000ae4:	40013800 	.word	0x40013800
 8000ae8:	40013c00 	.word	0x40013c00

08000aec <BSP_NVIC_Init>:
 * BSP_NVIC_Init()
 * Setup NVIC controller for desired interrupts
 */

void BSP_NVIC_Init()
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
	// Set maximum priority for EXTI line 4 to 15 interrupts
	NVIC_SetPriority(EXTI15_10_IRQn, 0);
 8000af0:	2100      	movs	r1, #0
 8000af2:	2028      	movs	r0, #40	; 0x28
 8000af4:	f7ff ff86 	bl	8000a04 <__NVIC_SetPriority>

	// Enable EXTI line 4 to 15 (user button on line 13) interrupts
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000af8:	2028      	movs	r0, #40	; 0x28
 8000afa:	f7ff ff65 	bl	80009c8 <__NVIC_EnableIRQ>
#ifdef TIMER_IT

		// Set maximum priority for EXTI line 4 to 15 interrupts
		NVIC_SetPriority(EXTI15_10_IRQn, 0);
 8000afe:	2100      	movs	r1, #0
 8000b00:	2028      	movs	r0, #40	; 0x28
 8000b02:	f7ff ff7f 	bl	8000a04 <__NVIC_SetPriority>

		// Enable EXTI line 4 to 15 (user button on line 13) interrupts
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b06:	2028      	movs	r0, #40	; 0x28
 8000b08:	f7ff ff5e 	bl	80009c8 <__NVIC_EnableIRQ>

		// Set priority level 1 for TIM6 interrupt
		NVIC_SetPriority(TIM6_DAC_IRQn, 1);
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	2036      	movs	r0, #54	; 0x36
 8000b10:	f7ff ff78 	bl	8000a04 <__NVIC_SetPriority>

		// Enable TIM6 interrupts
		NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b14:	2036      	movs	r0, #54	; 0x36
 8000b16:	f7ff ff57 	bl	80009c8 <__NVIC_EnableIRQ>

		// Set priority level 1 for USART2 interrupt
		NVIC_SetPriority(USART3_IRQn, 1);
 8000b1a:	2101      	movs	r1, #1
 8000b1c:	2027      	movs	r0, #39	; 0x27
 8000b1e:	f7ff ff71 	bl	8000a04 <__NVIC_SetPriority>

		// Enable USART2 interrupts
		NVIC_EnableIRQ(USART3_IRQn);
 8000b22:	2027      	movs	r0, #39	; 0x27
 8000b24:	f7ff ff50 	bl	80009c8 <__NVIC_EnableIRQ>

#endif
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <BSP_Console_Init>:
 * TX -> PD8 (AF7)
 * RX -> PD9 (AF7)
 */

void BSP_Console_Init()
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
	// Enable GPIOA clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8000b30:	4b2a      	ldr	r3, [pc, #168]	; (8000bdc <BSP_Console_Init+0xb0>)
 8000b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b34:	4a29      	ldr	r2, [pc, #164]	; (8000bdc <BSP_Console_Init+0xb0>)
 8000b36:	f043 0308 	orr.w	r3, r3, #8
 8000b3a:	6313      	str	r3, [r2, #48]	; 0x30

//	// Configure PD8 and PD9 as Alternate function
	GPIOD->MODER &= ~(GPIO_MODER_MODER8_Msk | GPIO_MODER_MODER9_Msk);
 8000b3c:	4b28      	ldr	r3, [pc, #160]	; (8000be0 <BSP_Console_Init+0xb4>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a27      	ldr	r2, [pc, #156]	; (8000be0 <BSP_Console_Init+0xb4>)
 8000b42:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000b46:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= (0x02 <<GPIO_MODER_MODER8_Pos) | (0x02 <<GPIO_MODER_MODER9_Pos);
 8000b48:	4b25      	ldr	r3, [pc, #148]	; (8000be0 <BSP_Console_Init+0xb4>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a24      	ldr	r2, [pc, #144]	; (8000be0 <BSP_Console_Init+0xb4>)
 8000b4e:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 8000b52:	6013      	str	r3, [r2, #0]

//	// Set PD8 and PD9 to AF7 (USART3)
	GPIOD->AFR[1] &=  ~(0x000000FF);
 8000b54:	4b22      	ldr	r3, [pc, #136]	; (8000be0 <BSP_Console_Init+0xb4>)
 8000b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b58:	4a21      	ldr	r2, [pc, #132]	; (8000be0 <BSP_Console_Init+0xb4>)
 8000b5a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000b5e:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOD->AFR[1] |=   (0x00000077);
 8000b60:	4b1f      	ldr	r3, [pc, #124]	; (8000be0 <BSP_Console_Init+0xb4>)
 8000b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b64:	4a1e      	ldr	r2, [pc, #120]	; (8000be0 <BSP_Console_Init+0xb4>)
 8000b66:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8000b6a:	6253      	str	r3, [r2, #36]	; 0x24
//
	// Enable USART3 clock
	RCC -> APB1ENR |= RCC_APB1ENR_USART3EN;
 8000b6c:	4b1b      	ldr	r3, [pc, #108]	; (8000bdc <BSP_Console_Init+0xb0>)
 8000b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b70:	4a1a      	ldr	r2, [pc, #104]	; (8000bdc <BSP_Console_Init+0xb0>)
 8000b72:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b76:	6413      	str	r3, [r2, #64]	; 0x40
//
	// Clear USART2 configuration (reset state)
	// 8-bit, 1 start, 1 stop, CTS/RTS disabled
	USART3->CR1 = 0x00000000;
 8000b78:	4b1a      	ldr	r3, [pc, #104]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
	USART3->CR2 = 0x00000000;
 8000b7e:	4b19      	ldr	r3, [pc, #100]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	605a      	str	r2, [r3, #4]
	USART3->CR3 = 0x00000000;
 8000b84:	4b17      	ldr	r3, [pc, #92]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
//
	// Select PCLK (APB1) as clock source
	// PCLK -> 48 MHz
	RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_USART3SEL_Msk;
 8000b8a:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <BSP_Console_Init+0xb0>)
 8000b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000b90:	4a12      	ldr	r2, [pc, #72]	; (8000bdc <BSP_Console_Init+0xb0>)
 8000b92:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000b96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	// BRR = 417 -> Baud Rate = 115107.9137 -> 0.08% error
	//
	// With OVER8=1 and Fck=48MHz, USARTDIV = 2*48E6/115200 = 833.3333
	// BRR = 833 -> Baud Rate = 115246.0984 -> 0.04% error (better)
//
	USART3->CR1 |= USART_CR1_OVER8;
 8000b9a:	4b12      	ldr	r3, [pc, #72]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4a11      	ldr	r2, [pc, #68]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000ba0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ba4:	6013      	str	r3, [r2, #0]
	USART3->BRR = 833;
 8000ba6:	4b0f      	ldr	r3, [pc, #60]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000ba8:	f240 3241 	movw	r2, #833	; 0x341
 8000bac:	60da      	str	r2, [r3, #12]

	// Enable both Transmitter and Receiver
	USART3->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8000bae:	4b0d      	ldr	r3, [pc, #52]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a0c      	ldr	r2, [pc, #48]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000bb4:	f043 030c 	orr.w	r3, r3, #12
 8000bb8:	6013      	str	r3, [r2, #0]

	// Enable interrupt on RXNE event
		USART3->CR1 |= USART_CR1_RXNEIE;
 8000bba:	4b0a      	ldr	r3, [pc, #40]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a09      	ldr	r2, [pc, #36]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000bc0:	f043 0320 	orr.w	r3, r3, #32
 8000bc4:	6013      	str	r3, [r2, #0]
	// Enable USART3
	USART3->CR1 |= USART_CR1_UE;
 8000bc6:	4b07      	ldr	r3, [pc, #28]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a06      	ldr	r2, [pc, #24]	; (8000be4 <BSP_Console_Init+0xb8>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6013      	str	r3, [r2, #0]
}
 8000bd2:	bf00      	nop
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	40023800 	.word	0x40023800
 8000be0:	40020c00 	.word	0x40020c00
 8000be4:	40004800 	.word	0x40004800

08000be8 <BSP_TIMER_Timebase_Init>:
 * Prescaler   = 48000 -> Counting period = 1ms
 * Auto-reload = 200   -> Update period   = 200ms
 */

void BSP_TIMER_Timebase_Init()
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0

	// Start TIM6 counter
	TIM6->CR1 |= TIM_CR1_CEN;
#else
	// Enable TIM6 clock
		RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 8000bec:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <BSP_TIMER_Timebase_Init+0x5c>)
 8000bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf0:	4a14      	ldr	r2, [pc, #80]	; (8000c44 <BSP_TIMER_Timebase_Init+0x5c>)
 8000bf2:	f043 0310 	orr.w	r3, r3, #16
 8000bf6:	6413      	str	r3, [r2, #64]	; 0x40

		// Reset TIM6 configuration
		TIM6->CR1 = 0x0000;
 8000bf8:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
		TIM6->CR2 = 0x0000;
 8000bfe:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	605a      	str	r2, [r3, #4]

		// Set TIM6 prescaler
		// Fck = 48MHz -> /48 = 1kHz counting frequency
		TIM6->PSC = (uint16_t) 48000 -1;
 8000c04:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000c06:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8000c0a:	629a      	str	r2, [r3, #40]	; 0x28

		// Set TIM6 auto-reload register for 200ms
		TIM6->ARR = (uint16_t) 1000 -1;
 8000c0c:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000c0e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c12:	62da      	str	r2, [r3, #44]	; 0x2c

		// Enable auto-reload preload
		TIM6->CR1 |= TIM_CR1_ARPE;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a0b      	ldr	r2, [pc, #44]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000c1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c1e:	6013      	str	r3, [r2, #0]

		// Enable Interrupt upon Update Event
		TIM6->DIER |= TIM_DIER_UIE;
 8000c20:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000c22:	68db      	ldr	r3, [r3, #12]
 8000c24:	4a08      	ldr	r2, [pc, #32]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000c26:	f043 0301 	orr.w	r3, r3, #1
 8000c2a:	60d3      	str	r3, [r2, #12]

		// Start TIM6 counter
		TIM6->CR1 |= TIM_CR1_CEN;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a05      	ldr	r2, [pc, #20]	; (8000c48 <BSP_TIMER_Timebase_Init+0x60>)
 8000c32:	f043 0301 	orr.w	r3, r3, #1
 8000c36:	6013      	str	r3, [r2, #0]
#endif
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	40023800 	.word	0x40023800
 8000c48:	40001000 	.word	0x40001000

08000c4c <BSP_DELAY_ms>:
/*
 *  Basic delay functions
 */

void BSP_DELAY_ms(uint32_t delay)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
	uint32_t	i;
	for(i=0; i<(delay*2500); i++);		// Tuned for ms at 48MHz
 8000c54:	2300      	movs	r3, #0
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	e002      	b.n	8000c60 <BSP_DELAY_ms+0x14>
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	60fb      	str	r3, [r7, #12]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8000c66:	fb02 f303 	mul.w	r3, r2, r3
 8000c6a:	68fa      	ldr	r2, [r7, #12]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d3f4      	bcc.n	8000c5a <BSP_DELAY_ms+0xe>
}
 8000c70:	bf00      	nop
 8000c72:	3714      	adds	r7, #20
 8000c74:	46bd      	mov	sp, r7
 8000c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7a:	4770      	bx	lr

08000c7c <__libc_init_array>:
 8000c7c:	b570      	push	{r4, r5, r6, lr}
 8000c7e:	4e0d      	ldr	r6, [pc, #52]	; (8000cb4 <__libc_init_array+0x38>)
 8000c80:	4c0d      	ldr	r4, [pc, #52]	; (8000cb8 <__libc_init_array+0x3c>)
 8000c82:	1ba4      	subs	r4, r4, r6
 8000c84:	10a4      	asrs	r4, r4, #2
 8000c86:	2500      	movs	r5, #0
 8000c88:	42a5      	cmp	r5, r4
 8000c8a:	d109      	bne.n	8000ca0 <__libc_init_array+0x24>
 8000c8c:	4e0b      	ldr	r6, [pc, #44]	; (8000cbc <__libc_init_array+0x40>)
 8000c8e:	4c0c      	ldr	r4, [pc, #48]	; (8000cc0 <__libc_init_array+0x44>)
 8000c90:	f000 f818 	bl	8000cc4 <_init>
 8000c94:	1ba4      	subs	r4, r4, r6
 8000c96:	10a4      	asrs	r4, r4, #2
 8000c98:	2500      	movs	r5, #0
 8000c9a:	42a5      	cmp	r5, r4
 8000c9c:	d105      	bne.n	8000caa <__libc_init_array+0x2e>
 8000c9e:	bd70      	pop	{r4, r5, r6, pc}
 8000ca0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ca4:	4798      	blx	r3
 8000ca6:	3501      	adds	r5, #1
 8000ca8:	e7ee      	b.n	8000c88 <__libc_init_array+0xc>
 8000caa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000cae:	4798      	blx	r3
 8000cb0:	3501      	adds	r5, #1
 8000cb2:	e7f2      	b.n	8000c9a <__libc_init_array+0x1e>
 8000cb4:	08000d14 	.word	0x08000d14
 8000cb8:	08000d14 	.word	0x08000d14
 8000cbc:	08000d14 	.word	0x08000d14
 8000cc0:	08000d18 	.word	0x08000d18

08000cc4 <_init>:
 8000cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cc6:	bf00      	nop
 8000cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cca:	bc08      	pop	{r3}
 8000ccc:	469e      	mov	lr, r3
 8000cce:	4770      	bx	lr

08000cd0 <_fini>:
 8000cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cd2:	bf00      	nop
 8000cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000cd6:	bc08      	pop	{r3}
 8000cd8:	469e      	mov	lr, r3
 8000cda:	4770      	bx	lr
