# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../SevenSegment/SevenSegment.srcs/sources_1/new/BcdToSevenSegm.vhd" \
"../../../../Scorebord.srcs/sources_1/new/Scorebord.vhd" \

# Do not sort compile order
nosort
