// Seed: 2578315457
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri1 id_4
);
endmodule
module module_1 #(
    parameter id_2 = 32'd57,
    parameter id_3 = 32'd4,
    parameter id_7 = 32'd71
) (
    input  tri0  id_0,
    output uwire id_1,
    input  tri   _id_2,
    input  wire  _id_3
    , id_5
);
  wire  [  id_3  :  id_2  ]  id_6  ,  _id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  [  -1  :  (  id_7  )  ]  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
  assign id_15 = id_13;
  and primCall (
      id_1,
      id_0,
      id_20,
      id_21,
      id_17,
      id_6,
      id_11,
      id_22,
      id_5,
      id_15,
      id_13,
      id_14,
      id_8,
      id_12,
      id_9,
      id_19,
      id_16,
      id_10,
      id_18
  );
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
