// Seed: 126964972
module module_0 (
    input supply0 id_0,
    input supply1 module_0,
    input wor id_2,
    output wire id_3
);
  parameter id_5 = 1;
  logic [7:0] id_6;
  assign id_6[-1] = -1;
  assign id_3 = id_6;
  always @(posedge 1 - id_2) begin : LABEL_0
    disable id_7;
  end
endmodule
module module_1 #(
    parameter id_6 = 32'd1
) (
    output supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input wand id_3,
    input tri1 id_4,
    input wor id_5,
    input wand _id_6,
    input wor id_7,
    output supply0 id_8
);
  assign id_8 = -1'b0 < id_3;
  logic [id_6 : -1] \id_10 ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_8
  );
endmodule
