Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr 18 13:43:05 2021
| Host         : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |   237 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              22 |           21 |
| No           | Yes                   | No                     |              13 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------------------+--------------------------------+------------------+----------------+
|           Clock Signal          |       Enable Signal       |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------------+---------------------------+--------------------------------+------------------+----------------+
|  U1/cntWrite_reg[0]_LDC_i_1_n_0 |                           | U1/cntWrite_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  U1/cntWrite_reg[1]_LDC_i_1_n_0 |                           | U1/cntWrite_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  U1/cnt_reg[1]_LDC_i_1_n_0      |                           | U1/cnt_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | rst_IBUF_BUFG                  |                1 |              1 |
|  U1/dataout_reg[7]_LDC_i_1_n_0  |                           | U1/dataout_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  U1/cnt_reg[2]_LDC_i_1_n_0      |                           | U1/cnt_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  U1/in_a_reg_LDC_i_1_n_0        |                           | U1/in_a_reg_LDC_i_2_n_0        |                1 |              1 |
|  U1/cnt_reg[0]_LDC_i_1_n_0      |                           | U1/cnt_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  U1/d_a_reg_LDC_i_1_n_0         |                           | U1/d_a_reg_LDC_i_2_n_0         |                1 |              1 |
|  U1/out_reg_LDC_i_1_n_0         |                           | U1/out_reg_LDC_i_2_n_0         |                1 |              1 |
|  U1/startWrite_reg_LDC_i_1_n_0  |                           | rst_IBUF_BUFG                  |                1 |              1 |
|  rst_IBUF_BUFG                  |                           | U1/cs_n_reg_LDC_i_1_n_0        |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cntWrite_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cntWrite_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cntWrite_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cntWrite_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cnt_reg[2]_LDC_i_2_n_0      |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/dataout_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/d_a_reg_LDC_i_2_n_0         |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cnt_reg[0]_LDC_i_2_n_0      |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cnt_reg[1]_LDC_i_1_n_0      |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cnt_reg[1]_LDC_i_2_n_0      |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/dataout_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cnt_reg[2]_LDC_i_1_n_0      |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/in_a_reg_LDC_i_1_n_0        |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/cnt_reg[0]_LDC_i_1_n_0      |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/d_a_reg_LDC_i_1_n_0         |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/in_a_reg_LDC_i_2_n_0        |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/out_reg_LDC_i_1_n_0         |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/out_reg_LDC_i_2_n_0         |                1 |              1 |
|  clk_o_OBUF_BUFG                |                           | U1/startWrite_reg_LDC_i_1_n_0  |                1 |              1 |
|  U1/dataout_reg[7]_LDC_i_1_n_0  |                           | U1/dataout_reg[6]_LDC_i_1_n_0  |                2 |              2 |
|  clk_o_OBUF_BUFG                |                           | U1/dataout_reg[7]_LDC_i_1_n_0  |                1 |              2 |
|  clk_o_OBUF_BUFG                | U1/in_OBUF                | rst_IBUF_BUFG                  |                1 |              4 |
|  clk_o_OBUF_BUFG                | U1/dataout[6]_P_i_1_n_0   | U1/dataout_reg[7]_LDC_i_1_n_0  |                2 |              6 |
|  clk_o_OBUF_BUFG                | U1/dataout_reg[6]_LDC_n_0 | U1/dataout_reg[6]_LDC_i_1_n_0  |                2 |              6 |
+---------------------------------+---------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    31 |
| 2      |                     2 |
| 4      |                     1 |
| 6      |                     2 |
+--------+-----------------------+


