DECL|ADC0CAL0|member|__IM uint32_t ADC0CAL0; /**< ADC0 Calibration register 0 */
DECL|ADC0CAL1|member|__IM uint32_t ADC0CAL1; /**< ADC0 Calibration register 1 */
DECL|ADC0CAL2|member|__IM uint32_t ADC0CAL2; /**< ADC0 Calibration register 2 */
DECL|AUXHFRCOCAL0|member|__IM uint32_t AUXHFRCOCAL0; /**< AUXHFRCO calibration register 0 */
DECL|AUXHFRCOCAL1|member|__IM uint32_t AUXHFRCOCAL1; /**< AUXHFRCO calibration register 1 */
DECL|CAL|member|__IM uint32_t CAL; /**< Calibration temperature and checksum */
DECL|DAC0CAL0|member|__IM uint32_t DAC0CAL0; /**< DAC calibrartion register 0 */
DECL|DAC0CAL1|member|__IM uint32_t DAC0CAL1; /**< DAC calibrartion register 1 */
DECL|DAC0CAL2|member|__IM uint32_t DAC0CAL2; /**< DAC calibrartion register 2 */
DECL|DEVINFO_TypeDef|typedef|} DEVINFO_TypeDef; /** @} */
DECL|HFRCOCAL0|member|__IM uint32_t HFRCOCAL0; /**< HFRCO calibration register 0 */
DECL|HFRCOCAL1|member|__IM uint32_t HFRCOCAL1; /**< HFRCO calibration register 1 */
DECL|MEMINFO|member|__IM uint32_t MEMINFO; /**< Memory information */
DECL|MSIZE|member|__IM uint32_t MSIZE; /**< Flash and SRAM Memory size in KiloBytes */
DECL|PART|member|__IM uint32_t PART; /**< Part description */
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /**< Reserved */
DECL|RESERVED2|member|uint32_t RESERVED2[2]; /**< Reserved */
DECL|UNIQUEH|member|__IM uint32_t UNIQUEH; /**< High 32 bits of device unique number */
DECL|UNIQUEL|member|__IM uint32_t UNIQUEL; /**< Low 32 bits of device unique number */
DECL|_DEVINFO_ADC0CAL0_1V25_GAIN_MASK|macro|_DEVINFO_ADC0CAL0_1V25_GAIN_MASK
DECL|_DEVINFO_ADC0CAL0_1V25_GAIN_SHIFT|macro|_DEVINFO_ADC0CAL0_1V25_GAIN_SHIFT
DECL|_DEVINFO_ADC0CAL0_1V25_OFFSET_MASK|macro|_DEVINFO_ADC0CAL0_1V25_OFFSET_MASK
DECL|_DEVINFO_ADC0CAL0_1V25_OFFSET_SHIFT|macro|_DEVINFO_ADC0CAL0_1V25_OFFSET_SHIFT
DECL|_DEVINFO_ADC0CAL0_2V5_GAIN_MASK|macro|_DEVINFO_ADC0CAL0_2V5_GAIN_MASK
DECL|_DEVINFO_ADC0CAL0_2V5_GAIN_SHIFT|macro|_DEVINFO_ADC0CAL0_2V5_GAIN_SHIFT
DECL|_DEVINFO_ADC0CAL0_2V5_OFFSET_MASK|macro|_DEVINFO_ADC0CAL0_2V5_OFFSET_MASK
DECL|_DEVINFO_ADC0CAL0_2V5_OFFSET_SHIFT|macro|_DEVINFO_ADC0CAL0_2V5_OFFSET_SHIFT
DECL|_DEVINFO_ADC0CAL1_5VDIFF_GAIN_MASK|macro|_DEVINFO_ADC0CAL1_5VDIFF_GAIN_MASK
DECL|_DEVINFO_ADC0CAL1_5VDIFF_GAIN_SHIFT|macro|_DEVINFO_ADC0CAL1_5VDIFF_GAIN_SHIFT
DECL|_DEVINFO_ADC0CAL1_5VDIFF_OFFSET_MASK|macro|_DEVINFO_ADC0CAL1_5VDIFF_OFFSET_MASK
DECL|_DEVINFO_ADC0CAL1_5VDIFF_OFFSET_SHIFT|macro|_DEVINFO_ADC0CAL1_5VDIFF_OFFSET_SHIFT
DECL|_DEVINFO_ADC0CAL1_VDD_GAIN_MASK|macro|_DEVINFO_ADC0CAL1_VDD_GAIN_MASK
DECL|_DEVINFO_ADC0CAL1_VDD_GAIN_SHIFT|macro|_DEVINFO_ADC0CAL1_VDD_GAIN_SHIFT
DECL|_DEVINFO_ADC0CAL1_VDD_OFFSET_MASK|macro|_DEVINFO_ADC0CAL1_VDD_OFFSET_MASK
DECL|_DEVINFO_ADC0CAL1_VDD_OFFSET_SHIFT|macro|_DEVINFO_ADC0CAL1_VDD_OFFSET_SHIFT
DECL|_DEVINFO_ADC0CAL2_2XVDDVSS_OFFSET_MASK|macro|_DEVINFO_ADC0CAL2_2XVDDVSS_OFFSET_MASK
DECL|_DEVINFO_ADC0CAL2_2XVDDVSS_OFFSET_SHIFT|macro|_DEVINFO_ADC0CAL2_2XVDDVSS_OFFSET_SHIFT
DECL|_DEVINFO_ADC0CAL2_TEMP1V25_MASK|macro|_DEVINFO_ADC0CAL2_TEMP1V25_MASK
DECL|_DEVINFO_ADC0CAL2_TEMP1V25_SHIFT|macro|_DEVINFO_ADC0CAL2_TEMP1V25_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_BAND11_MASK|macro|_DEVINFO_AUXHFRCOCAL0_BAND11_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_BAND11_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_BAND11_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_BAND14_MASK|macro|_DEVINFO_AUXHFRCOCAL0_BAND14_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_BAND14_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_BAND14_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_BAND1_MASK|macro|_DEVINFO_AUXHFRCOCAL0_BAND1_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_BAND1_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_BAND1_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL0_BAND7_MASK|macro|_DEVINFO_AUXHFRCOCAL0_BAND7_MASK
DECL|_DEVINFO_AUXHFRCOCAL0_BAND7_SHIFT|macro|_DEVINFO_AUXHFRCOCAL0_BAND7_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL1_BAND21_MASK|macro|_DEVINFO_AUXHFRCOCAL1_BAND21_MASK
DECL|_DEVINFO_AUXHFRCOCAL1_BAND21_SHIFT|macro|_DEVINFO_AUXHFRCOCAL1_BAND21_SHIFT
DECL|_DEVINFO_AUXHFRCOCAL1_BAND28_MASK|macro|_DEVINFO_AUXHFRCOCAL1_BAND28_MASK
DECL|_DEVINFO_AUXHFRCOCAL1_BAND28_SHIFT|macro|_DEVINFO_AUXHFRCOCAL1_BAND28_SHIFT
DECL|_DEVINFO_CAL_CRC_MASK|macro|_DEVINFO_CAL_CRC_MASK
DECL|_DEVINFO_CAL_CRC_SHIFT|macro|_DEVINFO_CAL_CRC_SHIFT
DECL|_DEVINFO_CAL_TEMP_MASK|macro|_DEVINFO_CAL_TEMP_MASK
DECL|_DEVINFO_CAL_TEMP_SHIFT|macro|_DEVINFO_CAL_TEMP_SHIFT
DECL|_DEVINFO_DAC0CAL0_1V25_CH0_OFFSET_MASK|macro|_DEVINFO_DAC0CAL0_1V25_CH0_OFFSET_MASK
DECL|_DEVINFO_DAC0CAL0_1V25_CH0_OFFSET_SHIFT|macro|_DEVINFO_DAC0CAL0_1V25_CH0_OFFSET_SHIFT
DECL|_DEVINFO_DAC0CAL0_1V25_CH1_OFFSET_MASK|macro|_DEVINFO_DAC0CAL0_1V25_CH1_OFFSET_MASK
DECL|_DEVINFO_DAC0CAL0_1V25_CH1_OFFSET_SHIFT|macro|_DEVINFO_DAC0CAL0_1V25_CH1_OFFSET_SHIFT
DECL|_DEVINFO_DAC0CAL0_1V25_GAIN_MASK|macro|_DEVINFO_DAC0CAL0_1V25_GAIN_MASK
DECL|_DEVINFO_DAC0CAL0_1V25_GAIN_SHIFT|macro|_DEVINFO_DAC0CAL0_1V25_GAIN_SHIFT
DECL|_DEVINFO_DAC0CAL1_2V5_CH0_OFFSET_MASK|macro|_DEVINFO_DAC0CAL1_2V5_CH0_OFFSET_MASK
DECL|_DEVINFO_DAC0CAL1_2V5_CH0_OFFSET_SHIFT|macro|_DEVINFO_DAC0CAL1_2V5_CH0_OFFSET_SHIFT
DECL|_DEVINFO_DAC0CAL1_2V5_CH1_OFFSET_MASK|macro|_DEVINFO_DAC0CAL1_2V5_CH1_OFFSET_MASK
DECL|_DEVINFO_DAC0CAL1_2V5_CH1_OFFSET_SHIFT|macro|_DEVINFO_DAC0CAL1_2V5_CH1_OFFSET_SHIFT
DECL|_DEVINFO_DAC0CAL1_2V5_GAIN_MASK|macro|_DEVINFO_DAC0CAL1_2V5_GAIN_MASK
DECL|_DEVINFO_DAC0CAL1_2V5_GAIN_SHIFT|macro|_DEVINFO_DAC0CAL1_2V5_GAIN_SHIFT
DECL|_DEVINFO_DAC0CAL2_VDD_CH0_OFFSET_MASK|macro|_DEVINFO_DAC0CAL2_VDD_CH0_OFFSET_MASK
DECL|_DEVINFO_DAC0CAL2_VDD_CH0_OFFSET_SHIFT|macro|_DEVINFO_DAC0CAL2_VDD_CH0_OFFSET_SHIFT
DECL|_DEVINFO_DAC0CAL2_VDD_CH1_OFFSET_MASK|macro|_DEVINFO_DAC0CAL2_VDD_CH1_OFFSET_MASK
DECL|_DEVINFO_DAC0CAL2_VDD_CH1_OFFSET_SHIFT|macro|_DEVINFO_DAC0CAL2_VDD_CH1_OFFSET_SHIFT
DECL|_DEVINFO_DAC0CAL2_VDD_GAIN_MASK|macro|_DEVINFO_DAC0CAL2_VDD_GAIN_MASK
DECL|_DEVINFO_DAC0CAL2_VDD_GAIN_SHIFT|macro|_DEVINFO_DAC0CAL2_VDD_GAIN_SHIFT
DECL|_DEVINFO_HFRCOCAL0_BAND11_MASK|macro|_DEVINFO_HFRCOCAL0_BAND11_MASK
DECL|_DEVINFO_HFRCOCAL0_BAND11_SHIFT|macro|_DEVINFO_HFRCOCAL0_BAND11_SHIFT
DECL|_DEVINFO_HFRCOCAL0_BAND14_MASK|macro|_DEVINFO_HFRCOCAL0_BAND14_MASK
DECL|_DEVINFO_HFRCOCAL0_BAND14_SHIFT|macro|_DEVINFO_HFRCOCAL0_BAND14_SHIFT
DECL|_DEVINFO_HFRCOCAL0_BAND1_MASK|macro|_DEVINFO_HFRCOCAL0_BAND1_MASK
DECL|_DEVINFO_HFRCOCAL0_BAND1_SHIFT|macro|_DEVINFO_HFRCOCAL0_BAND1_SHIFT
DECL|_DEVINFO_HFRCOCAL0_BAND7_MASK|macro|_DEVINFO_HFRCOCAL0_BAND7_MASK
DECL|_DEVINFO_HFRCOCAL0_BAND7_SHIFT|macro|_DEVINFO_HFRCOCAL0_BAND7_SHIFT
DECL|_DEVINFO_HFRCOCAL1_BAND21_MASK|macro|_DEVINFO_HFRCOCAL1_BAND21_MASK
DECL|_DEVINFO_HFRCOCAL1_BAND21_SHIFT|macro|_DEVINFO_HFRCOCAL1_BAND21_SHIFT
DECL|_DEVINFO_HFRCOCAL1_BAND28_MASK|macro|_DEVINFO_HFRCOCAL1_BAND28_MASK
DECL|_DEVINFO_HFRCOCAL1_BAND28_SHIFT|macro|_DEVINFO_HFRCOCAL1_BAND28_SHIFT
DECL|_DEVINFO_MEMINFO_FLASH_PAGE_SIZE_MASK|macro|_DEVINFO_MEMINFO_FLASH_PAGE_SIZE_MASK
DECL|_DEVINFO_MEMINFO_FLASH_PAGE_SIZE_SHIFT|macro|_DEVINFO_MEMINFO_FLASH_PAGE_SIZE_SHIFT
DECL|_DEVINFO_MSIZE_FLASH_MASK|macro|_DEVINFO_MSIZE_FLASH_MASK
DECL|_DEVINFO_MSIZE_FLASH_SHIFT|macro|_DEVINFO_MSIZE_FLASH_SHIFT
DECL|_DEVINFO_MSIZE_SRAM_MASK|macro|_DEVINFO_MSIZE_SRAM_MASK
DECL|_DEVINFO_MSIZE_SRAM_SHIFT|macro|_DEVINFO_MSIZE_SRAM_SHIFT
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32GG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32GG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32G|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32G
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32HG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32HG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32LG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32LG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32TG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32TG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32WG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32WG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EFM32ZG|macro|_DEVINFO_PART_DEVICE_FAMILY_EFM32ZG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EZR32HG|macro|_DEVINFO_PART_DEVICE_FAMILY_EZR32HG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EZR32LG|macro|_DEVINFO_PART_DEVICE_FAMILY_EZR32LG
DECL|_DEVINFO_PART_DEVICE_FAMILY_EZR32WG|macro|_DEVINFO_PART_DEVICE_FAMILY_EZR32WG
DECL|_DEVINFO_PART_DEVICE_FAMILY_GG|macro|_DEVINFO_PART_DEVICE_FAMILY_GG
DECL|_DEVINFO_PART_DEVICE_FAMILY_G|macro|_DEVINFO_PART_DEVICE_FAMILY_G
DECL|_DEVINFO_PART_DEVICE_FAMILY_HG|macro|_DEVINFO_PART_DEVICE_FAMILY_HG
DECL|_DEVINFO_PART_DEVICE_FAMILY_LG|macro|_DEVINFO_PART_DEVICE_FAMILY_LG
DECL|_DEVINFO_PART_DEVICE_FAMILY_MASK|macro|_DEVINFO_PART_DEVICE_FAMILY_MASK
DECL|_DEVINFO_PART_DEVICE_FAMILY_SHIFT|macro|_DEVINFO_PART_DEVICE_FAMILY_SHIFT
DECL|_DEVINFO_PART_DEVICE_FAMILY_TG|macro|_DEVINFO_PART_DEVICE_FAMILY_TG
DECL|_DEVINFO_PART_DEVICE_FAMILY_WG|macro|_DEVINFO_PART_DEVICE_FAMILY_WG
DECL|_DEVINFO_PART_DEVICE_FAMILY_ZG|macro|_DEVINFO_PART_DEVICE_FAMILY_ZG
DECL|_DEVINFO_PART_DEVICE_NUMBER_MASK|macro|_DEVINFO_PART_DEVICE_NUMBER_MASK
DECL|_DEVINFO_PART_DEVICE_NUMBER_SHIFT|macro|_DEVINFO_PART_DEVICE_NUMBER_SHIFT
DECL|_DEVINFO_PART_PROD_REV_MASK|macro|_DEVINFO_PART_PROD_REV_MASK
DECL|_DEVINFO_PART_PROD_REV_SHIFT|macro|_DEVINFO_PART_PROD_REV_SHIFT
DECL|_DEVINFO_UNIQUEH_MASK|macro|_DEVINFO_UNIQUEH_MASK
DECL|_DEVINFO_UNIQUEH_SHIFT|macro|_DEVINFO_UNIQUEH_SHIFT
DECL|_DEVINFO_UNIQUEL_MASK|macro|_DEVINFO_UNIQUEL_MASK
DECL|_DEVINFO_UNIQUEL_SHIFT|macro|_DEVINFO_UNIQUEL_SHIFT
