Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'ex_mem_branch_resolved' is not connected on this instance [C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/top_riscv_module/top_riscv.v:241]
WARNING: [VRFC 10-5021] port 'rd_register' is not connected on this instance [C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/top_riscv_module/top_riscv.v:538]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/top_riscv_module/top_riscv.v" Line 1. Module top_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/if_stage.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/instruction_memory/imu.v" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/if_id_registers.v" Line 2. Module if_id_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/id_stage.v" Line 2. Module instruction_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/register_file/rfu.v" Line 2. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/control_unit/control_unit.v" Line 2. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/hazard_detection/hazard_detection_unit.v" Line 63. Module hazard_detection_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/id_ex_register.v" Line 2. Module id_ex_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/ex_stage.v" Line 1. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/forwarding_unit/forwarding_unit.v" Line 2. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/alu/alu.v" Line 127. Module pipelined_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/ex_mem_registers.v" Line 1. Module ex_mem_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/dmu_stage.v" Line 1. Module mem_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/data_memory_unit/dmu.v" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/mem_wb_registers.v" Line 2. Module mem_wb_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/write_back.v" Line 1. Module write_back doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/top_riscv_module/top_riscv.v" Line 1. Module top_riscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/if_stage.v" Line 1. Module instruction_fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/instruction_memory/imu.v" Line 1. Module instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/if_id_registers.v" Line 2. Module if_id_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/id_stage.v" Line 2. Module instruction_decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/register_file/rfu.v" Line 2. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/control_unit/control_unit.v" Line 2. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/hazard_detection/hazard_detection_unit.v" Line 63. Module hazard_detection_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/id_ex_register.v" Line 2. Module id_ex_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/ex_stage.v" Line 1. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/forwarding_unit/forwarding_unit.v" Line 2. Module forwarding_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/alu/alu.v" Line 127. Module pipelined_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/ex_mem_registers.v" Line 1. Module ex_mem_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/dmu_stage.v" Line 1. Module mem_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/data_memory_unit/dmu.v" Line 1. Module data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/pipeline_registers/mem_wb_registers.v" Line 2. Module mem_wb_register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/prabh/OneDrive/Desktop/assignments/CO/processor0/processor_final/processor_final.srcs/sources_1/new/src/stages/write_back.v" Line 1. Module write_back doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_fetch
Compiling module xil_defaultlib.if_id_register
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.hazard_detection_unit
Compiling module xil_defaultlib.instruction_decode
Compiling module xil_defaultlib.id_ex_register
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.pipelined_alu
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_register
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_register
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.top_riscv
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
