# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_updown_counter.srcs/sources_1/new/counter3_limit.vhd" \
"../../../../lab1_updown_counter.srcs/sim_1/new/counter3_limit_tb.vhd" \

# Do not sort compile order
nosort
