{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:45:20 2024 " "Info: Processing started: Sat Mar 02 15:45:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa2380_maxv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aa2380_maxv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AA2380_MAXV " "Info: Found entity 1: AA2380_MAXV" {  } { { "AA2380_MAXV.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/AA2380_MAXV.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f00_testadc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f00_testadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F00_TestADC " "Info: Found entity 1: F00_TestADC" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadcii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadcii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADCII-Behavioral " "Info: Found design unit 1: F20_EmulateADCII-Behavioral" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADCII " "Info: Found entity 1: F20_EmulateADCII" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_f20ii.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_f20ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_F20II " "Info: Found entity 1: Test_F20II" {  } { { "Test_F20II.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/Test_F20II.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodes-Behavioral " "Info: Found design unit 1: F1_readADC_multimodes-Behavioral" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodes " "Info: Found entity 1: F1_readADC_multimodes" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodestst.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodestst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodesTST-Behavioral " "Info: Found design unit 1: F1_readADC_multimodesTST-Behavioral" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodesTST " "Info: Found entity 1: F1_readADC_multimodesTST" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADC-Behavioral " "Info: Found design unit 1: F20_EmulateADC-Behavioral" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADC " "Info: Found entity 1: F20_EmulateADC" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_clockenable_beta2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f0_clockenable_beta2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F0_ClockEnable_BETA2-DESCRIPTION " "Info: Found design unit 1: F0_ClockEnable_BETA2-DESCRIPTION" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F0_ClockEnable_BETA2 " "Info: Found entity 1: F0_ClockEnable_BETA2" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "F0_ClockEnable_BETA2 " "Info: Elaborating entity \"F0_ClockEnable_BETA2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Info: Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Info: Implemented 181 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "AA2380-MAXV_TSTQ9 " "Warning: Ignored assignments for entity \"AA2380-MAXV_TSTQ9\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity \"AA2380-MAXV_TSTQ9\" -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity \"AA2380-MAXV_TSTQ9\" -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity \"AA2380-MAXV_TSTQ9\" -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity \"AA2380-MAXV_TSTQ9\" -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:45:21 2024 " "Info: Processing ended: Sat Mar 02 15:45:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:45:22 2024 " "Info: Processing started: Sat Mar 02 15:45:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "AA2380-MAXV_TSTQ9 EPM2210F324C3 " "Info: Selected device EPM2210F324C3 for design \"AA2380-MAXV_TSTQ9\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "Critical Warning: No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ReadCLK " "Info: Pin ReadCLK not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ReadCLK } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ReadCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nFS " "Info: Pin nFS not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { nFS } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nFS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Fso " "Info: Pin Fso not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Fso } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fso } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Fso128 " "Info: Pin Fso128 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Fso128 } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fso128 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutOfRange " "Info: Pin OutOfRange not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OutOfRange } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutOfRange } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clearAll " "Info: Pin clearAll not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clearAll } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clearAll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CK98M304 " "Info: Pin CK98M304 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CK98M304 } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR\[0\] " "Info: Pin SR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SR[0] } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR\[1\] " "Info: Pin SR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SR[1] } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR\[2\] " "Info: Pin SR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SR[2] } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AVG\[2\] " "Info: Pin AVG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AVG[2] } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AVG\[1\] " "Info: Pin AVG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AVG[1] } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AVG\[0\] " "Info: Pin AVG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AVG[0] } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 45 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AQMODE " "Info: Pin AQMODE not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { AQMODE } } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/GIT/AA2380-MAXV_TSTQ9.1/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CK98M304 Global clock in PIN J6 " "Info: Automatically promoted some destinations of signal \"CK98M304\" to use Global clock in PIN J6" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ReadCLK~0 " "Info: Destination \"ReadCLK~0\" may be non-global or may not use global clock" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 43 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 7 6 0 " "Info: Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 7 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 67 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 66 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 66 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.143 ns pin register " "Info: Estimated most critical path is pin to register delay of 13.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 PIN PIN_P3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P3; Fanout = 4; PIN Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.014 ns) + CELL(0.462 ns) 4.184 ns Add0~3 2 COMB LAB_X14_Y12 9 " "Info: 2: + IC(3.014 ns) + CELL(0.462 ns) = 4.184 ns; Loc. = LAB_X14_Y12; Fanout = 9; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.476 ns" { AVG[2] Add0~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.319 ns) 5.587 ns Mux9~0 3 COMB LAB_X12_Y12 2 " "Info: 3: + IC(1.084 ns) + CELL(0.319 ns) = 5.587 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'Mux9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { Add0~3 Mux9~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.571 ns) 7.393 ns SetCnt_ReadCLK\[6\]~0 4 COMB LAB_X14_Y11 3 " "Info: 4: + IC(1.235 ns) + CELL(0.571 ns) = 7.393 ns; Loc. = LAB_X14_Y11; Fanout = 3; COMB Node = 'SetCnt_ReadCLK\[6\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { Mux9~0 SetCnt_ReadCLK[6]~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.467 ns) 9.170 ns LessThan4~8 5 COMB LAB_X15_Y12 1 " "Info: 5: + IC(1.310 ns) + CELL(0.467 ns) = 9.170 ns; Loc. = LAB_X15_Y12; Fanout = 1; COMB Node = 'LessThan4~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { SetCnt_ReadCLK[6]~0 LessThan4~8 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 9.679 ns LessThan4~0 6 COMB LAB_X15_Y12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.509 ns) = 9.679 ns; Loc. = LAB_X15_Y12; Fanout = 1; COMB Node = 'LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { LessThan4~8 LessThan4~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.462 ns) 11.485 ns LessThan4~5 7 COMB LAB_X13_Y11 15 " "Info: 7: + IC(1.344 ns) + CELL(0.462 ns) = 11.485 ns; Loc. = LAB_X13_Y11; Fanout = 15; COMB Node = 'LessThan4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { LessThan4~0 LessThan4~5 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.663 ns) 13.143 ns counter_ReadCLK\[7\] 8 REG LAB_X13_Y12 5 " "Info: 8: + IC(0.995 ns) + CELL(0.663 ns) = 13.143 ns; Loc. = LAB_X13_Y12; Fanout = 5; REG Node = 'counter_ReadCLK\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { LessThan4~5 counter_ReadCLK[7] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.161 ns ( 31.66 % ) " "Info: Total cell delay = 4.161 ns ( 31.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.982 ns ( 68.34 % ) " "Info: Total interconnect delay = 8.982 ns ( 68.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.143 ns" { AVG[2] Add0~3 Mux9~0 SetCnt_ReadCLK[6]~0 LessThan4~8 LessThan4~0 LessThan4~5 counter_ReadCLK[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X21_Y14 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X21_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:45:23 2024 " "Info: Processing ended: Sat Mar 02 15:45:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:45:24 2024 " "Info: Processing started: Sat Mar 02 15:45:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:45:24 2024 " "Info: Processing ended: Sat Mar 02 15:45:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:45:25 2024 " "Info: Processing started: Sat Mar 02 15:45:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK98M304 " "Info: Assuming node \"CK98M304\" is an undefined clock" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK98M304" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK98M304 register counter_ReadCLK\[1\] register counter_ReadCLK\[5\] 145.05 MHz 6.894 ns Internal " "Info: Clock \"CK98M304\" has Internal fmax of 145.05 MHz between source register \"counter_ReadCLK\[1\]\" and destination register \"counter_ReadCLK\[5\]\" (period= 6.894 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.451 ns + Longest register register " "Info: + Longest register to register delay is 6.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_ReadCLK\[1\] 1 REG LC_X12_Y11_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y11_N2; Fanout = 5; REG Node = 'counter_ReadCLK\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_ReadCLK[1] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.611 ns) 2.223 ns LessThan4~28 2 COMB LC_X15_Y12_N2 1 " "Info: 2: + IC(1.612 ns) + CELL(0.611 ns) = 2.223 ns; Loc. = LC_X15_Y12_N2; Fanout = 1; COMB Node = 'LessThan4~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.223 ns" { counter_ReadCLK[1] LessThan4~28 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 2.300 ns LessThan4~23 3 COMB LC_X15_Y12_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.077 ns) = 2.300 ns; Loc. = LC_X15_Y12_N3; Fanout = 1; COMB Node = 'LessThan4~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { LessThan4~28 LessThan4~23 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 2.463 ns LessThan4~18 4 COMB LC_X15_Y12_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.163 ns) = 2.463 ns; Loc. = LC_X15_Y12_N4; Fanout = 1; COMB Node = 'LessThan4~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { LessThan4~23 LessThan4~18 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 3.072 ns LessThan4~0 5 COMB LC_X15_Y12_N7 1 " "Info: 5: + IC(0.000 ns) + CELL(0.609 ns) = 3.072 ns; Loc. = LC_X15_Y12_N7; Fanout = 1; COMB Node = 'LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { LessThan4~18 LessThan4~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.125 ns) 4.821 ns LessThan4~5 6 COMB LC_X13_Y11_N8 15 " "Info: 6: + IC(1.624 ns) + CELL(0.125 ns) = 4.821 ns; Loc. = LC_X13_Y11_N8; Fanout = 15; COMB Node = 'LessThan4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { LessThan4~0 LessThan4~5 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.369 ns) 6.451 ns counter_ReadCLK\[5\] 7 REG LC_X13_Y12_N0 6 " "Info: 7: + IC(1.261 ns) + CELL(0.369 ns) = 6.451 ns; Loc. = LC_X13_Y12_N0; Fanout = 6; REG Node = 'counter_ReadCLK\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 30.29 % ) " "Info: Total cell delay = 1.954 ns ( 30.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.497 ns ( 69.71 % ) " "Info: Total interconnect delay = 4.497 ns ( 69.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { counter_ReadCLK[1] LessThan4~28 LessThan4~23 LessThan4~18 LessThan4~0 LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { counter_ReadCLK[1] {} LessThan4~28 {} LessThan4~23 {} LessThan4~18 {} LessThan4~0 {} LessThan4~5 {} counter_ReadCLK[5] {} } { 0.000ns 1.612ns 0.000ns 0.000ns 0.000ns 1.624ns 1.261ns } { 0.000ns 0.611ns 0.077ns 0.163ns 0.609ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"CK98M304\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns counter_ReadCLK\[5\] 2 REG LC_X13_Y12_N0 6 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X13_Y12_N0; Fanout = 6; REG Node = 'counter_ReadCLK\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"CK98M304\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns counter_ReadCLK\[1\] 2 REG LC_X12_Y11_N2 5 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X12_Y11_N2; Fanout = 5; REG Node = 'counter_ReadCLK\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 counter_ReadCLK[1] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[1] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[1] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { counter_ReadCLK[1] LessThan4~28 LessThan4~23 LessThan4~18 LessThan4~0 LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { counter_ReadCLK[1] {} LessThan4~28 {} LessThan4~23 {} LessThan4~18 {} LessThan4~0 {} LessThan4~5 {} counter_ReadCLK[5] {} } { 0.000ns 1.612ns 0.000ns 0.000ns 0.000ns 1.624ns 1.261ns } { 0.000ns 0.611ns 0.077ns 0.163ns 0.609ns 0.125ns 0.369ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[1] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter_ReadCLK\[5\] AVG\[2\] CK98M304 10.390 ns register " "Info: tsu for register \"counter_ReadCLK\[5\]\" (data pin = \"AVG\[2\]\", clock pin = \"CK98M304\") is 10.390 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.654 ns + Longest pin register " "Info: + Longest pin to register delay is 12.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 PIN PIN_P3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P3; Fanout = 4; PIN Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.206 ns) + CELL(0.319 ns) 4.233 ns Add0~3 2 COMB LC_X14_Y12_N1 9 " "Info: 2: + IC(3.206 ns) + CELL(0.319 ns) = 4.233 ns; Loc. = LC_X14_Y12_N1; Fanout = 9; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { AVG[2] Add0~3 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.319 ns) 5.738 ns Mux9~0 3 COMB LC_X12_Y12_N5 2 " "Info: 3: + IC(1.186 ns) + CELL(0.319 ns) = 5.738 ns; Loc. = LC_X12_Y12_N5; Fanout = 2; COMB Node = 'Mux9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { Add0~3 Mux9~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.125 ns) 7.057 ns SetCnt_ReadCLK\[6\]~0 4 COMB LC_X14_Y11_N2 3 " "Info: 4: + IC(1.194 ns) + CELL(0.125 ns) = 7.057 ns; Loc. = LC_X14_Y11_N2; Fanout = 3; COMB Node = 'SetCnt_ReadCLK\[6\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Mux9~0 SetCnt_ReadCLK[6]~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.611 ns) 8.766 ns LessThan4~8 5 COMB LC_X15_Y12_N6 1 " "Info: 5: + IC(1.098 ns) + CELL(0.611 ns) = 8.766 ns; Loc. = LC_X15_Y12_N6; Fanout = 1; COMB Node = 'LessThan4~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { SetCnt_ReadCLK[6]~0 LessThan4~8 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.509 ns) 9.275 ns LessThan4~0 6 COMB LC_X15_Y12_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.509 ns) = 9.275 ns; Loc. = LC_X15_Y12_N7; Fanout = 1; COMB Node = 'LessThan4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.509 ns" { LessThan4~8 LessThan4~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.125 ns) 11.024 ns LessThan4~5 7 COMB LC_X13_Y11_N8 15 " "Info: 7: + IC(1.624 ns) + CELL(0.125 ns) = 11.024 ns; Loc. = LC_X13_Y11_N8; Fanout = 15; COMB Node = 'LessThan4~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { LessThan4~0 LessThan4~5 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.369 ns) 12.654 ns counter_ReadCLK\[5\] 8 REG LC_X13_Y12_N0 6 " "Info: 8: + IC(1.261 ns) + CELL(0.369 ns) = 12.654 ns; Loc. = LC_X13_Y12_N0; Fanout = 6; REG Node = 'counter_ReadCLK\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.085 ns ( 24.38 % ) " "Info: Total cell delay = 3.085 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.569 ns ( 75.62 % ) " "Info: Total interconnect delay = 9.569 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.654 ns" { AVG[2] Add0~3 Mux9~0 SetCnt_ReadCLK[6]~0 LessThan4~8 LessThan4~0 LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.654 ns" { AVG[2] {} AVG[2]~combout {} Add0~3 {} Mux9~0 {} SetCnt_ReadCLK[6]~0 {} LessThan4~8 {} LessThan4~0 {} LessThan4~5 {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 3.206ns 1.186ns 1.194ns 1.098ns 0.000ns 1.624ns 1.261ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.611ns 0.509ns 0.125ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"CK98M304\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns counter_ReadCLK\[5\] 2 REG LC_X13_Y12_N0 6 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X13_Y12_N0; Fanout = 6; REG Node = 'counter_ReadCLK\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.654 ns" { AVG[2] Add0~3 Mux9~0 SetCnt_ReadCLK[6]~0 LessThan4~8 LessThan4~0 LessThan4~5 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.654 ns" { AVG[2] {} AVG[2]~combout {} Add0~3 {} Mux9~0 {} SetCnt_ReadCLK[6]~0 {} LessThan4~8 {} LessThan4~0 {} LessThan4~5 {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 3.206ns 1.186ns 1.194ns 1.098ns 0.000ns 1.624ns 1.261ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.611ns 0.509ns 0.125ns 0.369ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 counter_ReadCLK[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} counter_ReadCLK[5] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK98M304 Fso128 Fso128~reg0 6.344 ns register " "Info: tco from clock \"CK98M304\" to destination pin \"Fso128\" through register \"Fso128~reg0\" is 6.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"CK98M304\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns Fso128~reg0 2 REG LC_X15_Y11_N9 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X15_Y11_N9; Fanout = 1; REG Node = 'Fso128~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 Fso128~reg0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 263 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 Fso128~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} Fso128~reg0 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 263 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.637 ns + Longest register pin " "Info: + Longest register to pin delay is 3.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Fso128~reg0 1 REG LC_X15_Y11_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y11_N9; Fanout = 1; REG Node = 'Fso128~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fso128~reg0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 263 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.183 ns) + CELL(1.454 ns) 3.637 ns Fso128 2 PIN PIN_P10 0 " "Info: 2: + IC(2.183 ns) + CELL(1.454 ns) = 3.637 ns; Loc. = PIN_P10; Fanout = 0; PIN Node = 'Fso128'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { Fso128~reg0 Fso128 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 39.98 % ) " "Info: Total cell delay = 1.454 ns ( 39.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 60.02 % ) " "Info: Total interconnect delay = 2.183 ns ( 60.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { Fso128~reg0 Fso128 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.637 ns" { Fso128~reg0 {} Fso128 {} } { 0.000ns 2.183ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 Fso128~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} Fso128~reg0 {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.637 ns" { Fso128~reg0 Fso128 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.637 ns" { Fso128~reg0 {} Fso128 {} } { 0.000ns 2.183ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[2\] ReadCLK 8.575 ns Longest " "Info: Longest tpd from source pin \"AVG\[2\]\" to destination pin \"ReadCLK\" is 8.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[2\] 1 PIN PIN_P3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_P3; Fanout = 4; PIN Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.205 ns) + CELL(0.319 ns) 4.232 ns Add0~1 2 COMB LC_X14_Y12_N5 11 " "Info: 2: + IC(3.205 ns) + CELL(0.319 ns) = 4.232 ns; Loc. = LC_X14_Y12_N5; Fanout = 11; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { AVG[2] Add0~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.319 ns) 5.046 ns Bypass~0 3 COMB LC_X14_Y12_N6 1 " "Info: 3: + IC(0.495 ns) + CELL(0.319 ns) = 5.046 ns; Loc. = LC_X14_Y12_N6; Fanout = 1; COMB Node = 'Bypass~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { Add0~1 Bypass~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.362 ns Bypass~1 4 COMB LC_X14_Y12_N7 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 5.362 ns; Loc. = LC_X14_Y12_N7; Fanout = 1; COMB Node = 'Bypass~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Bypass~0 Bypass~1 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 5.678 ns ReadCLK~0 5 COMB LC_X14_Y12_N8 1 " "Info: 5: + IC(0.191 ns) + CELL(0.125 ns) = 5.678 ns; Loc. = LC_X14_Y12_N8; Fanout = 1; COMB Node = 'ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { Bypass~1 ReadCLK~0 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(1.454 ns) 8.575 ns ReadCLK 6 PIN PIN_F11 0 " "Info: 6: + IC(1.443 ns) + CELL(1.454 ns) = 8.575 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { ReadCLK~0 ReadCLK } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.050 ns ( 35.57 % ) " "Info: Total cell delay = 3.050 ns ( 35.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.525 ns ( 64.43 % ) " "Info: Total interconnect delay = 5.525 ns ( 64.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.575 ns" { AVG[2] Add0~1 Bypass~0 Bypass~1 ReadCLK~0 ReadCLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.575 ns" { AVG[2] {} AVG[2]~combout {} Add0~1 {} Bypass~0 {} Bypass~1 {} ReadCLK~0 {} ReadCLK {} } { 0.000ns 0.000ns 3.205ns 0.495ns 0.191ns 0.191ns 1.443ns } { 0.000ns 0.708ns 0.319ns 0.319ns 0.125ns 0.125ns 1.454ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AVGlatch\[0\] AVG\[0\] CK98M304 -0.860 ns register " "Info: th for register \"AVGlatch\[0\]\" (data pin = \"AVG\[0\]\", clock pin = \"CK98M304\") is -0.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK98M304 destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"CK98M304\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns CK98M304 1 CLK PIN_J6 65 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 65; CLK Node = 'CK98M304'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK98M304 } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns AVGlatch\[0\] 2 REG LC_X15_Y13_N8 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X15_Y13_N8; Fanout = 1; REG Node = 'AVGlatch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { CK98M304 AVGlatch[0] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 AVGlatch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} AVGlatch[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.470 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns AVG\[0\] 1 PIN PIN_A15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A15; Fanout = 5; PIN Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.663 ns) 3.470 ns AVGlatch\[0\] 2 REG LC_X15_Y13_N8 1 " "Info: 2: + IC(2.099 ns) + CELL(0.663 ns) = 3.470 ns; Loc. = LC_X15_Y13_N8; Fanout = 1; REG Node = 'AVGlatch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { AVG[0] AVGlatch[0] } "NODE_NAME" } } { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.371 ns ( 39.51 % ) " "Info: Total cell delay = 1.371 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 60.49 % ) " "Info: Total interconnect delay = 2.099 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { AVG[0] AVGlatch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { AVG[0] {} AVG[0]~combout {} AVGlatch[0] {} } { 0.000ns 0.000ns 2.099ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { CK98M304 AVGlatch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { CK98M304 {} CK98M304~combout {} AVGlatch[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { AVG[0] AVGlatch[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.470 ns" { AVG[0] {} AVG[0]~combout {} AVGlatch[0] {} } { 0.000ns 0.000ns 2.099ns } { 0.000ns 0.708ns 0.663ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:45:25 2024 " "Info: Processing ended: Sat Mar 02 15:45:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
