cd ../rtl/
make
mv design.v ../pd/caravel_user_project/verilog/rtl
cd ../pd/
