--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.055 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y11.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X54Y11.F2      net (fanout=1)        0.348   ftop/clkN210/locked_d
    SLICE_X54Y11.CLK     Tfck                  0.656   ftop/clkN210/unlock2
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (1.180ns logic, 0.348ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      1.416ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y11.XQ      Tcko                  0.521   ftop/clkN210/unlock2
                                                       ftop/clkN210/lock_flop2
    SLICE_X54Y11.BY      net (fanout=2)        0.615   ftop/clkN210/unlock2
    SLICE_X54Y11.CLK     Tdick                 0.280   ftop/clkN210/unlock2
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.801ns logic, 0.615ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.500ns
  Destination Clock:    ftop/clkIn_O rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y11.XQ      Tcko                  0.417   ftop/clkN210/unlock2
                                                       ftop/clkN210/lock_flop2
    SLICE_X54Y11.BY      net (fanout=2)        0.492   ftop/clkN210/unlock2
    SLICE_X54Y11.CLK     Tckdi       (-Th)    -0.137   ftop/clkN210/unlock2
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.554ns logic, 0.492ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.069 - 0.055)
  Source Clock:         ftop/clkIn_O rising at 12.500ns
  Destination Clock:    ftop/clkIn_O rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y11.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X54Y11.F2      net (fanout=1)        0.278   ftop/clkN210/locked_d
    SLICE_X54Y11.CLK     Tckf        (-Th)    -0.438   ftop/clkN210/unlock2
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.135ns (0.857ns logic, 0.278ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.221ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 3.029ns (330.142MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK2X
  Logical resource: ftop/clkN210/dcm/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: ftop/clkN210/clk2x_unbuf
--------------------------------------------------------------------------------
Slack: 6.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 7.144ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.856ns (350.140MHz) (Tdcmpfx)
  Physical resource: ftop/clkN210/dcm/CLKFX
  Logical resource: ftop/clkN210/dcm/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: ftop/clkN210/clk125_unbuf
--------------------------------------------------------------------------------
Slack: 8.930ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.930ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 11.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y80.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y80.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.172ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X78Y80.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X54Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X54Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.172ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X54Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X54Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X54Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.172ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock2/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X54Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 11.252ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X55Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 93.750ns (max period limit - period)
  Period: 6.250ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK2X
  Logical resource: ftop/clkN210/dcm/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: ftop/clkN210/clk2x_unbuf
--------------------------------------------------------------------------------
Slack: 187.500ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 9.6 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6983 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.241ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          9.600ns
  Data Path Delay:      9.140ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.619 - 0.720)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X105Y179.G1    net (fanout=5)        0.484   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G1    net (fanout=12)       0.906   ftop/gbe0/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<4>1
    SLICE_X101Y193.G1    net (fanout=6)        0.209   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N121
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X105Y192.G2    net (fanout=6)        0.903   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N24
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X103Y194.F1    net (fanout=1)        0.392   ftop/gbe0/gmac/txRS_crc/N161
    SLICE_X103Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      9.140ns (5.200ns logic, 3.940ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          9.600ns
  Data Path Delay:      9.130ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.619 - 0.720)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X105Y179.G3    net (fanout=5)        0.399   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G1    net (fanout=12)       0.906   ftop/gbe0/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<4>1
    SLICE_X101Y193.G1    net (fanout=6)        0.209   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N121
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X105Y192.G2    net (fanout=6)        0.903   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N24
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X103Y194.F1    net (fanout=1)        0.392   ftop/gbe0/gmac/txRS_crc/N161
    SLICE_X103Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      9.130ns (5.275ns logic, 3.855ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          9.600ns
  Data Path Delay:      9.036ns (Levels of Logic = 8)
  Clock Path Skew:      -0.108ns (0.619 - 0.727)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.XQ    Tcko                  0.495   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X105Y179.G4    net (fanout=5)        0.406   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G1    net (fanout=12)       0.906   ftop/gbe0/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<4>1
    SLICE_X101Y193.G1    net (fanout=6)        0.209   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N121
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X105Y192.G2    net (fanout=6)        0.903   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N24
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X103Y194.F1    net (fanout=1)        0.392   ftop/gbe0/gmac/txRS_crc/N161
    SLICE_X103Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      9.036ns (5.174ns logic, 3.862ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.993ns (Levels of Logic = 7)
  Clock Path Skew:      -0.098ns (0.622 - 0.720)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X105Y179.G1    net (fanout=5)        0.484   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y190.G1    net (fanout=12)       0.932   ftop/gbe0/gmac/N2
    SLICE_X105Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y187.F4    net (fanout=7)        0.860   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X102Y187.X     Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y194.F3    net (fanout=3)        0.993   ftop/gbe0/gmac/txRS_crc/N16
    SLICE_X106Y194.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      8.993ns (4.678ns logic, 4.315ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.983ns (Levels of Logic = 7)
  Clock Path Skew:      -0.098ns (0.622 - 0.720)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X105Y179.G3    net (fanout=5)        0.399   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y190.G1    net (fanout=12)       0.932   ftop/gbe0/gmac/N2
    SLICE_X105Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y187.F4    net (fanout=7)        0.860   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X102Y187.X     Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y194.F3    net (fanout=3)        0.993   ftop/gbe0/gmac/txRS_crc/N16
    SLICE_X106Y194.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      8.983ns (4.753ns logic, 4.230ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.888ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.619 - 0.734)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y183.YQ    Tcko                  0.596   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X102Y183.G2    net (fanout=27)       0.783   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X102Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/N35
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>211
    SLICE_X104Y186.F3    net (fanout=10)       0.622   ftop/gbe0/gmac/N28
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G1    net (fanout=12)       0.906   ftop/gbe0/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<4>1
    SLICE_X101Y193.G1    net (fanout=6)        0.209   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N121
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X105Y192.G2    net (fanout=6)        0.903   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N24
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X103Y194.F1    net (fanout=1)        0.392   ftop/gbe0/gmac/txRS_crc/N161
    SLICE_X103Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      8.888ns (4.714ns logic, 4.174ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.889ns (Levels of Logic = 7)
  Clock Path Skew:      -0.105ns (0.622 - 0.727)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.XQ    Tcko                  0.495   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X105Y179.G4    net (fanout=5)        0.406   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y190.G1    net (fanout=12)       0.932   ftop/gbe0/gmac/N2
    SLICE_X105Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y187.F4    net (fanout=7)        0.860   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X102Y187.X     Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y194.F3    net (fanout=3)        0.993   ftop/gbe0/gmac/txRS_crc/N16
    SLICE_X106Y194.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      8.889ns (4.652ns logic, 4.237ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.846ns (Levels of Logic = 7)
  Clock Path Skew:      -0.137ns (0.619 - 0.756)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y187.G3    net (fanout=18)       1.104   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y187.Y     Tilo                  0.561   ftop/gbe0/gmac/N42
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<0>41
    SLICE_X104Y186.F2    net (fanout=8)        0.386   ftop/gbe0/gmac/N37
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G1    net (fanout=12)       0.906   ftop/gbe0/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<4>1
    SLICE_X101Y193.G1    net (fanout=6)        0.209   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N121
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X105Y192.G2    net (fanout=6)        0.903   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N24
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X103Y194.F1    net (fanout=1)        0.392   ftop/gbe0/gmac/txRS_crc/N161
    SLICE_X103Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      8.846ns (4.587ns logic, 4.259ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.937ns (Levels of Logic = 7)
  Clock Path Skew:      -0.035ns (0.619 - 0.654)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y180.XQ     Tcko                  0.495   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X102Y183.G1    net (fanout=7)        0.933   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X102Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/N35
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>211
    SLICE_X104Y186.F3    net (fanout=10)       0.622   ftop/gbe0/gmac/N28
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G1    net (fanout=12)       0.906   ftop/gbe0/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<4>1
    SLICE_X101Y193.G1    net (fanout=6)        0.209   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N121
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X105Y192.G2    net (fanout=6)        0.903   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N24
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X103Y194.F1    net (fanout=1)        0.392   ftop/gbe0/gmac/txRS_crc/N161
    SLICE_X103Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (4.613ns logic, 4.324ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.848ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.619 - 0.714)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y182.XQ    Tcko                  0.495   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    SLICE_X106Y186.G4    net (fanout=6)        0.990   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
    SLICE_X106Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/N14
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X104Y186.F1    net (fanout=6)        0.476   ftop/gbe0/gmac/N15
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G1    net (fanout=12)       0.906   ftop/gbe0/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<4>1
    SLICE_X101Y193.G1    net (fanout=6)        0.209   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N121
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X105Y192.G2    net (fanout=6)        0.903   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N24
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X103Y194.F1    net (fanout=1)        0.392   ftop/gbe0/gmac/txRS_crc/N161
    SLICE_X103Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      8.848ns (4.613ns logic, 4.235ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.755ns (Levels of Logic = 7)
  Clock Path Skew:      -0.115ns (0.619 - 0.734)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y183.XQ    Tcko                  0.521   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_1
    SLICE_X102Y183.G4    net (fanout=26)       0.725   ftop/gbe0/gmac/txRS_emitFCS<1>
    SLICE_X102Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/N35
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>211
    SLICE_X104Y186.F3    net (fanout=10)       0.622   ftop/gbe0/gmac/N28
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G1    net (fanout=12)       0.906   ftop/gbe0/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<4>1
    SLICE_X101Y193.G1    net (fanout=6)        0.209   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N121
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X105Y192.G2    net (fanout=6)        0.903   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N24
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X103Y194.F1    net (fanout=1)        0.392   ftop/gbe0/gmac/txRS_crc/N161
    SLICE_X103Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      8.755ns (4.639ns logic, 4.116ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.741ns (Levels of Logic = 6)
  Clock Path Skew:      -0.112ns (0.622 - 0.734)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y183.YQ    Tcko                  0.596   ftop/gbe0/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/txRS_emitFCS_0
    SLICE_X102Y183.G2    net (fanout=27)       0.783   ftop/gbe0/gmac/txRS_emitFCS<0>
    SLICE_X102Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/N35
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>211
    SLICE_X104Y186.F3    net (fanout=10)       0.622   ftop/gbe0/gmac/N28
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y190.G1    net (fanout=12)       0.932   ftop/gbe0/gmac/N2
    SLICE_X105Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y187.F4    net (fanout=7)        0.860   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X102Y187.X     Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y194.F3    net (fanout=3)        0.993   ftop/gbe0/gmac/txRS_crc/N16
    SLICE_X106Y194.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      8.741ns (4.192ns logic, 4.549ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.793ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (0.619 - 0.678)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y182.XQ    Tcko                  0.495   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    SLICE_X102Y183.G3    net (fanout=4)        0.789   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
    SLICE_X102Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/N35
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>211
    SLICE_X104Y186.F3    net (fanout=10)       0.622   ftop/gbe0/gmac/N28
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G1    net (fanout=12)       0.906   ftop/gbe0/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<4>1
    SLICE_X101Y193.G1    net (fanout=6)        0.209   ftop/gbe0/gmac/txRS_crc_add_data<4>
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N121
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>21
    SLICE_X105Y192.G2    net (fanout=6)        0.903   ftop/gbe0/gmac/txRS_crc/N9
    SLICE_X105Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/N24
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>_SW0
    SLICE_X103Y194.F1    net (fanout=1)        0.392   ftop/gbe0/gmac/txRS_crc/N161
    SLICE_X103Y194.CLK   Tfck                  0.602   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      8.793ns (4.613ns logic, 4.180ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.797ns (Levels of Logic = 7)
  Clock Path Skew:      -0.040ns (0.359 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X105Y179.G1    net (fanout=5)        0.484   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y190.G1    net (fanout=12)       0.932   ftop/gbe0/gmac/N2
    SLICE_X105Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y187.F4    net (fanout=7)        0.860   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X102Y187.X     Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y191.F2    net (fanout=3)        0.797   ftop/gbe0/gmac/txRS_crc/N16
    SLICE_X106Y191.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      8.797ns (4.678ns logic, 4.119ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_16 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.735ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.619 - 0.720)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/txRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.XQ    Tcko                  0.521   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_1
    SLICE_X105Y179.G1    net (fanout=5)        0.484   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X103Y191.F4    net (fanout=12)       0.716   ftop/gbe0/gmac/N2
    SLICE_X103Y191.X     Tilo                  0.562   ftop/gbe0/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y190.F2    net (fanout=3)        0.401   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X102Y194.G3    net (fanout=5)        0.797   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X102Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<16>31
    SLICE_X102Y194.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<16>31/O
    SLICE_X102Y194.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<16>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      8.735ns (5.256ns logic, 3.479ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.699ns (Levels of Logic = 6)
  Clock Path Skew:      -0.134ns (0.622 - 0.756)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y168.YQ    Tcko                  0.524   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y187.G3    net (fanout=18)       1.104   ftop/gbe0/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y187.Y     Tilo                  0.561   ftop/gbe0/gmac/N42
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<0>41
    SLICE_X104Y186.F2    net (fanout=8)        0.386   ftop/gbe0/gmac/N37
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y190.G1    net (fanout=12)       0.932   ftop/gbe0/gmac/N2
    SLICE_X105Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y187.F4    net (fanout=7)        0.860   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X102Y187.X     Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y194.F3    net (fanout=3)        0.993   ftop/gbe0/gmac/txRS_crc/N16
    SLICE_X106Y194.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      8.699ns (4.065ns logic, 4.634ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.787ns (Levels of Logic = 7)
  Clock Path Skew:      -0.040ns (0.359 - 0.399)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X105Y179.G3    net (fanout=5)        0.399   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y190.G1    net (fanout=12)       0.932   ftop/gbe0/gmac/N2
    SLICE_X105Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y187.F4    net (fanout=7)        0.860   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X102Y187.X     Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y191.F2    net (fanout=3)        0.797   ftop/gbe0/gmac/txRS_crc/N16
    SLICE_X106Y191.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      8.787ns (4.753ns logic, 4.034ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_16 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.725ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.619 - 0.720)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y181.YQ    Tcko                  0.596   ftop/gbe0/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X105Y179.G3    net (fanout=5)        0.399   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X105Y179.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y186.G1    net (fanout=2)        0.602   ftop/gbe0/gmac/N39
    SLICE_X104Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>221
    SLICE_X104Y186.F4    net (fanout=10)       0.085   ftop/gbe0/gmac/N33
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X103Y191.F4    net (fanout=12)       0.716   ftop/gbe0/gmac/N2
    SLICE_X103Y191.X     Tilo                  0.562   ftop/gbe0/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<1>1
    SLICE_X105Y190.F2    net (fanout=3)        0.401   ftop/gbe0/gmac/txRS_crc_add_data<1>
    SLICE_X105Y190.X     Tilo                  0.562   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X102Y194.G3    net (fanout=5)        0.797   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X102Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<16>31
    SLICE_X102Y194.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<16>31/O
    SLICE_X102Y194.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<16>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      8.725ns (5.331ns logic, 3.394ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.790ns (Levels of Logic = 6)
  Clock Path Skew:      -0.032ns (0.622 - 0.654)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y180.XQ     Tcko                  0.495   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X102Y183.G1    net (fanout=7)        0.933   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X102Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/N35
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>211
    SLICE_X104Y186.F3    net (fanout=10)       0.622   ftop/gbe0/gmac/N28
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y190.G1    net (fanout=12)       0.932   ftop/gbe0/gmac/N2
    SLICE_X105Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y187.F4    net (fanout=7)        0.860   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X102Y187.X     Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y194.F3    net (fanout=3)        0.993   ftop/gbe0/gmac/txRS_crc/N16
    SLICE_X106Y194.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      8.790ns (4.091ns logic, 4.699ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.701ns (Levels of Logic = 6)
  Clock Path Skew:      -0.092ns (0.622 - 0.714)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y182.XQ    Tcko                  0.495   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    SLICE_X106Y186.G4    net (fanout=6)        0.990   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
    SLICE_X106Y186.Y     Tilo                  0.616   ftop/gbe0/gmac/N14
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X104Y186.F1    net (fanout=6)        0.476   ftop/gbe0/gmac/N15
    SLICE_X104Y186.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y186.G2    net (fanout=4)        0.359   ftop/gbe0/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<0>1
    SLICE_X105Y190.G1    net (fanout=12)       0.932   ftop/gbe0/gmac/N2
    SLICE_X105Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
                                                       ftop/gbe0/gmac/txRS_crc_add_data<2>1
    SLICE_X102Y187.F4    net (fanout=7)        0.860   ftop/gbe0/gmac/txRS_crc_add_data<2>
    SLICE_X102Y187.X     Tilo                  0.601   ftop/gbe0/gmac/txRS_crc/N16
                                                       ftop/gbe0/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X106Y194.F3    net (fanout=3)        0.993   ftop/gbe0/gmac/txRS_crc/N16
    SLICE_X106Y194.CLK   Tfck                  0.656   ftop/gbe0/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      8.701ns (4.091ns logic, 4.610ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 9.6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.342 - 0.271)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X96Y178.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X96Y178.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.342 - 0.271)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_2 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y178.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_2
    SLICE_X96Y178.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/txRS_txF/dSyncReg1<2>
    SLICE_X96Y178.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.028 - 0.024)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y177.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_1
    SLICE_X96Y176.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X96Y176.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.832ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.859ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.318 - 0.291)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y178.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X95Y179.BX     net (fanout=5)        0.378   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X95Y179.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.859ns (0.481ns logic, 0.378ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.028 - 0.024)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_0 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y177.YQ     Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_0
    SLICE_X96Y176.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/txRS_txF/dSyncReg1<0>
    SLICE_X96Y176.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.932ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.015 - 0.020)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y179.YQ     Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X96Y180.BY     net (fanout=2)        0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X96Y180.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.932ns (0.614ns logic, 0.318ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_24 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txData_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.126ns (0.743 - 0.617)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_24 to ftop/gbe0/gmac/txRS_txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y193.YQ    Tcko                  0.419   ftop/gbe0/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_24
    SLICE_X107Y191.F4    net (fanout=3)        0.269   ftop/gbe0/gmac/txRS_crc/rRemainder<24>
    SLICE_X107Y191.CLK   Tckf        (-Th)    -0.406   ftop/gbe0/gmac/txRS_txData<7>
                                                       ftop/gbe0/gmac/txRS_txData_D_IN<7>103
                                                       ftop/gbe0/gmac/txRS_txData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.825ns logic, 0.269ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.980ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y178.YQ     Tcko                  0.477   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X94Y179.BY     net (fanout=4)        0.368   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X94Y179.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.614ns logic, 0.368ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txRst/reset_hold_0 to ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y181.YQ    Tcko                  0.419   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_0
    SLICE_X112Y180.BY    net (fanout=1)        0.460   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
    SLICE_X112Y180.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.556ns logic, 0.460ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.318 - 0.291)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y178.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X95Y179.BY     net (fanout=6)        0.528   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X95Y179.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.518ns logic, 0.528ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y178.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X94Y179.BX     net (fanout=2)        0.508   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X94Y179.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.519ns logic, 0.508ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_11 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.037 - 0.025)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_11 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y194.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_11
    SLICE_X103Y192.F3    net (fanout=2)        0.253   ftop/gbe0/gmac/txRS_crc/rRemainder<11>
    SLICE_X103Y192.CLK   Tckf        (-Th)    -0.406   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<19>3
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.802ns logic, 0.253ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_21 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.413 - 0.359)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_21 to ftop/gbe0/gmac/txRS_crc/rRemainder_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y190.XQ    Tcko                  0.417   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_21
    SLICE_X104Y191.F4    net (fanout=2)        0.263   ftop/gbe0/gmac/txRS_crc/rRemainder<21>
    SLICE_X104Y191.CLK   Tckf        (-Th)    -0.438   ftop/gbe0/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<29>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_29
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.855ns logic, 0.263ns route)
                                                       (76.5% logic, 23.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_7 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.364 - 0.322)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_7 to ftop/gbe0/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y189.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_7
    SLICE_X100Y190.F4    net (fanout=2)        0.284   ftop/gbe0/gmac/txRS_crc/rRemainder<7>
    SLICE_X100Y190.CLK   Tckf        (-Th)    -0.438   ftop/gbe0/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.834ns logic, 0.284ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dNotEmptyReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y180.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    SLICE_X97Y180.F4     net (fanout=7)        0.289   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
    SLICE_X97Y180.CLK    Tckf        (-Th)    -0.406   ftop/gbe0/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_and00001
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.802ns logic, 0.289ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y187.YQ    Tcko                  0.419   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    SLICE_X105Y187.G4    net (fanout=5)        0.291   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
    SLICE_X105Y187.CLK   Tckg        (-Th)    -0.406   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_D_IN<4>1
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.825ns logic, 0.291ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y178.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    SLICE_X97Y178.G4     net (fanout=5)        0.292   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<1>
    SLICE_X97Y178.CLK    Tckg        (-Th)    -0.406   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_incrGrayP_2_incrGrayPBlock_incrGray_2_incrGray_Result<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.825ns logic, 0.292ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y178.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X97Y178.BX     net (fanout=6)        0.640   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X97Y178.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.478ns logic, 0.640ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y178.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X105Y178.F4    net (fanout=5)        0.324   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X105Y178.CLK   Tckf        (-Th)    -0.406   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_D_IN<2>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      1.126ns (0.802ns logic, 0.324ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.037 - 0.031)
  Source Clock:         ftop/gmiixo_clk_O rising at 9.600ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_crc/rRemainder_19 to ftop/gbe0/gmac/txRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y192.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    SLICE_X102Y192.F4    net (fanout=2)        0.299   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
    SLICE_X102Y192.CLK   Tckf        (-Th)    -0.438   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_D_IN<27>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.834ns logic, 0.299ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 9.6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X94Y178.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X94Y178.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X94Y178.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X94Y178.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y179.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y179.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y163.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y163.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X96Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_1/SR
  Location pin: SLICE_X96Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X96Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_0/SR
  Location pin: SLICE_X96Y176.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X96Y178.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X96Y178.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X96Y178.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X96Y178.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X94Y179.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X94Y179.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X94Y179.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X94Y179.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 9.6 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2234 paths analyzed, 476 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.194ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.052ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (0.580 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y117.CE    net (fanout=17)       2.640   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y117.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      8.052ns (3.131ns logic, 4.921ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          9.600ns
  Data Path Delay:      8.052ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (0.580 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y117.CE    net (fanout=17)       2.640   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y117.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      8.052ns (3.131ns logic, 4.921ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.884ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.583 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y125.CE    net (fanout=17)       2.472   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y125.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (3.131ns logic, 4.753ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.884ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.583 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y125.CE    net (fanout=17)       2.472   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y125.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (3.131ns logic, 4.753ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.884ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.583 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y124.CE    net (fanout=17)       2.472   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y124.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (3.131ns logic, 4.753ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.866ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.578 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y120.CE    net (fanout=17)       2.454   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (3.131ns logic, 4.735ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.866ns (Levels of Logic = 4)
  Clock Path Skew:      -0.144ns (0.578 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y120.CE    net (fanout=17)       2.454   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (3.131ns logic, 4.735ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.596 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y124.CE    net (fanout=17)       2.464   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y124.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (3.131ns logic, 4.745ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.876ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.596 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y124.CE    net (fanout=17)       2.464   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y124.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (3.131ns logic, 4.745ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.770ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (0.580 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y146.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X109Y147.F1    net (fanout=2)        0.813   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y117.CE    net (fanout=17)       2.640   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y117.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (3.131ns logic, 4.639ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.770ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (0.580 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y146.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X109Y147.F1    net (fanout=2)        0.813   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y117.CE    net (fanout=17)       2.640   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y117.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (3.131ns logic, 4.639ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.758ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.577 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y118.CE    net (fanout=17)       2.346   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y118.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      7.758ns (3.131ns logic, 4.627ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.758ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.577 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y118.CE    net (fanout=17)       2.346   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y118.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      7.758ns (3.131ns logic, 4.627ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.600ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (0.580 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y116.CE    net (fanout=17)       2.188   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y116.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (3.131ns logic, 4.469ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.600ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (0.580 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y116.CE    net (fanout=17)       2.188   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y116.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.600ns (3.131ns logic, 4.469ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.602ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.583 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y146.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X109Y147.F1    net (fanout=2)        0.813   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y125.CE    net (fanout=17)       2.472   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y125.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (3.131ns logic, 4.471ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.602ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.583 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y146.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X109Y147.F1    net (fanout=2)        0.813   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y124.CE    net (fanout=17)       2.472   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y124.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (3.131ns logic, 4.471ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.602ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.583 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y146.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X109Y147.F1    net (fanout=2)        0.813   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y125.CE    net (fanout=17)       2.472   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y125.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (3.131ns logic, 4.471ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.158ns (0.564 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y118.CE    net (fanout=17)       2.165   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y118.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (3.131ns logic, 4.446ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          9.600ns
  Data Path Delay:      7.577ns (Levels of Logic = 4)
  Clock Path Skew:      -0.158ns (0.564 - 0.722)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y147.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X109Y147.F3    net (fanout=2)        1.095   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X109Y147.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.F2    net (fanout=1)        0.284   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X106Y146.X     Tilo                  0.601   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y146.G4    net (fanout=3)        0.864   ftop/gbe0/gmac/N29
    SLICE_X110Y146.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y146.F4    net (fanout=33)       0.038   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y146.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y118.CE    net (fanout=17)       2.165   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y118.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (3.131ns logic, 4.446ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 9.6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.348 - 0.271)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y155.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X99Y154.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X99Y154.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.342 - 0.307)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y153.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X99Y152.BX     net (fanout=4)        0.315   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X99Y152.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.445 - 0.401)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y130.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X108Y131.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X108Y131.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.348 - 0.271)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y155.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X99Y154.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X99Y154.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.045 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y130.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X111Y130.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X111Y130.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.010 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y154.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X98Y155.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X98Y155.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.010 - 0.008)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y123.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X112Y122.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X112Y122.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y127.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X110Y126.BX    net (fanout=2)        0.302   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X110Y126.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.036 - 0.033)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y136.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X107Y139.BY    net (fanout=1)        0.284   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X107Y139.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.021 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y142.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X105Y143.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X105Y143.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.445 - 0.401)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y130.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X108Y131.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X108Y131.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.556ns logic, 0.341ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.734 - 0.589)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_31 to ftop/gbe0/gmac/rxRS_rxPipe_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y131.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    SLICE_X106Y137.BX    net (fanout=5)        0.497   ftop/gbe0/gmac/rxRS_rxPipe<31>
    SLICE_X106Y137.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.519ns logic, 0.497ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.351 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y152.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y147.G3     net (fanout=13)       0.524   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y147.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.418ns logic, 0.524ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.351 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y152.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y147.G3     net (fanout=13)       0.524   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y147.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.418ns logic, 0.524ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.887ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.346 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y152.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y149.G3     net (fanout=13)       0.524   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y149.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.418ns logic, 0.524ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.887ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.346 - 0.291)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y152.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y149.G3     net (fanout=13)       0.524   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y149.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.418ns logic, 0.524ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.986ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (0.428 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y123.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X109Y122.BX    net (fanout=2)        0.507   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X109Y122.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.479ns logic, 0.507ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.342 - 0.307)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y153.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X99Y152.BY     net (fanout=6)        0.354   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X99Y152.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.599ns logic, 0.354ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.926ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.010 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y154.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X98Y155.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X98Y155.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.009 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 9.600ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y155.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X100Y154.BX    net (fanout=7)        0.409   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X100Y154.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.521ns logic, 0.409ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 9.6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X98Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X98Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X100Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X100Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X100Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X100Y154.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X100Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X100Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X100Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X100Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X98Y155.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X98Y155.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X98Y155.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 6.944ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X98Y155.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.104ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.600ns
  Low pulse: 4.800ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X101Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.104ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X101Y153.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1693185 paths analyzed, 11498 endpoints analyzed, 737 failing endpoints
 737 timing errors detected. (737 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.513ns.
--------------------------------------------------------------------------------
Slack (setup path):     -8.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.454ns (Levels of Logic = 23)
  Clock Path Skew:      -0.059ns (0.762 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y152.F4     net (fanout=40)       1.321   ftop/cp/cpRespF/d0h
    SLICE_X62Y152.X      Tilo                  0.601   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<13>_SW0
    SLICE_X63Y150.SR     net (fanout=1)        0.541   ftop/cp/cpRespF/N70
    SLICE_X63Y150.CLK    Tsrck                 0.433   ftop/cp_server_response_get<13>
                                                       ftop/cp/cpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     20.454ns (8.663ns logic, 11.791ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.444ns (Levels of Logic = 23)
  Clock Path Skew:      -0.050ns (0.771 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y156.F1     net (fanout=40)       1.146   ftop/cp/cpRespF/d0h
    SLICE_X62Y156.X      Tilo                  0.601   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/data0_reg_or0000<9>_SW0
    SLICE_X64Y155.SR     net (fanout=1)        0.706   ftop/cp/cpRespF/N01
    SLICE_X64Y155.CLK    Tsrck                 0.433   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/data0_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     20.444ns (8.663ns logic, 11.781ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.395ns (Levels of Logic = 23)
  Clock Path Skew:      -0.028ns (0.793 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y161.G4     net (fanout=40)       0.925   ftop/cp/cpRespF/d0h
    SLICE_X63Y161.Y      Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<7>_SW0
    SLICE_X60Y159.SR     net (fanout=1)        0.918   ftop/cp/cpRespF/N4
    SLICE_X60Y159.CLK    Tsrck                 0.433   ftop/cp_server_response_get<7>
                                                       ftop/cp/cpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     20.395ns (8.623ns logic, 11.772ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.318ns (Levels of Logic = 23)
  Clock Path Skew:      -0.057ns (0.764 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y152.F4     net (fanout=40)       1.185   ftop/cp/cpRespF/d0h
    SLICE_X60Y152.X      Tilo                  0.601   ftop/cp/cpRespF/N66
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X61Y150.SR     net (fanout=1)        0.541   ftop/cp/cpRespF/N66
    SLICE_X61Y150.CLK    Tsrck                 0.433   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     20.318ns (8.663ns logic, 11.655ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.303ns (Levels of Logic = 23)
  Clock Path Skew:      -0.059ns (0.762 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y153.F2     net (fanout=40)       0.936   ftop/cp/cpRespF/d0h
    SLICE_X62Y153.X      Tilo                  0.601   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X62Y151.SR     net (fanout=1)        0.775   ftop/cp/cpRespF/N22
    SLICE_X62Y151.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     20.303ns (8.663ns logic, 11.640ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.308ns (Levels of Logic = 23)
  Clock Path Skew:      -0.039ns (0.782 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y157.F4     net (fanout=40)       0.534   ftop/cp/cpRespF/d0h
    SLICE_X60Y157.X      Tilo                  0.601   ftop/cp/cpRespF/N38
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X60Y155.SR     net (fanout=1)        1.182   ftop/cp/cpRespF/N38
    SLICE_X60Y155.CLK    Tsrck                 0.433   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     20.308ns (8.663ns logic, 11.645ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.292ns (Levels of Logic = 23)
  Clock Path Skew:      -0.043ns (0.778 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y152.G4     net (fanout=40)       1.224   ftop/cp/cpRespF/d0h
    SLICE_X60Y152.Y      Tilo                  0.616   ftop/cp/cpRespF/N66
                                                       ftop/cp/cpRespF/data0_reg_or0000<5>_SW0
    SLICE_X63Y155.SR     net (fanout=1)        0.461   ftop/cp/cpRespF/N8
    SLICE_X63Y155.CLK    Tsrck                 0.433   ftop/cp_server_response_get<5>
                                                       ftop/cp/cpRespF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     20.292ns (8.678ns logic, 11.614ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.240ns (Levels of Logic = 23)
  Clock Path Skew:      -0.057ns (0.764 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y158.F1     net (fanout=40)       0.852   ftop/cp/cpRespF/d0h
    SLICE_X62Y158.X      Tilo                  0.601   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<12>_SW0
    SLICE_X60Y150.SR     net (fanout=1)        0.796   ftop/cp/cpRespF/N72
    SLICE_X60Y150.CLK    Tsrck                 0.433   ftop/cp_server_response_get<12>
                                                       ftop/cp/cpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     20.240ns (8.663ns logic, 11.577ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.219ns (Levels of Logic = 23)
  Clock Path Skew:      -0.053ns (0.768 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y152.G4     net (fanout=40)       1.360   ftop/cp/cpRespF/d0h
    SLICE_X62Y152.Y      Tilo                  0.616   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X62Y153.SR     net (fanout=1)        0.252   ftop/cp/cpRespF/N12
    SLICE_X62Y153.CLK    Tsrck                 0.433   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     20.219ns (8.678ns logic, 11.541ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.168ns (Levels of Logic = 23)
  Clock Path Skew:      -0.028ns (0.793 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y156.F3     net (fanout=40)       0.656   ftop/cp/cpRespF/d0h
    SLICE_X63Y156.X      Tilo                  0.562   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X61Y158.SR     net (fanout=1)        0.959   ftop/cp/cpRespF/N68
    SLICE_X61Y158.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     20.168ns (8.624ns logic, 11.544ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.108ns (Levels of Logic = 23)
  Clock Path Skew:      -0.050ns (0.771 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X63Y154.G1     net (fanout=7)        1.637   ftop/cp/cpRespF_ENQ
    SLICE_X63Y154.Y      Tilo                  0.561   ftop/cp/cpRespF/N14
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X61Y153.F2     net (fanout=40)       0.771   ftop/cp/cpRespF/d0di
    SLICE_X61Y153.X      Tilo                  0.562   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X57Y150.SR     net (fanout=1)        0.781   ftop/cp/cpRespF/N28
    SLICE_X57Y150.CLK    Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     20.108ns (8.569ns logic, 11.539ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_32 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.104ns (Levels of Logic = 23)
  Clock Path Skew:      -0.050ns (0.771 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y153.F3     net (fanout=40)       0.770   ftop/cp/cpRespF/d0h
    SLICE_X61Y153.X      Tilo                  0.562   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<32>_SW0
    SLICE_X57Y150.SR     net (fanout=1)        0.781   ftop/cp/cpRespF/N28
    SLICE_X57Y150.CLK    Tsrck                 0.433   ftop/cp_server_response_get<32>
                                                       ftop/cp/cpRespF/data0_reg_32
    -------------------------------------------------  ---------------------------
    Total                                     20.104ns (8.624ns logic, 11.480ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.097ns (Levels of Logic = 23)
  Clock Path Skew:      -0.028ns (0.793 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y160.F1     net (fanout=40)       1.017   ftop/cp/cpRespF/d0h
    SLICE_X62Y160.X      Tilo                  0.601   ftop/cp/cpRespF/N58
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X60Y158.SR     net (fanout=1)        0.488   ftop/cp/cpRespF/N58
    SLICE_X60Y158.CLK    Tsrck                 0.433   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     20.097ns (8.663ns logic, 11.434ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.008ns (Levels of Logic = 23)
  Clock Path Skew:      -0.059ns (0.762 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X63Y154.G1     net (fanout=7)        1.637   ftop/cp/cpRespF_ENQ
    SLICE_X63Y154.Y      Tilo                  0.561   ftop/cp/cpRespF/N14
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X62Y153.F3     net (fanout=40)       0.638   ftop/cp/cpRespF/d0di
    SLICE_X62Y153.X      Tilo                  0.601   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X62Y151.SR     net (fanout=1)        0.775   ftop/cp/cpRespF/N22
    SLICE_X62Y151.CLK    Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     20.008ns (8.608ns logic, 11.400ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          12.500ns
  Data Path Delay:      20.004ns (Levels of Logic = 23)
  Clock Path Skew:      -0.057ns (0.764 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y154.F2     net (fanout=40)       0.688   ftop/cp/cpRespF/d0h
    SLICE_X63Y154.X      Tilo                  0.562   ftop/cp/cpRespF/N14
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X63Y149.SR     net (fanout=1)        0.763   ftop/cp/cpRespF/N14
    SLICE_X63Y149.CLK    Tsrck                 0.433   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     20.004ns (8.624ns logic, 11.380ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_26 (FF)
  Requirement:          12.500ns
  Data Path Delay:      19.971ns (Levels of Logic = 23)
  Clock Path Skew:      -0.050ns (0.771 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X63Y152.F3     net (fanout=40)       0.906   ftop/cp/cpRespF/d0h
    SLICE_X63Y152.X      Tilo                  0.562   ftop/cp/cpRespF/N42
                                                       ftop/cp/cpRespF/data0_reg_or0000<26>_SW0
    SLICE_X64Y154.SR     net (fanout=1)        0.512   ftop/cp/cpRespF/N42
    SLICE_X64Y154.CLK    Tsrck                 0.433   ftop/cp_server_response_get<26>
                                                       ftop/cp/cpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     19.971ns (8.624ns logic, 11.347ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          12.500ns
  Data Path Delay:      19.962ns (Levels of Logic = 23)
  Clock Path Skew:      -0.050ns (0.771 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X63Y154.G1     net (fanout=7)        1.637   ftop/cp/cpRespF_ENQ
    SLICE_X63Y154.Y      Tilo                  0.561   ftop/cp/cpRespF/N14
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X61Y157.F1     net (fanout=40)       1.075   ftop/cp/cpRespF/d0di
    SLICE_X61Y157.X      Tilo                  0.562   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X60Y153.SR     net (fanout=1)        0.331   ftop/cp/cpRespF/N26
    SLICE_X60Y153.CLK    Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.962ns (8.569ns logic, 11.393ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      19.928ns (Levels of Logic = 23)
  Clock Path Skew:      -0.049ns (0.772 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y155.G3     net (fanout=40)       0.786   ftop/cp/cpRespF/d0h
    SLICE_X66Y155.Y      Tilo                  0.616   ftop/cp/cpRespF/N50
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X67Y154.SR     net (fanout=1)        0.535   ftop/cp/cpRespF/N52
    SLICE_X67Y154.CLK    Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     19.928ns (8.678ns logic, 11.250ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      19.930ns (Levels of Logic = 23)
  Clock Path Skew:      -0.039ns (0.782 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X61Y156.F3     net (fanout=40)       0.656   ftop/cp/cpRespF/d0h
    SLICE_X61Y156.X      Tilo                  0.562   ftop/cp/cpRespF/N74
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X61Y155.SR     net (fanout=1)        0.721   ftop/cp/cpRespF/N74
    SLICE_X61Y155.CLK    Tsrck                 0.433   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     19.930ns (8.624ns logic, 11.306ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_19 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          12.500ns
  Data Path Delay:      19.921ns (Levels of Logic = 23)
  Clock Path Skew:      -0.047ns (0.774 - 0.821)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_19 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y105.YQ     Tcko                  0.596   ftop/cp/cpReq<20>
                                                       ftop/cp/cpReq_19
    SLICE_X34Y122.G4     net (fanout=17)       1.242   ftop/cp/cpReq<19>
    SLICE_X34Y122.Y      Tilo                  0.616   ftop/cp/N643
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.G1     net (fanout=1)        0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000112
    SLICE_X35Y123.Y      Tilo                  0.561   ftop/cp/N348
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000146
    SLICE_X36Y110.G3     net (fanout=5)        0.847   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq0001
    SLICE_X36Y110.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F111
    SLICE_X31Y111.G1     net (fanout=4)        0.721   ftop/cp/N148
    SLICE_X31Y111.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T21
    SLICE_X28Y115.F4     net (fanout=62)       1.473   ftop/cp/N533
    SLICE_X28Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.F4     net (fanout=15)       1.021   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
    SLICE_X33Y103.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X33Y104.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X33Y105.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X33Y106.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X33Y107.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X33Y108.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X33Y109.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X33Y110.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X33Y111.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X33Y112.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X33Y113.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<28>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<29>
    SLICE_X33Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<30>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<31>
    SLICE_X33Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<32>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<33>
    SLICE_X33Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<34>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<35>
    SLICE_X33Y117.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<36>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<37>
    SLICE_X46Y153.G2     net (fanout=9)        2.916   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X46Y153.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X62Y156.G2     net (fanout=7)        1.579   ftop/cp/cpRespF_ENQ
    SLICE_X62Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X60Y156.G3     net (fanout=40)       0.607   ftop/cp/cpRespF/d0h
    SLICE_X60Y156.Y      Tilo                  0.616   ftop/cp/cpRespF/N36
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X58Y155.SR     net (fanout=1)        0.707   ftop/cp/cpRespF/N36
    SLICE_X58Y155.CLK    Tsrck                 0.433   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     19.921ns (8.678ns logic, 11.243ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_13 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.535ns (2.412 - 1.877)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_13 to ftop/cp/timeServ_nowInCC/dD_OUT_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y173.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<13>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_13
    SLICE_X40Y175.BX     net (fanout=1)        0.302   ftop/cp/timeServ_nowInCC/sDataSyncIn<13>
    SLICE_X40Y175.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC_dD_OUT<13>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_13
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_41 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.472ns (2.287 - 1.815)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_41 to ftop/cp/timeServ_nowInCC/dD_OUT_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y201.XQ     Tcko                  0.417   ftop/cp/timeServ_nowInCC/sDataSyncIn<41>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_41
    SLICE_X39Y201.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<41>
    SLICE_X39Y201.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<41>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_41
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_31 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.487ns (2.356 - 1.869)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_31 to ftop/cp/timeServ_nowInCC/dD_OUT_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y190.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<31>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_31
    SLICE_X42Y191.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<31>
    SLICE_X42Y191.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC_dD_OUT<31>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_31
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_12 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.535ns (2.412 - 1.877)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_12 to ftop/cp/timeServ_nowInCC/dD_OUT_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y173.YQ     Tcko                  0.419   ftop/cp/timeServ_nowInCC/sDataSyncIn<13>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_12
    SLICE_X40Y175.BY     net (fanout=1)        0.302   ftop/cp/timeServ_nowInCC/sDataSyncIn<12>
    SLICE_X40Y175.CLK    Tckdi       (-Th)    -0.137   ftop/cp/timeServ_nowInCC_dD_OUT<13>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_12
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.556ns logic, 0.302ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_7 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.436ns (2.373 - 1.937)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_7 to ftop/cp/timeServ_nowInCC/dD_OUT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y170.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<7>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_7
    SLICE_X44Y170.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<7>
    SLICE_X44Y170.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC_dD_OUT<7>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_29 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.831ns (Levels of Logic = 0)
  Clock Path Skew:      0.481ns (2.346 - 1.865)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_29 to ftop/cp/timeServ_nowInCC/dD_OUT_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y185.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<29>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_29
    SLICE_X42Y184.BX     net (fanout=1)        0.333   ftop/cp/timeServ_nowInCC/sDataSyncIn<29>
    SLICE_X42Y184.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC_dD_OUT<29>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_29
    -------------------------------------------------  ---------------------------
    Total                                      0.831ns (0.498ns logic, 0.333ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_1 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.452ns (2.395 - 1.943)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_1 to ftop/cp/timeServ_nowInCC/dD_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y168.XQ     Tcko                  0.417   ftop/cp/timeServ_nowInCC/sDataSyncIn<1>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_1
    SLICE_X42Y169.BX     net (fanout=1)        0.297   ftop/cp/timeServ_nowInCC/sDataSyncIn<1>
    SLICE_X42Y169.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC_dD_OUT<1>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.519ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_22 (FF)
  Destination:          ftop/icap/wci_wslv_reqF/Mram_arr23.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.224ns (0.674 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_22 to ftop/icap/wci_wslv_reqF/Mram_arr23.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y72.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_7_q_0_22
    SLICE_X24Y71.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_7_MData<22>
    SLICE_X24Y71.CLK     Tdh         (-Th)     0.130   ftop/icap/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/icap/wci_wslv_reqF/Mram_arr23.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_22 (FF)
  Destination:          ftop/icap/wci_wslv_reqF/Mram_arr23.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.224ns (0.674 - 0.450)
  Source Clock:         ftop/sys0Clk rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_22 to ftop/icap/wci_wslv_reqF/Mram_arr23.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y72.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_7_q_0_22
    SLICE_X24Y71.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_7_MData<22>
    SLICE_X24Y71.CLK     Tdh         (-Th)     0.129   ftop/icap/wci_wslv_reqF/_varindex0000<22>
                                                       ftop/icap/wci_wslv_reqF/Mram_arr23.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_30 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.487ns (2.356 - 1.869)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_30 to ftop/cp/timeServ_nowInCC/dD_OUT_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y190.YQ     Tcko                  0.419   ftop/cp/timeServ_nowInCC/sDataSyncIn<31>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_30
    SLICE_X42Y191.BY     net (fanout=1)        0.313   ftop/cp/timeServ_nowInCC/sDataSyncIn<30>
    SLICE_X42Y191.CLK    Tckdi       (-Th)    -0.137   ftop/cp/timeServ_nowInCC_dD_OUT<31>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_30
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_28 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.481ns (2.346 - 1.865)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_28 to ftop/cp/timeServ_nowInCC/dD_OUT_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y185.YQ     Tcko                  0.419   ftop/cp/timeServ_nowInCC/sDataSyncIn<29>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_28
    SLICE_X42Y184.BY     net (fanout=1)        0.313   ftop/cp/timeServ_nowInCC/sDataSyncIn<28>
    SLICE_X42Y184.CLK    Tckdi       (-Th)    -0.137   ftop/cp/timeServ_nowInCC_dD_OUT<29>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_28
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_16 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.472ns (2.383 - 1.911)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_16 to ftop/cp/timeServ_nowInCC/dD_OUT_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y177.YQ     Tcko                  0.419   ftop/cp/timeServ_nowInCC/sDataSyncIn<17>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_16
    SLICE_X42Y176.BY     net (fanout=1)        0.313   ftop/cp/timeServ_nowInCC/sDataSyncIn<16>
    SLICE_X42Y176.CLK    Tckdi       (-Th)    -0.137   ftop/cp/timeServ_nowInCC_dD_OUT<17>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_16
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_6 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.436ns (2.373 - 1.937)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_6 to ftop/cp/timeServ_nowInCC/dD_OUT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y170.YQ     Tcko                  0.419   ftop/cp/timeServ_nowInCC/sDataSyncIn<7>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_6
    SLICE_X44Y170.BY     net (fanout=1)        0.313   ftop/cp/timeServ_nowInCC/sDataSyncIn<6>
    SLICE_X44Y170.CLK    Tckdi       (-Th)    -0.137   ftop/cp/timeServ_nowInCC_dD_OUT<7>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_6
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_40 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.472ns (2.287 - 1.815)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_40 to ftop/cp/timeServ_nowInCC/dD_OUT_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y201.YQ     Tcko                  0.477   ftop/cp/timeServ_nowInCC/sDataSyncIn<41>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_40
    SLICE_X39Y201.BY     net (fanout=1)        0.313   ftop/cp/timeServ_nowInCC/sDataSyncIn<40>
    SLICE_X39Y201.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_nowInCC_dD_OUT<41>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_40
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.599ns logic, 0.313ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_3 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.481ns (2.424 - 1.943)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_3 to ftop/cp/timeServ_nowInCC/dD_OUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y169.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<3>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_3
    SLICE_X41Y169.BX     net (fanout=1)        0.475   ftop/cp/timeServ_nowInCC/sDataSyncIn<3>
    SLICE_X41Y169.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<3>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.458ns logic, 0.475ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_setRefF/dGDeqPtr_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/sSyncReg1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.473ns (2.355 - 1.882)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_setRefF/dGDeqPtr_1 to ftop/cp/timeServ_setRefF/sSyncReg1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y183.XQ     Tcko                  0.417   ftop/cp/timeServ_setRefF/dGDeqPtr<1>
                                                       ftop/cp/timeServ_setRefF/dGDeqPtr_1
    SLICE_X47Y182.BY     net (fanout=2)        0.386   ftop/cp/timeServ_setRefF/dGDeqPtr<1>
    SLICE_X47Y182.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_setRefF/sSyncReg1<1>
                                                       ftop/cp/timeServ_setRefF/sSyncReg1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.539ns logic, 0.386ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_39 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.505ns (2.317 - 1.812)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_39 to ftop/cp/timeServ_nowInCC/dD_OUT_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y195.XQ     Tcko                  0.417   ftop/cp/timeServ_nowInCC/sDataSyncIn<39>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_39
    SLICE_X38Y191.BX     net (fanout=1)        0.449   ftop/cp/timeServ_nowInCC/sDataSyncIn<39>
    SLICE_X38Y191.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC_dD_OUT<39>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_39
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.519ns logic, 0.449ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_15 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.491ns (2.402 - 1.911)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_15 to ftop/cp/timeServ_nowInCC/dD_OUT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y176.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<15>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_15
    SLICE_X41Y176.BX     net (fanout=1)        0.500   ftop/cp/timeServ_nowInCC/sDataSyncIn<15>
    SLICE_X41Y176.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<15>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.958ns (0.458ns logic, 0.500ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_19 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.962ns (Levels of Logic = 0)
  Clock Path Skew:      0.491ns (2.389 - 1.898)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_19 to ftop/cp/timeServ_nowInCC/dD_OUT_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y178.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<19>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_19
    SLICE_X41Y178.BX     net (fanout=1)        0.504   ftop/cp/timeServ_nowInCC/sDataSyncIn<19>
    SLICE_X41Y178.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<19>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_19
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.458ns logic, 0.504ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_0 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.452ns (2.395 - 1.943)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 12.500ns
  Destination Clock:    ftop/sys0Clk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_0 to ftop/cp/timeServ_nowInCC/dD_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y168.YQ     Tcko                  0.477   ftop/cp/timeServ_nowInCC/sDataSyncIn<1>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_0
    SLICE_X42Y169.BY     net (fanout=1)        0.313   ftop/cp/timeServ_nowInCC/sDataSyncIn<0>
    SLICE_X42Y169.CLK    Tckdi       (-Th)    -0.137   ftop/cp/timeServ_nowInCC_dD_OUT<1>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0_RDY_cpClient_response_put/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sNotFullReg/SR
  Location pin: SLICE_X68Y157.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0_RDY_cpClient_response_put/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sNotFullReg/SR
  Location pin: SLICE_X68Y157.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/icap/cwe/sync/sSyncReg2/SR
  Logical resource: ftop/icap/cwe/sync/sSyncReg2/SR
  Location pin: SLICE_X50Y25.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/icap/cwe/sync/sSyncReg2/SR
  Logical resource: ftop/icap/cwe/sync/sSyncReg2/SR
  Location pin: SLICE_X50Y25.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/icap/cwe/sync/sSyncReg2/SR
  Logical resource: ftop/icap/cwe/sync/sSyncReg1/SR
  Location pin: SLICE_X50Y25.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/icap/cwe/sync/sSyncReg2/SR
  Logical resource: ftop/icap/cwe/sync/sSyncReg1/SR
  Location pin: SLICE_X50Y25.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/icap/coutF_rWrPtr_rdCounter<10>/SR
  Logical resource: ftop/icap/coutF_rWrPtr_rdCounter_10/SR
  Location pin: SLICE_X2Y7.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/icap/coutF_rWrPtr_rdCounter<10>/SR
  Logical resource: ftop/icap/coutF_rWrPtr_rdCounter_10/SR
  Location pin: SLICE_X2Y7.SR
  Clock network: ftop/cp_RST_N_wci_Vm_7
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_1/SR
  Location pin: SLICE_X66Y128.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_1/SR
  Location pin: SLICE_X66Y128.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_0/SR
  Location pin: SLICE_X66Y128.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_0/SR
  Location pin: SLICE_X66Y128.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_3/SR
  Location pin: SLICE_X66Y129.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_3/SR
  Location pin: SLICE_X66Y129.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_2/SR
  Location pin: SLICE_X66Y129.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dGDeqPtr_2/SR
  Location pin: SLICE_X66Y129.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr_2/SR
  Location pin: SLICE_X70Y130.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/dEnqPtr_2/SR
  Location pin: SLICE_X70Y130.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X24Y52.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 9.844ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<1>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_1/SR
  Location pin: SLICE_X24Y52.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk2x_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk2x_unbuf"         TS_SYS0CLK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2751 paths analyzed, 608 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.595ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_1 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.487ns (Levels of Logic = 24)
  Clock Path Skew:      -0.108ns (0.690 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_1 to ftop/cp/timeServ_fracSeconds_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_1
    SLICE_X49Y159.F1     net (fanout=1)        0.390   ftop/cp/timeServ_fracSeconds<1>
    SLICE_X49Y159.COUT   Topcyf                1.026   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<1>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<1>
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.X      Tcinx                 0.489   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_xor<45>
    SLICE_X46Y181.G2     net (fanout=1)        0.585   ftop/cp/x__h4338<45>
    SLICE_X46Y181.CLK    Tgck                  0.671   ftop/cp/timeServ_fracSeconds<46>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<45>1
                                                       ftop/cp/timeServ_fracSeconds_45
    -------------------------------------------------  ---------------------------
    Total                                      6.487ns (5.512ns logic, 0.975ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_1 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_48 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.446ns (Levels of Logic = 25)
  Clock Path Skew:      -0.119ns (0.679 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_1 to ftop/cp/timeServ_fracSeconds_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_1
    SLICE_X49Y159.F1     net (fanout=1)        0.390   ftop/cp/timeServ_fracSeconds<1>
    SLICE_X49Y159.COUT   Topcyf                1.026   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<1>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<1>
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.Y      Tciny                 0.664   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_cy<47>
                                                       ftop/cp/Madd_x__h4338_xor<48>
    SLICE_X46Y182.F3     net (fanout=1)        0.254   ftop/cp/x__h4338<48>
    SLICE_X46Y182.CLK    Tfck                  0.656   ftop/cp/timeServ_fracSeconds<48>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<48>1
                                                       ftop/cp/timeServ_fracSeconds_48
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (5.802ns logic, 0.644ns route)
                                                       (90.0% logic, 10.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_1 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_49 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.369ns (Levels of Logic = 26)
  Clock Path Skew:      -0.119ns (0.679 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_1 to ftop/cp/timeServ_fracSeconds_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_1
    SLICE_X49Y159.F1     net (fanout=1)        0.390   ftop/cp/timeServ_fracSeconds<1>
    SLICE_X49Y159.COUT   Topcyf                1.026   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<1>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<1>
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.COUT   Tbyp                  0.130   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_cy<47>
                                                       ftop/cp/Madd_x__h4338_cy<48>
    SLICE_X49Y183.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<48>
    SLICE_X49Y183.X      Tcinx                 0.489   ftop/cp/x__h4338<49>
                                                       ftop/cp/Madd_x__h4338_xor<49>
    SLICE_X47Y183.G3     net (fanout=1)        0.277   ftop/cp/x__h4338<49>
    SLICE_X47Y183.CLK    Tgck                  0.601   ftop/cp/timeServ_fracSeconds<49>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<49>1
                                                       ftop/cp/timeServ_fracSeconds_49
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (5.702ns logic, 0.667ns route)
                                                       (89.5% logic, 10.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_2 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.377ns (Levels of Logic = 24)
  Clock Path Skew:      -0.108ns (0.690 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_2 to ftop/cp/timeServ_fracSeconds_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.XQ     Tcko                  0.521   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_2
    SLICE_X49Y159.G2     net (fanout=1)        0.372   ftop/cp/timeServ_fracSeconds<2>
    SLICE_X49Y159.COUT   Topcyg                1.009   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<2>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.X      Tcinx                 0.489   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_xor<45>
    SLICE_X46Y181.G2     net (fanout=1)        0.585   ftop/cp/x__h4338<45>
    SLICE_X46Y181.CLK    Tgck                  0.671   ftop/cp/timeServ_fracSeconds<46>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<45>1
                                                       ftop/cp/timeServ_fracSeconds_45
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (5.420ns logic, 0.957ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_2 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_48 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.336ns (Levels of Logic = 25)
  Clock Path Skew:      -0.119ns (0.679 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_2 to ftop/cp/timeServ_fracSeconds_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.XQ     Tcko                  0.521   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_2
    SLICE_X49Y159.G2     net (fanout=1)        0.372   ftop/cp/timeServ_fracSeconds<2>
    SLICE_X49Y159.COUT   Topcyg                1.009   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<2>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.Y      Tciny                 0.664   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_cy<47>
                                                       ftop/cp/Madd_x__h4338_xor<48>
    SLICE_X46Y182.F3     net (fanout=1)        0.254   ftop/cp/x__h4338<48>
    SLICE_X46Y182.CLK    Tfck                  0.656   ftop/cp/timeServ_fracSeconds<48>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<48>1
                                                       ftop/cp/timeServ_fracSeconds_48
    -------------------------------------------------  ---------------------------
    Total                                      6.336ns (5.710ns logic, 0.626ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_1 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_46 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.316ns (Levels of Logic = 24)
  Clock Path Skew:      -0.108ns (0.690 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_1 to ftop/cp/timeServ_fracSeconds_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_1
    SLICE_X49Y159.F1     net (fanout=1)        0.390   ftop/cp/timeServ_fracSeconds<1>
    SLICE_X49Y159.COUT   Topcyf                1.026   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<1>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<1>
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.Y      Tciny                 0.664   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_xor<46>
    SLICE_X46Y181.F3     net (fanout=1)        0.254   ftop/cp/x__h4338<46>
    SLICE_X46Y181.CLK    Tfck                  0.656   ftop/cp/timeServ_fracSeconds<46>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<46>1
                                                       ftop/cp/timeServ_fracSeconds_46
    -------------------------------------------------  ---------------------------
    Total                                      6.316ns (5.672ns logic, 0.644ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_1 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_47 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.287ns (Levels of Logic = 25)
  Clock Path Skew:      -0.119ns (0.679 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_1 to ftop/cp/timeServ_fracSeconds_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_1
    SLICE_X49Y159.F1     net (fanout=1)        0.390   ftop/cp/timeServ_fracSeconds<1>
    SLICE_X49Y159.COUT   Topcyf                1.026   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<1>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<1>
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.X      Tcinx                 0.489   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_xor<47>
    SLICE_X46Y182.G3     net (fanout=1)        0.255   ftop/cp/x__h4338<47>
    SLICE_X46Y182.CLK    Tgck                  0.671   ftop/cp/timeServ_fracSeconds<48>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<47>1
                                                       ftop/cp/timeServ_fracSeconds_47
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (5.642ns logic, 0.645ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_3 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.285ns (Levels of Logic = 23)
  Clock Path Skew:      -0.119ns (0.690 - 0.809)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_3 to ftop/cp/timeServ_fracSeconds_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y161.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<4>
                                                       ftop/cp/timeServ_fracSeconds_3
    SLICE_X49Y160.F3     net (fanout=1)        0.318   ftop/cp/timeServ_fracSeconds<3>
    SLICE_X49Y160.COUT   Topcyf                1.026   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_lut<3>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.X      Tcinx                 0.489   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_xor<45>
    SLICE_X46Y181.G2     net (fanout=1)        0.585   ftop/cp/x__h4338<45>
    SLICE_X46Y181.CLK    Tgck                  0.671   ftop/cp/timeServ_fracSeconds<46>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<45>1
                                                       ftop/cp/timeServ_fracSeconds_45
    -------------------------------------------------  ---------------------------
    Total                                      6.285ns (5.382ns logic, 0.903ns route)
                                                       (85.6% logic, 14.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_2 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_49 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.259ns (Levels of Logic = 26)
  Clock Path Skew:      -0.119ns (0.679 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_2 to ftop/cp/timeServ_fracSeconds_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.XQ     Tcko                  0.521   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_2
    SLICE_X49Y159.G2     net (fanout=1)        0.372   ftop/cp/timeServ_fracSeconds<2>
    SLICE_X49Y159.COUT   Topcyg                1.009   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<2>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.COUT   Tbyp                  0.130   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_cy<47>
                                                       ftop/cp/Madd_x__h4338_cy<48>
    SLICE_X49Y183.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<48>
    SLICE_X49Y183.X      Tcinx                 0.489   ftop/cp/x__h4338<49>
                                                       ftop/cp/Madd_x__h4338_xor<49>
    SLICE_X47Y183.G3     net (fanout=1)        0.277   ftop/cp/x__h4338<49>
    SLICE_X47Y183.CLK    Tgck                  0.601   ftop/cp/timeServ_fracSeconds<49>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<49>1
                                                       ftop/cp/timeServ_fracSeconds_49
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (5.610ns logic, 0.649ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_3 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_48 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.244ns (Levels of Logic = 24)
  Clock Path Skew:      -0.130ns (0.679 - 0.809)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_3 to ftop/cp/timeServ_fracSeconds_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y161.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<4>
                                                       ftop/cp/timeServ_fracSeconds_3
    SLICE_X49Y160.F3     net (fanout=1)        0.318   ftop/cp/timeServ_fracSeconds<3>
    SLICE_X49Y160.COUT   Topcyf                1.026   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_lut<3>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.Y      Tciny                 0.664   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_cy<47>
                                                       ftop/cp/Madd_x__h4338_xor<48>
    SLICE_X46Y182.F3     net (fanout=1)        0.254   ftop/cp/x__h4338<48>
    SLICE_X46Y182.CLK    Tfck                  0.656   ftop/cp/timeServ_fracSeconds<48>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<48>1
                                                       ftop/cp/timeServ_fracSeconds_48
    -------------------------------------------------  ---------------------------
    Total                                      6.244ns (5.672ns logic, 0.572ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_5 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.227ns (Levels of Logic = 22)
  Clock Path Skew:      -0.119ns (0.690 - 0.809)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_5 to ftop/cp/timeServ_fracSeconds_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y160.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<6>
                                                       ftop/cp/timeServ_fracSeconds_5
    SLICE_X49Y161.F1     net (fanout=1)        0.390   ftop/cp/timeServ_fracSeconds<5>
    SLICE_X49Y161.COUT   Topcyf                1.026   ftop/cp/x__h4338<5>
                                                       ftop/cp/timeServ_fracSeconds<5>_rt
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.X      Tcinx                 0.489   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_xor<45>
    SLICE_X46Y181.G2     net (fanout=1)        0.585   ftop/cp/x__h4338<45>
    SLICE_X46Y181.CLK    Tgck                  0.671   ftop/cp/timeServ_fracSeconds<46>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<45>1
                                                       ftop/cp/timeServ_fracSeconds_45
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (5.252ns logic, 0.975ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_refSecCount_4 (FF)
  Destination:          ftop/cp/timeServ_refSecCount_24 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.249ns (Levels of Logic = 12)
  Clock Path Skew:      -0.069ns (0.398 - 0.467)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_refSecCount_4 to ftop/cp/timeServ_refSecCount_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y195.YQ     Tcko                  0.596   ftop/cp/timeServ_refSecCount<5>
                                                       ftop/cp/timeServ_refSecCount_4
    SLICE_X37Y194.F3     net (fanout=2)        0.942   ftop/cp/timeServ_refSecCount<4>
    SLICE_X37Y194.COUT   Topcyf                1.026   ftop/cp/x__h4403<4>
                                                       ftop/cp/timeServ_refSecCount<4>_rt
                                                       ftop/cp/Madd_x__h4403_cy<4>
                                                       ftop/cp/Madd_x__h4403_cy<5>
    SLICE_X37Y195.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<5>
    SLICE_X37Y195.COUT   Tbyp                  0.130   ftop/cp/x__h4403<6>
                                                       ftop/cp/Madd_x__h4403_cy<6>
                                                       ftop/cp/Madd_x__h4403_cy<7>
    SLICE_X37Y196.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<7>
    SLICE_X37Y196.COUT   Tbyp                  0.130   ftop/cp/x__h4403<8>
                                                       ftop/cp/Madd_x__h4403_cy<8>
                                                       ftop/cp/Madd_x__h4403_cy<9>
    SLICE_X37Y197.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<9>
    SLICE_X37Y197.COUT   Tbyp                  0.130   ftop/cp/x__h4403<10>
                                                       ftop/cp/Madd_x__h4403_cy<10>
                                                       ftop/cp/Madd_x__h4403_cy<11>
    SLICE_X37Y198.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<11>
    SLICE_X37Y198.COUT   Tbyp                  0.130   ftop/cp/x__h4403<12>
                                                       ftop/cp/Madd_x__h4403_cy<12>
                                                       ftop/cp/Madd_x__h4403_cy<13>
    SLICE_X37Y199.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<13>
    SLICE_X37Y199.COUT   Tbyp                  0.130   ftop/cp/x__h4403<14>
                                                       ftop/cp/Madd_x__h4403_cy<14>
                                                       ftop/cp/Madd_x__h4403_cy<15>
    SLICE_X37Y200.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<15>
    SLICE_X37Y200.COUT   Tbyp                  0.130   ftop/cp/x__h4403<16>
                                                       ftop/cp/Madd_x__h4403_cy<16>
                                                       ftop/cp/Madd_x__h4403_cy<17>
    SLICE_X37Y201.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<17>
    SLICE_X37Y201.COUT   Tbyp                  0.130   ftop/cp/x__h4403<18>
                                                       ftop/cp/Madd_x__h4403_cy<18>
                                                       ftop/cp/Madd_x__h4403_cy<19>
    SLICE_X37Y202.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<19>
    SLICE_X37Y202.COUT   Tbyp                  0.130   ftop/cp/x__h4403<20>
                                                       ftop/cp/Madd_x__h4403_cy<20>
                                                       ftop/cp/Madd_x__h4403_cy<21>
    SLICE_X37Y203.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<21>
    SLICE_X37Y203.COUT   Tbyp                  0.130   ftop/cp/x__h4403<22>
                                                       ftop/cp/Madd_x__h4403_cy<22>
                                                       ftop/cp/Madd_x__h4403_cy<23>
    SLICE_X37Y204.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4403_cy<23>
    SLICE_X37Y204.X      Tcinx                 0.489   ftop/cp/x__h4403<24>
                                                       ftop/cp/Madd_x__h4403_xor<24>
    SLICE_X40Y203.G1     net (fanout=1)        1.355   ftop/cp/x__h4403<24>
    SLICE_X40Y203.CLK    Tgck                  0.671   ftop/cp/timeServ_refSecCount<25>
                                                       ftop/cp/timeServ_refSecCount_D_IN<24>1
                                                       ftop/cp/timeServ_refSecCount_24
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (3.952ns logic, 2.297ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_5 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_48 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.186ns (Levels of Logic = 23)
  Clock Path Skew:      -0.130ns (0.679 - 0.809)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_5 to ftop/cp/timeServ_fracSeconds_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y160.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<6>
                                                       ftop/cp/timeServ_fracSeconds_5
    SLICE_X49Y161.F1     net (fanout=1)        0.390   ftop/cp/timeServ_fracSeconds<5>
    SLICE_X49Y161.COUT   Topcyf                1.026   ftop/cp/x__h4338<5>
                                                       ftop/cp/timeServ_fracSeconds<5>_rt
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.Y      Tciny                 0.664   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_cy<47>
                                                       ftop/cp/Madd_x__h4338_xor<48>
    SLICE_X46Y182.F3     net (fanout=1)        0.254   ftop/cp/x__h4338<48>
    SLICE_X46Y182.CLK    Tfck                  0.656   ftop/cp/timeServ_fracSeconds<48>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<48>1
                                                       ftop/cp/timeServ_fracSeconds_48
    -------------------------------------------------  ---------------------------
    Total                                      6.186ns (5.542ns logic, 0.644ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_2 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_46 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.206ns (Levels of Logic = 24)
  Clock Path Skew:      -0.108ns (0.690 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_2 to ftop/cp/timeServ_fracSeconds_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.XQ     Tcko                  0.521   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_2
    SLICE_X49Y159.G2     net (fanout=1)        0.372   ftop/cp/timeServ_fracSeconds<2>
    SLICE_X49Y159.COUT   Topcyg                1.009   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<2>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.Y      Tciny                 0.664   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_xor<46>
    SLICE_X46Y181.F3     net (fanout=1)        0.254   ftop/cp/x__h4338<46>
    SLICE_X46Y181.CLK    Tfck                  0.656   ftop/cp/timeServ_fracSeconds<46>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<46>1
                                                       ftop/cp/timeServ_fracSeconds_46
    -------------------------------------------------  ---------------------------
    Total                                      6.206ns (5.580ns logic, 0.626ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_1 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_44 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.198ns (Levels of Logic = 23)
  Clock Path Skew:      -0.108ns (0.690 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_1 to ftop/cp/timeServ_fracSeconds_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_1
    SLICE_X49Y159.F1     net (fanout=1)        0.390   ftop/cp/timeServ_fracSeconds<1>
    SLICE_X49Y159.COUT   Topcyf                1.026   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<1>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<1>
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.Y      Tciny                 0.664   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_xor<44>
    SLICE_X47Y181.F2     net (fanout=1)        0.320   ftop/cp/x__h4338<44>
    SLICE_X47Y181.CLK    Tfck                  0.602   ftop/cp/timeServ_fracSeconds<44>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<44>1
                                                       ftop/cp/timeServ_fracSeconds_44
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (5.488ns logic, 0.710ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_3 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_49 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.167ns (Levels of Logic = 25)
  Clock Path Skew:      -0.130ns (0.679 - 0.809)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_3 to ftop/cp/timeServ_fracSeconds_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y161.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<4>
                                                       ftop/cp/timeServ_fracSeconds_3
    SLICE_X49Y160.F3     net (fanout=1)        0.318   ftop/cp/timeServ_fracSeconds<3>
    SLICE_X49Y160.COUT   Topcyf                1.026   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_lut<3>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.COUT   Tbyp                  0.130   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_cy<47>
                                                       ftop/cp/Madd_x__h4338_cy<48>
    SLICE_X49Y183.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<48>
    SLICE_X49Y183.X      Tcinx                 0.489   ftop/cp/x__h4338<49>
                                                       ftop/cp/Madd_x__h4338_xor<49>
    SLICE_X47Y183.G3     net (fanout=1)        0.277   ftop/cp/x__h4338<49>
    SLICE_X47Y183.CLK    Tgck                  0.601   ftop/cp/timeServ_fracSeconds<49>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<49>1
                                                       ftop/cp/timeServ_fracSeconds_49
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (5.572ns logic, 0.595ns route)
                                                       (90.4% logic, 9.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_2 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_47 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.177ns (Levels of Logic = 25)
  Clock Path Skew:      -0.119ns (0.679 - 0.798)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_2 to ftop/cp/timeServ_fracSeconds_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y159.XQ     Tcko                  0.521   ftop/cp/timeServ_fracSeconds<2>
                                                       ftop/cp/timeServ_fracSeconds_2
    SLICE_X49Y159.G2     net (fanout=1)        0.372   ftop/cp/timeServ_fracSeconds<2>
    SLICE_X49Y159.COUT   Topcyg                1.009   ftop/cp/x__h4338<1>
                                                       ftop/cp/Madd_x__h4338_lut<2>_INV_0
                                                       ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<2>
    SLICE_X49Y160.COUT   Tbyp                  0.130   ftop/cp/x__h4338<3>
                                                       ftop/cp/Madd_x__h4338_cy<3>
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.X      Tcinx                 0.489   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_xor<47>
    SLICE_X46Y182.G3     net (fanout=1)        0.255   ftop/cp/x__h4338<47>
    SLICE_X46Y182.CLK    Tgck                  0.671   ftop/cp/timeServ_fracSeconds<48>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<47>1
                                                       ftop/cp/timeServ_fracSeconds_47
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (5.550ns logic, 0.627ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_4 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_45 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.164ns (Levels of Logic = 23)
  Clock Path Skew:      -0.119ns (0.690 - 0.809)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_4 to ftop/cp/timeServ_fracSeconds_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y161.XQ     Tcko                  0.521   ftop/cp/timeServ_fracSeconds<4>
                                                       ftop/cp/timeServ_fracSeconds_4
    SLICE_X49Y160.G4     net (fanout=1)        0.289   ftop/cp/timeServ_fracSeconds<4>
    SLICE_X49Y160.COUT   Topcyg                1.009   ftop/cp/x__h4338<3>
                                                       ftop/cp/timeServ_fracSeconds<4>_rt
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.X      Tcinx                 0.489   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_xor<45>
    SLICE_X46Y181.G2     net (fanout=1)        0.585   ftop/cp/x__h4338<45>
    SLICE_X46Y181.CLK    Tgck                  0.671   ftop/cp/timeServ_fracSeconds<46>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<45>1
                                                       ftop/cp/timeServ_fracSeconds_45
    -------------------------------------------------  ---------------------------
    Total                                      6.164ns (5.290ns logic, 0.874ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_4 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_48 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.123ns (Levels of Logic = 24)
  Clock Path Skew:      -0.130ns (0.679 - 0.809)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_4 to ftop/cp/timeServ_fracSeconds_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y161.XQ     Tcko                  0.521   ftop/cp/timeServ_fracSeconds<4>
                                                       ftop/cp/timeServ_fracSeconds_4
    SLICE_X49Y160.G4     net (fanout=1)        0.289   ftop/cp/timeServ_fracSeconds<4>
    SLICE_X49Y160.COUT   Topcyg                1.009   ftop/cp/x__h4338<3>
                                                       ftop/cp/timeServ_fracSeconds<4>_rt
                                                       ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<4>
    SLICE_X49Y161.COUT   Tbyp                  0.130   ftop/cp/x__h4338<5>
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.Y      Tciny                 0.664   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_cy<47>
                                                       ftop/cp/Madd_x__h4338_xor<48>
    SLICE_X46Y182.F3     net (fanout=1)        0.254   ftop/cp/x__h4338<48>
    SLICE_X46Y182.CLK    Tfck                  0.656   ftop/cp/timeServ_fracSeconds<48>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<48>1
                                                       ftop/cp/timeServ_fracSeconds_48
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (5.580ns logic, 0.543ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/timeServ_fracSeconds_5 (FF)
  Destination:          ftop/cp/timeServ_fracSeconds_49 (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.109ns (Levels of Logic = 24)
  Clock Path Skew:      -0.130ns (0.679 - 0.809)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/timeServ_fracSeconds_5 to ftop/cp/timeServ_fracSeconds_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y160.YQ     Tcko                  0.596   ftop/cp/timeServ_fracSeconds<6>
                                                       ftop/cp/timeServ_fracSeconds_5
    SLICE_X49Y161.F1     net (fanout=1)        0.390   ftop/cp/timeServ_fracSeconds<5>
    SLICE_X49Y161.COUT   Topcyf                1.026   ftop/cp/x__h4338<5>
                                                       ftop/cp/timeServ_fracSeconds<5>_rt
                                                       ftop/cp/Madd_x__h4338_cy<5>
                                                       ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<6>
    SLICE_X49Y162.COUT   Tbyp                  0.130   ftop/cp/x__h4338<7>
                                                       ftop/cp/Madd_x__h4338_cy<7>
                                                       ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<8>
    SLICE_X49Y163.COUT   Tbyp                  0.130   ftop/cp/x__h4338<9>
                                                       ftop/cp/Madd_x__h4338_cy<9>
                                                       ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<10>
    SLICE_X49Y164.COUT   Tbyp                  0.130   ftop/cp/x__h4338<11>
                                                       ftop/cp/Madd_x__h4338_cy<11>
                                                       ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<12>
    SLICE_X49Y165.COUT   Tbyp                  0.130   ftop/cp/x__h4338<13>
                                                       ftop/cp/Madd_x__h4338_cy<13>
                                                       ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<14>
    SLICE_X49Y166.COUT   Tbyp                  0.130   ftop/cp/x__h4338<15>
                                                       ftop/cp/Madd_x__h4338_cy<15>
                                                       ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<16>
    SLICE_X49Y167.COUT   Tbyp                  0.130   ftop/cp/x__h4338<17>
                                                       ftop/cp/Madd_x__h4338_cy<17>
                                                       ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<18>
    SLICE_X49Y168.COUT   Tbyp                  0.130   ftop/cp/x__h4338<19>
                                                       ftop/cp/Madd_x__h4338_cy<19>
                                                       ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<20>
    SLICE_X49Y169.COUT   Tbyp                  0.130   ftop/cp/x__h4338<21>
                                                       ftop/cp/Madd_x__h4338_cy<21>
                                                       ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<22>
    SLICE_X49Y170.COUT   Tbyp                  0.130   ftop/cp/x__h4338<23>
                                                       ftop/cp/Madd_x__h4338_cy<23>
                                                       ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<24>
    SLICE_X49Y171.COUT   Tbyp                  0.130   ftop/cp/x__h4338<25>
                                                       ftop/cp/Madd_x__h4338_cy<25>
                                                       ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<26>
    SLICE_X49Y172.COUT   Tbyp                  0.130   ftop/cp/x__h4338<27>
                                                       ftop/cp/Madd_x__h4338_cy<27>
                                                       ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<28>
    SLICE_X49Y173.COUT   Tbyp                  0.130   ftop/cp/x__h4338<29>
                                                       ftop/cp/Madd_x__h4338_cy<29>
                                                       ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<30>
    SLICE_X49Y174.COUT   Tbyp                  0.130   ftop/cp/x__h4338<31>
                                                       ftop/cp/Madd_x__h4338_cy<31>
                                                       ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<32>
    SLICE_X49Y175.COUT   Tbyp                  0.130   ftop/cp/x__h4338<33>
                                                       ftop/cp/Madd_x__h4338_cy<33>
                                                       ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<34>
    SLICE_X49Y176.COUT   Tbyp                  0.130   ftop/cp/x__h4338<35>
                                                       ftop/cp/Madd_x__h4338_cy<35>
                                                       ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<36>
    SLICE_X49Y177.COUT   Tbyp                  0.130   ftop/cp/x__h4338<37>
                                                       ftop/cp/Madd_x__h4338_cy<37>
                                                       ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<38>
    SLICE_X49Y178.COUT   Tbyp                  0.130   ftop/cp/x__h4338<39>
                                                       ftop/cp/Madd_x__h4338_cy<39>
                                                       ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<40>
    SLICE_X49Y179.COUT   Tbyp                  0.130   ftop/cp/x__h4338<41>
                                                       ftop/cp/Madd_x__h4338_cy<41>
                                                       ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<42>
    SLICE_X49Y180.COUT   Tbyp                  0.130   ftop/cp/x__h4338<43>
                                                       ftop/cp/Madd_x__h4338_cy<43>
                                                       ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<44>
    SLICE_X49Y181.COUT   Tbyp                  0.130   ftop/cp/x__h4338<45>
                                                       ftop/cp/Madd_x__h4338_cy<45>
                                                       ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<46>
    SLICE_X49Y182.COUT   Tbyp                  0.130   ftop/cp/x__h4338<47>
                                                       ftop/cp/Madd_x__h4338_cy<47>
                                                       ftop/cp/Madd_x__h4338_cy<48>
    SLICE_X49Y183.CIN    net (fanout=1)        0.000   ftop/cp/Madd_x__h4338_cy<48>
    SLICE_X49Y183.X      Tcinx                 0.489   ftop/cp/x__h4338<49>
                                                       ftop/cp/Madd_x__h4338_xor<49>
    SLICE_X47Y183.G3     net (fanout=1)        0.277   ftop/cp/x__h4338<49>
    SLICE_X47Y183.CLK    Tgck                  0.601   ftop/cp/timeServ_fracSeconds<49>
                                                       ftop/cp/timeServ_fracSeconds_D_IN<49>1
                                                       ftop/cp/timeServ_fracSeconds_49
    -------------------------------------------------  ---------------------------
    Total                                      6.109ns (5.442ns logic, 0.667ns route)
                                                       (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk2x_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk2x_unbuf"
        TS_SYS0CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sync/dSyncReg2 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sync/sSyncReg1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.391ns (2.313 - 1.922)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sync/dSyncReg2 to ftop/cp/timeServ_nowInCC/sync/sSyncReg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y191.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sync/dSyncReg2
                                                       ftop/cp/timeServ_nowInCC/sync/dSyncReg2
    SLICE_X51Y190.BY     net (fanout=3)        0.342   ftop/cp/timeServ_nowInCC/sync/dSyncReg2
    SLICE_X51Y190.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_nowInCC/sync/sSyncReg2
                                                       ftop/cp/timeServ_nowInCC/sync/sSyncReg1
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.518ns logic, 0.342ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_setRefF/sGEnqPtr_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/dSyncReg1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.394ns (2.308 - 1.914)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_setRefF/sGEnqPtr_1 to ftop/cp/timeServ_setRefF/dSyncReg1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y182.XQ     Tcko                  0.396   ftop/cp/timeServ_setRefF/sGEnqPtr<1>
                                                       ftop/cp/timeServ_setRefF/sGEnqPtr_1
    SLICE_X49Y185.BY     net (fanout=2)        0.566   ftop/cp/timeServ_setRefF/sGEnqPtr<1>
    SLICE_X49Y185.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/cp/timeServ_setRefF/dSyncReg1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (0.518ns logic, 0.566ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_21 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.462 - 0.398)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_21 to ftop/cp/timeServ_nowInCC/sDataSyncIn_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y203.XQ     Tcko                  0.396   ftop/cp/timeServ_refSecCount<21>
                                                       ftop/cp/timeServ_refSecCount_21
    SLICE_X43Y201.BX     net (fanout=2)        0.326   ftop/cp/timeServ_refSecCount<21>
    SLICE_X43Y201.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC/sDataSyncIn<53>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_53
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.458ns logic, 0.326ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_23 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.478 - 0.405)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_23 to ftop/cp/timeServ_nowInCC/sDataSyncIn_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y205.XQ     Tcko                  0.396   ftop/cp/timeServ_refSecCount<23>
                                                       ftop/cp/timeServ_refSecCount_23
    SLICE_X43Y205.BX     net (fanout=2)        0.346   ftop/cp/timeServ_refSecCount<23>
    SLICE_X43Y205.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC/sDataSyncIn<55>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_55
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_1 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.703 - 0.613)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_1 to ftop/cp/timeServ_nowInCC/sDataSyncIn_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y193.XQ     Tcko                  0.417   ftop/cp/timeServ_refSecCount<1>
                                                       ftop/cp/timeServ_refSecCount_1
    SLICE_X37Y190.BX     net (fanout=2)        0.356   ftop/cp/timeServ_refSecCount<1>
    SLICE_X37Y190.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC/sDataSyncIn<33>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_33
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.479ns logic, 0.356ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.745ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_setRefF/dSyncReg1_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_setRefF/dSyncReg1_1 to ftop/cp/timeServ_setRefF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y185.XQ     Tcko                  0.396   ftop/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/cp/timeServ_setRefF/dSyncReg1_1
    SLICE_X49Y184.BX     net (fanout=1)        0.287   ftop/cp/timeServ_setRefF/dSyncReg1<1>
    SLICE_X49Y184.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/cp/timeServ_setRefF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_15 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_15 to ftop/cp/timeServ_nowInCC/sDataSyncIn_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y199.XQ     Tcko                  0.396   ftop/cp/timeServ_refSecCount<15>
                                                       ftop/cp/timeServ_refSecCount_15
    SLICE_X41Y198.BX     net (fanout=2)        0.316   ftop/cp/timeServ_refSecCount<15>
    SLICE_X41Y198.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC/sDataSyncIn<47>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_47
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_7 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.390 - 0.333)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_7 to ftop/cp/timeServ_nowInCC/sDataSyncIn_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y194.XQ     Tcko                  0.417   ftop/cp/timeServ_refSecCount<7>
                                                       ftop/cp/timeServ_refSecCount_7
    SLICE_X38Y195.BX     net (fanout=2)        0.319   ftop/cp/timeServ_refSecCount<7>
    SLICE_X38Y195.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC/sDataSyncIn<39>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_39
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_fracSeconds_37 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (0.525 - 0.428)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_fracSeconds_37 to ftop/cp/timeServ_nowInCC/sDataSyncIn_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y177.YQ     Tcko                  0.477   ftop/cp/timeServ_fracSeconds<38>
                                                       ftop/cp/timeServ_fracSeconds_37
    SLICE_X46Y176.BX     net (fanout=2)        0.310   ftop/cp/timeServ_fracSeconds<37>
    SLICE_X46Y176.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC/sDataSyncIn<21>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_21
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.579ns logic, 0.310ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_5 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_5 to ftop/cp/timeServ_nowInCC/sDataSyncIn_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y195.XQ     Tcko                  0.417   ftop/cp/timeServ_refSecCount<5>
                                                       ftop/cp/timeServ_refSecCount_5
    SLICE_X41Y195.BX     net (fanout=2)        0.316   ftop/cp/timeServ_refSecCount<5>
    SLICE_X41Y195.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC/sDataSyncIn<37>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_37
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_29 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.385 - 0.356)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_29 to ftop/cp/timeServ_nowInCC/sDataSyncIn_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y206.XQ     Tcko                  0.396   ftop/cp/timeServ_refSecCount<29>
                                                       ftop/cp/timeServ_refSecCount_29
    SLICE_X36Y206.BX     net (fanout=2)        0.329   ftop/cp/timeServ_refSecCount<29>
    SLICE_X36Y206.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC/sDataSyncIn<61>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_61
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.498ns logic, 0.329ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_22 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.478 - 0.405)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_22 to ftop/cp/timeServ_nowInCC/sDataSyncIn_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y205.YQ     Tcko                  0.419   ftop/cp/timeServ_refSecCount<23>
                                                       ftop/cp/timeServ_refSecCount_22
    SLICE_X43Y205.BY     net (fanout=2)        0.333   ftop/cp/timeServ_refSecCount<22>
    SLICE_X43Y205.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_nowInCC/sDataSyncIn<55>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_54
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.541ns logic, 0.333ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_fracSeconds_24 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.543 - 0.440)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_fracSeconds_24 to ftop/cp/timeServ_nowInCC/sDataSyncIn_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y171.XQ     Tcko                  0.417   ftop/cp/timeServ_fracSeconds<24>
                                                       ftop/cp/timeServ_fracSeconds_24
    SLICE_X46Y173.BY     net (fanout=2)        0.360   ftop/cp/timeServ_fracSeconds<24>
    SLICE_X46Y173.CLK    Tckdi       (-Th)    -0.137   ftop/cp/timeServ_nowInCC/sDataSyncIn<9>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_8
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.554ns logic, 0.360ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_25 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.025 - 0.014)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_25 to ftop/cp/timeServ_nowInCC/sDataSyncIn_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y203.XQ     Tcko                  0.417   ftop/cp/timeServ_refSecCount<25>
                                                       ftop/cp/timeServ_refSecCount_25
    SLICE_X41Y204.BX     net (fanout=2)        0.343   ftop/cp/timeServ_refSecCount<25>
    SLICE_X41Y204.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC/sDataSyncIn<57>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_57
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.479ns logic, 0.343ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_9 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.005 - 0.013)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_9 to ftop/cp/timeServ_nowInCC/sDataSyncIn_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y203.XQ     Tcko                  0.396   ftop/cp/timeServ_refSecCount<9>
                                                       ftop/cp/timeServ_refSecCount_9
    SLICE_X38Y201.BX     net (fanout=2)        0.311   ftop/cp/timeServ_refSecCount<9>
    SLICE_X38Y201.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC/sDataSyncIn<41>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_41
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_3 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.022 - 0.016)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_3 to ftop/cp/timeServ_nowInCC/sDataSyncIn_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y195.XQ     Tcko                  0.417   ftop/cp/timeServ_refSecCount<3>
                                                       ftop/cp/timeServ_refSecCount_3
    SLICE_X36Y192.BX     net (fanout=2)        0.314   ftop/cp/timeServ_refSecCount<3>
    SLICE_X36Y192.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC/sDataSyncIn<35>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_35
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.519ns logic, 0.314ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_20 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.462 - 0.398)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_20 to ftop/cp/timeServ_nowInCC/sDataSyncIn_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y203.YQ     Tcko                  0.419   ftop/cp/timeServ_refSecCount<21>
                                                       ftop/cp/timeServ_refSecCount_20
    SLICE_X43Y201.BY     net (fanout=2)        0.356   ftop/cp/timeServ_refSecCount<20>
    SLICE_X43Y201.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_nowInCC/sDataSyncIn<53>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_52
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.541ns logic, 0.356ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_setRefF/dDoutReg_9 (FF)
  Destination:          ftop/cp/timeServ_jamFracVal_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 1)
  Clock Path Skew:      0.226ns (1.032 - 0.806)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_setRefF/dDoutReg_9 to ftop/cp/timeServ_jamFracVal_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y169.XQ     Tcko                  0.396   ftop/cp/timeServ_setRefF_dD_OUT<9>
                                                       ftop/cp/timeServ_setRefF/dDoutReg_9
    SLICE_X51Y169.F4     net (fanout=1)        0.262   ftop/cp/timeServ_setRefF_dD_OUT<9>
    SLICE_X51Y169.CLK    Tckf        (-Th)    -0.406   ftop/cp/timeServ_jamFracVal<25>
                                                       ftop/cp/timeServ_jamFracVal_D_IN<25>1
                                                       ftop/cp/timeServ_jamFracVal_25
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.802ns logic, 0.262ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_setRefF/dSyncReg1_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_setRefF/dSyncReg1_0 to ftop/cp/timeServ_setRefF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y185.YQ     Tcko                  0.419   ftop/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/cp/timeServ_setRefF/dSyncReg1_0
    SLICE_X49Y184.BY     net (fanout=1)        0.313   ftop/cp/timeServ_setRefF/dSyncReg1<0>
    SLICE_X49Y184.CLK    Tckdi       (-Th)    -0.122   ftop/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/cp/timeServ_setRefF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_setRefF/dDoutReg_7 (FF)
  Destination:          ftop/cp/timeServ_jamFracVal_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 1)
  Clock Path Skew:      0.206ns (1.005 - 0.799)
  Source Clock:         ftop/clkN210_clk2x_buf rising at 6.250ns
  Destination Clock:    ftop/clkN210_clk2x_buf rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_setRefF/dDoutReg_7 to ftop/cp/timeServ_jamFracVal_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y164.XQ     Tcko                  0.396   ftop/cp/timeServ_setRefF_dD_OUT<7>
                                                       ftop/cp/timeServ_setRefF/dDoutReg_7
    SLICE_X51Y167.F3     net (fanout=1)        0.261   ftop/cp/timeServ_setRefF_dD_OUT<7>
    SLICE_X51Y167.CLK    Tckf        (-Th)    -0.406   ftop/cp/timeServ_jamFracVal<23>
                                                       ftop/cp/timeServ_jamFracVal_D_IN<23>1
                                                       ftop/cp/timeServ_jamFracVal_23
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.802ns logic, 0.261ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk2x_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk2x_unbuf"
        TS_SYS0CLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_1/SR
  Location pin: SLICE_X48Y183.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_1/SR
  Location pin: SLICE_X48Y183.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_0/SR
  Location pin: SLICE_X48Y183.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr_0/SR
  Location pin: SLICE_X48Y183.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF_dEMPTY_N/SR
  Logical resource: ftop/cp/timeServ_setRefF/dNotEmptyReg/SR
  Location pin: SLICE_X48Y182.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF_dEMPTY_N/SR
  Logical resource: ftop/cp/timeServ_setRefF/dNotEmptyReg/SR
  Location pin: SLICE_X48Y182.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1<0>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1_0/SR
  Location pin: SLICE_X48Y181.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1<0>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1_0/SR
  Location pin: SLICE_X48Y181.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1<0>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1_1/SR
  Location pin: SLICE_X48Y181.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1<0>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1_1/SR
  Location pin: SLICE_X48Y181.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_11/SR
  Location pin: SLICE_X44Y173.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_11/SR
  Location pin: SLICE_X44Y173.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_10/SR
  Location pin: SLICE_X44Y173.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_10/SR
  Location pin: SLICE_X44Y173.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_21/SR
  Location pin: SLICE_X46Y176.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_21/SR
  Location pin: SLICE_X46Y176.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_20/SR
  Location pin: SLICE_X46Y176.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_20/SR
  Location pin: SLICE_X46Y176.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_23/SR
  Location pin: SLICE_X46Y180.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------
Slack: 3.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.250ns
  High pulse: 3.125ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_23/SR
  Location pin: SLICE_X46Y180.SR
  Clock network: ftop/clkN210_clk2x_rstn
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk125_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk125_unbuf"         TS_SYS0CLK / 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 216920 paths analyzed, 2760 endpoints analyzed, 254 failing endpoints
 254 timing errors detected. (254 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.768ns.
--------------------------------------------------------------------------------
Slack (setup path):     -2.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.688ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (0.493 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X91Y126.F4     net (fanout=49)       1.025   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X91Y126.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_D_OUT<63>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.F1     net (fanout=1)        0.792   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.G2     net (fanout=2)        0.330   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.G1     net (fanout=2)        0.398   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>223
    SLICE_X88Y134.F4     net (fanout=5)        0.096   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.688ns (6.475ns logic, 6.213ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.652ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (0.493 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X91Y126.F4     net (fanout=49)       1.025   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X91Y126.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_D_OUT<63>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.F1     net (fanout=1)        0.792   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.F2     net (fanout=2)        0.294   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.G1     net (fanout=2)        0.398   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>223
    SLICE_X88Y134.F4     net (fanout=5)        0.096   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.652ns (6.475ns logic, 6.177ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.589ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.493 - 0.638)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y136.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X92Y136.G1     net (fanout=34)       1.051   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>151
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615_cmp_eq000011
    SLICE_X89Y133.F1     net (fanout=15)       0.705   ftop/gbe0/N41
    SLICE_X89Y133.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_D_OUT<52>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>151
    SLICE_X93Y133.F3     net (fanout=1)        0.258   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>151
    SLICE_X93Y133.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>212
    SLICE_X89Y135.F3     net (fanout=2)        0.485   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>212
    SLICE_X89Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223_1
    SLICE_X88Y134.F1     net (fanout=1)        0.373   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.589ns (6.145ns logic, 6.444ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesg_31 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.476ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.493 - 0.638)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesg_31 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y133.XQ     Tcko                  0.521   ftop/gbe0/rxDCPMesg<31>
                                                       ftop/gbe0/rxDCPMesg_31
    SLICE_X91Y126.F3     net (fanout=5)        0.816   ftop/gbe0/rxDCPMesg<31>
    SLICE_X91Y126.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_D_OUT<63>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.F1     net (fanout=1)        0.792   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.G2     net (fanout=2)        0.330   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.G1     net (fanout=2)        0.398   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>223
    SLICE_X88Y134.F4     net (fanout=5)        0.096   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.476ns (6.472ns logic, 6.004ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.472ns (Levels of Logic = 8)
  Clock Path Skew:      -0.145ns (0.493 - 0.638)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y136.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X92Y136.G1     net (fanout=34)       1.051   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>151
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615_cmp_eq000011
    SLICE_X88Y132.F3     net (fanout=15)       0.837   ftop/gbe0/N41
    SLICE_X88Y132.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>151
    SLICE_X93Y135.G2     net (fanout=1)        0.530   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>151
    SLICE_X93Y135.Y      Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>212
    SLICE_X93Y135.F1     net (fanout=1)        0.383   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>212/O
    SLICE_X93Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>223
    SLICE_X91Y135.F3     net (fanout=6)        0.282   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>
    SLICE_X91Y135.X      Tilo                  0.562   ftop/gbe0/N34
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW0
    SLICE_X89Y134.F4     net (fanout=1)        0.289   ftop/gbe0/N34
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.472ns (5.583ns logic, 6.889ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesg_31 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.440ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.493 - 0.638)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesg_31 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y133.XQ     Tcko                  0.521   ftop/gbe0/rxDCPMesg<31>
                                                       ftop/gbe0/rxDCPMesg_31
    SLICE_X91Y126.F3     net (fanout=5)        0.816   ftop/gbe0/rxDCPMesg<31>
    SLICE_X91Y126.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_D_OUT<63>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.F1     net (fanout=1)        0.792   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.F2     net (fanout=2)        0.294   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.G1     net (fanout=2)        0.398   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>223
    SLICE_X88Y134.F4     net (fanout=5)        0.096   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.440ns (6.472ns logic, 5.968ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.411ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.493 - 0.638)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y136.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X92Y132.G2     net (fanout=34)       1.071   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X92Y132.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000211_1
    SLICE_X92Y133.F4     net (fanout=4)        0.097   ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X92Y133.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.G2     net (fanout=2)        0.391   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.F1     net (fanout=2)        0.432   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223_1
    SLICE_X88Y134.F1     net (fanout=1)        0.373   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.411ns (6.475ns logic, 5.936ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.436ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (0.493 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.XQ     Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X92Y132.G1     net (fanout=37)       1.125   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X92Y132.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000211_1
    SLICE_X92Y133.F4     net (fanout=4)        0.097   ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X92Y133.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.G2     net (fanout=2)        0.391   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.F1     net (fanout=2)        0.432   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223_1
    SLICE_X88Y134.F1     net (fanout=1)        0.373   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.436ns (6.446ns logic, 5.990ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.427ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (0.493 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X87Y132.F3     net (fanout=49)       1.031   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X87Y132.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_D_OUT<61>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>28
    SLICE_X92Y132.F3     net (fanout=1)        0.519   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>28
    SLICE_X92Y132.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
    SLICE_X93Y132.F2     net (fanout=2)        0.391   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
    SLICE_X93Y132.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>95_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>95
    SLICE_X93Y134.F4     net (fanout=1)        0.266   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>95
    SLICE_X93Y134.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>223
    SLICE_X88Y134.F3     net (fanout=6)        0.289   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.427ns (6.359ns logic, 6.068ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.405ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.475 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcpReqF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X91Y126.F4     net (fanout=49)       1.025   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X91Y126.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_D_OUT<63>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.F1     net (fanout=1)        0.792   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.G2     net (fanout=2)        0.330   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.G1     net (fanout=2)        0.398   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>223
    SLICE_X88Y134.F4     net (fanout=5)        0.096   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X79Y128.F1     net (fanout=68)       1.461   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X79Y128.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N4
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<7>_SW0
    SLICE_X78Y127.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcpReqF/N4
    SLICE_X78Y127.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<7>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     12.405ns (6.436ns logic, 5.969ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.414ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (0.493 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X87Y132.F3     net (fanout=49)       1.031   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X87Y132.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_D_OUT<61>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>28
    SLICE_X92Y132.F3     net (fanout=1)        0.519   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>28
    SLICE_X92Y132.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
    SLICE_X93Y132.G2     net (fanout=2)        0.378   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
    SLICE_X93Y132.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>95
    SLICE_X93Y134.F4     net (fanout=1)        0.266   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>95
    SLICE_X93Y134.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>223
    SLICE_X88Y134.F3     net (fanout=6)        0.289   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.414ns (6.359ns logic, 6.055ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.375ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.493 - 0.638)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y136.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X92Y132.G2     net (fanout=34)       1.071   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X92Y132.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000211_1
    SLICE_X92Y133.F4     net (fanout=4)        0.097   ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X92Y133.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.F2     net (fanout=2)        0.355   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.F1     net (fanout=2)        0.432   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223_1
    SLICE_X88Y134.F1     net (fanout=1)        0.373   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.375ns (6.475ns logic, 5.900ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.373ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.493 - 0.638)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y136.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X94Y135.G3     net (fanout=34)       0.577   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X92Y133.F1     net (fanout=14)       0.553   ftop/gbe0/N531
    SLICE_X92Y133.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.G2     net (fanout=2)        0.391   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.F1     net (fanout=2)        0.432   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223_1
    SLICE_X88Y134.F1     net (fanout=1)        0.373   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.373ns (6.475ns logic, 5.898ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.400ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (0.493 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.XQ     Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X92Y132.G1     net (fanout=37)       1.125   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X92Y132.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000211_1
    SLICE_X92Y133.F4     net (fanout=4)        0.097   ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X92Y133.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.F2     net (fanout=2)        0.355   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.F1     net (fanout=2)        0.432   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223_1
    SLICE_X88Y134.F1     net (fanout=1)        0.373   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.400ns (6.446ns logic, 5.954ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.364ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.493 - 0.638)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y136.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X92Y132.G2     net (fanout=34)       1.071   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X92Y132.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000211_1
    SLICE_X94Y135.F4     net (fanout=4)        0.368   ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.G2     net (fanout=2)        0.330   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.G1     net (fanout=2)        0.398   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>223
    SLICE_X88Y134.F4     net (fanout=5)        0.096   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.364ns (6.529ns logic, 5.835ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.389ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (0.493 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.XQ     Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X92Y132.G1     net (fanout=37)       1.125   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X92Y132.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<5>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000211_1
    SLICE_X94Y135.F4     net (fanout=4)        0.368   ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.G2     net (fanout=2)        0.330   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.G1     net (fanout=2)        0.398   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>223
    SLICE_X88Y134.F4     net (fanout=5)        0.096   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.389ns (6.500ns logic, 5.889ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.369ns (Levels of Logic = 9)
  Clock Path Skew:      -0.130ns (0.475 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcpReqF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X91Y126.F4     net (fanout=49)       1.025   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X91Y126.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_D_OUT<63>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.F1     net (fanout=1)        0.792   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>28
    SLICE_X94Y135.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.F2     net (fanout=2)        0.294   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
    SLICE_X92Y134.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.G1     net (fanout=2)        0.398   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>95
    SLICE_X88Y134.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>223
    SLICE_X88Y134.F4     net (fanout=5)        0.096   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X79Y128.F1     net (fanout=68)       1.461   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X79Y128.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N4
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<7>_SW0
    SLICE_X78Y127.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcpReqF/N4
    SLICE_X78Y127.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<7>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     12.369ns (6.436ns logic, 5.933ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.384ns (Levels of Logic = 9)
  Clock Path Skew:      -0.112ns (0.493 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.XQ     Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X94Y135.G1     net (fanout=37)       0.617   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X92Y133.F1     net (fanout=14)       0.553   ftop/gbe0/N531
    SLICE_X92Y133.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.G2     net (fanout=2)        0.391   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.F1     net (fanout=2)        0.432   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223_1
    SLICE_X88Y134.F1     net (fanout=1)        0.373   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.384ns (6.446ns logic, 5.938ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_3 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.384ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.493 - 0.605)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_3 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y134.XQ     Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<3>
                                                       ftop/gbe0/rxDCPMesgPos_3
    SLICE_X94Y137.G1     net (fanout=37)       1.018   ftop/gbe0/rxDCPMesgPos<3>
    SLICE_X94Y137.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>134
                                                       ftop/gbe0/tag__h62212_cmp_eq000211
    SLICE_X94Y133.F1     net (fanout=16)       0.381   ftop/gbe0/N42
    SLICE_X94Y133.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>36
    SLICE_X95Y130.F1     net (fanout=2)        0.619   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>36
    SLICE_X95Y130.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>95_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>95
    SLICE_X93Y135.F4     net (fanout=1)        0.494   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>95
    SLICE_X93Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>223
    SLICE_X91Y135.F3     net (fanout=6)        0.282   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<6>
    SLICE_X91Y135.X      Tilo                  0.562   ftop/gbe0/N34
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW0
    SLICE_X89Y134.F4     net (fanout=1)        0.289   ftop/gbe0/N34
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.384ns (5.784ns logic, 6.600ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_4 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.347ns (Levels of Logic = 9)
  Clock Path Skew:      -0.145ns (0.493 - 0.638)
  Source Clock:         ftop/sys125Clk rising at 0.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_4 to ftop/gbe0/dcp_dcpReqF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y137.YQ     Tcko                  0.524   ftop/gbe0/rxDCPMesgPos<4>
                                                       ftop/gbe0/rxDCPMesgPos_4
    SLICE_X94Y135.G4     net (fanout=40)       0.551   ftop/gbe0/rxDCPMesgPos<4>
    SLICE_X94Y135.Y      Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X92Y133.F1     net (fanout=14)       0.553   ftop/gbe0/N531
    SLICE_X92Y133.X      Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.G2     net (fanout=2)        0.391   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>36
    SLICE_X90Y132.X      Tif5x                 0.853   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.F1     net (fanout=2)        0.432   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>95
    SLICE_X89Y135.X      Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223_1
    SLICE_X88Y134.F1     net (fanout=1)        0.373   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d615<4>223
    SLICE_X88Y134.X      Tilo                  0.601   ftop/gbe0/N39
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12_SW0
    SLICE_X89Y134.G4     net (fanout=1)        0.024   ftop/gbe0/N39
    SLICE_X89Y134.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/WILL_FIRE_RL_rx_dcp12
    SLICE_X89Y134.F3     net (fanout=7)        0.031   ftop/gbe0/WILL_FIRE_RL_rx_dcp
    SLICE_X89Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.G2     net (fanout=7)        1.122   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X81Y125.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X76Y128.F1     net (fanout=68)       1.690   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X76Y128.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N22
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<6>_SW0
    SLICE_X76Y126.SR     net (fanout=1)        0.705   ftop/gbe0/dcp_dcpReqF/N22
    SLICE_X76Y126.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<6>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.347ns (6.475ns logic, 5.872ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk125_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk125_unbuf"
        TS_SYS0CLK / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_71 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_79 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 0)
  Clock Path Skew:      0.114ns (0.660 - 0.546)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_71 to ftop/gbe0/rxDCPMesg_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y134.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<71>
                                                       ftop/gbe0/rxDCPMesg_71
    SLICE_X97Y136.BX     net (fanout=3)        0.312   ftop/gbe0/rxDCPMesg<71>
    SLICE_X97Y136.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<79>
                                                       ftop/gbe0/rxDCPMesg_79
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.458ns logic, 0.312ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.306 - 0.260)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y185.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2
    SLICE_X94Y182.G3     net (fanout=13)       0.359   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<2>
    SLICE_X94Y182.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.418ns logic, 0.359ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.306 - 0.260)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2 to ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y185.YQ     Tcko                  0.419   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sGEnqPtr_2
    SLICE_X94Y182.G3     net (fanout=13)       0.359   ftop/gbe0/gmac/txRS_txF/sGEnqPtr<2>
    SLICE_X94Y182.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.418ns logic, 0.359ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_70 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_78 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.114ns (0.660 - 0.546)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_70 to ftop/gbe0/rxDCPMesg_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y134.YQ     Tcko                  0.419   ftop/gbe0/rxDCPMesg<71>
                                                       ftop/gbe0/rxDCPMesg_70
    SLICE_X97Y136.BY     net (fanout=3)        0.312   ftop/gbe0/rxDCPMesg<70>
    SLICE_X97Y136.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/rxDCPMesg<79>
                                                       ftop/gbe0/rxDCPMesg_78
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.541ns logic, 0.312ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_69 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_77 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.389 - 0.311)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_69 to ftop/gbe0/rxDCPMesg_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y132.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<69>
                                                       ftop/gbe0/rxDCPMesg_69
    SLICE_X97Y132.BX     net (fanout=3)        0.374   ftop/gbe0/rxDCPMesg<69>
    SLICE_X97Y132.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<77>
                                                       ftop/gbe0/rxDCPMesg_77
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.458ns logic, 0.374ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpRespF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespF/dSyncReg1_1 to ftop/gbe0/dcp_cpRespF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y149.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpRespF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpRespF/dSyncReg1_1
    SLICE_X71Y149.BX     net (fanout=1)        0.287   ftop/gbe0/dcp_cpRespF/dSyncReg1<1>
    SLICE_X71Y149.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpRespF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.291 - 0.251)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y183.XQ     Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_1
    SLICE_X93Y184.BX     net (fanout=1)        0.330   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X93Y184.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.479ns logic, 0.330ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_21 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.079 - 0.061)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_21 to ftop/gbe0/rxDCPMesg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y130.XQ     Tcko                  0.417   ftop/gbe0/rxDCPMesg<21>
                                                       ftop/gbe0/rxDCPMesg_21
    SLICE_X91Y133.BX     net (fanout=6)        0.312   ftop/gbe0/rxDCPMesg<21>
    SLICE_X91Y133.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<29>
                                                       ftop/gbe0/rxDCPMesg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.479ns logic, 0.312ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/mdi_fRequest/data0_reg_12 (FF)
  Destination:          ftop/gbe0/mdi_rWriteData_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.039 - 0.033)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/mdi_fRequest/data0_reg_12 to ftop/gbe0/mdi_rWriteData_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y70.XQ     Tcko                  0.417   ftop/gbe0/mdi_fRequest_D_OUT<12>
                                                       ftop/gbe0/mdi_fRequest/data0_reg_12
    SLICE_X101Y71.BX     net (fanout=2)        0.301   ftop/gbe0/mdi_fRequest_D_OUT<12>
    SLICE_X101Y71.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/mdi_rWriteData<12>
                                                       ftop/gbe0/mdi_rWriteData_12
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/mdi_fRequest/data0_reg_9 (FF)
  Destination:          ftop/gbe0/mdi_rWriteData_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/mdi_fRequest/data0_reg_9 to ftop/gbe0/mdi_rWriteData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y67.XQ     Tcko                  0.417   ftop/gbe0/mdi_fRequest_D_OUT<9>
                                                       ftop/gbe0/mdi_fRequest/data0_reg_9
    SLICE_X101Y67.BX     net (fanout=2)        0.301   ftop/gbe0/mdi_fRequest_D_OUT<9>
    SLICE_X101Y67.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/mdi_rWriteData<9>
                                                       ftop/gbe0/mdi_rWriteData_9
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/mdi_fRequest/data0_reg_7 (FF)
  Destination:          ftop/gbe0/mdi_rWriteData_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/mdi_fRequest/data0_reg_7 to ftop/gbe0/mdi_rWriteData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y71.XQ      Tcko                  0.417   ftop/gbe0/mdi_fRequest_D_OUT<7>
                                                       ftop/gbe0/mdi_fRequest/data0_reg_7
    SLICE_X99Y71.BX      net (fanout=2)        0.301   ftop/gbe0/mdi_fRequest_D_OUT<7>
    SLICE_X99Y71.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/mdi_rWriteData<7>
                                                       ftop/gbe0/mdi_rWriteData_7
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.044 - 0.037)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/sSyncReg1_1 to ftop/gbe0/dcp_cpReqF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y143.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/sSyncReg1_1
    SLICE_X70Y142.BX     net (fanout=1)        0.287   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
    SLICE_X70Y142.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/dcp_cpReqF/sDeqPtr<1>
                                                       ftop/gbe0/dcp_cpReqF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_17 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.303 - 0.223)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_17 to ftop/gbe0/rxDCPMesg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y136.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<17>
                                                       ftop/gbe0/rxDCPMesg_17
    SLICE_X88Y137.BX     net (fanout=6)        0.360   ftop/gbe0/rxDCPMesg<17>
    SLICE_X88Y137.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.498ns logic, 0.360ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.033 - 0.027)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y161.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X92Y160.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X92Y160.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/dcp_cpRespF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_0 to ftop/gbe0/dcp_cpRespF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y151.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpRespF/dGDeqPtr1<0>
                                                       ftop/gbe0/dcp_cpRespF/dGDeqPtr1_0
    SLICE_X69Y151.BX     net (fanout=5)        0.301   ftop/gbe0/dcp_cpRespF/dGDeqPtr1<0>
    SLICE_X69Y151.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/dcp_cpRespF/dGDeqPtr1<0>
                                                       ftop/gbe0/dcp_cpRespF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.478ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPHdrF/full_reg (FF)
  Destination:          ftop/gbe0/rxDCPHdrF/empty_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPHdrF/full_reg to ftop/gbe0/rxDCPHdrF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y140.XQ     Tcko                  0.417   ftop/gbe0/rxDCPHdrF_FULL_N
                                                       ftop/gbe0/rxDCPHdrF/full_reg
    SLICE_X89Y142.BX     net (fanout=2)        0.284   ftop/gbe0/rxDCPHdrF_FULL_N
    SLICE_X89Y142.CLK    Tckdi       (-Th)    -0.082   ftop/gbe0/rxDCPHdrF_EMPTY_N
                                                       ftop/gbe0/rxDCPHdrF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.499ns logic, 0.284ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_83 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_91 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.038 - 0.032)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_83 to ftop/gbe0/rxDCPMesg_91
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y129.XQ     Tcko                  0.417   ftop/gbe0/rxDCPMesg<83>
                                                       ftop/gbe0/rxDCPMesg_83
    SLICE_X95Y129.BX     net (fanout=3)        0.314   ftop/gbe0/rxDCPMesg<83>
    SLICE_X95Y129.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<91>
                                                       ftop/gbe0/rxDCPMesg_91
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcpRespF/data0_reg_16 (FF)
  Destination:          ftop/gbe0/dcpRespF/data1_reg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.423 - 0.352)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcpRespF/data0_reg_16 to ftop/gbe0/dcpRespF/data1_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y194.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcpRespF_D_OUT<16>
                                                       ftop/gbe0/dcp_dcpRespF/data0_reg_16
    SLICE_X71Y194.BY     net (fanout=3)        0.319   ftop/gbe0/dcp_dcpRespF_D_OUT<16>
    SLICE_X71Y194.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/dcpRespF/data1_reg<17>
                                                       ftop/gbe0/dcpRespF/data1_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.541ns logic, 0.319ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_33 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.406 - 0.331)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_33 to ftop/gbe0/rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y138.XQ    Tcko                  0.417   ftop/gbe0/rxDCPMesg<33>
                                                       ftop/gbe0/rxDCPMesg_33
    SLICE_X104Y139.BX    net (fanout=3)        0.347   ftop/gbe0/rxDCPMesg<33>
    SLICE_X104Y139.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.866ns (0.519ns logic, 0.347ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.063 - 0.054)
  Source Clock:         ftop/sys125Clk rising at 10.000ns
  Destination Clock:    ftop/sys125Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/sGEnqPtr1_3 to ftop/gbe0/dcp_cpReqF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y137.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqF/sGEnqPtr1<3>
                                                       ftop/gbe0/dcp_cpReqF/sGEnqPtr1_3
    SLICE_X71Y136.BX     net (fanout=3)        0.347   ftop/gbe0/dcp_cpReqF/sGEnqPtr1<3>
    SLICE_X71Y136.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqF/sGEnqPtr<3>
                                                       ftop/gbe0/dcp_cpReqF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.458ns logic, 0.347ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk125_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk125_unbuf"
        TS_SYS0CLK / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sNotFullReg/SR
  Location pin: SLICE_X70Y139.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sNotFullReg/SR
  Location pin: SLICE_X70Y139.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X94Y184.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X94Y184.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dSyncReg1_1/SR
  Location pin: SLICE_X70Y149.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dSyncReg1_1/SR
  Location pin: SLICE_X70Y149.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dSyncReg1_0/SR
  Location pin: SLICE_X70Y149.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dSyncReg1_0/SR
  Location pin: SLICE_X70Y149.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X90Y161.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_rx_get/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X90Y161.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr_1/SR
  Location pin: SLICE_X70Y142.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr_1/SR
  Location pin: SLICE_X70Y142.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr_0/SR
  Location pin: SLICE_X70Y142.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr_0/SR
  Location pin: SLICE_X70Y142.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr_2/SR
  Location pin: SLICE_X68Y134.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqF/sDeqPtr_2/SR
  Location pin: SLICE_X68Y134.SR
  Clock network: ftop/sys125Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_3/SR
  Location pin: SLICE_X68Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_3/SR
  Location pin: SLICE_X68Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_2/SR
  Location pin: SLICE_X68Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dGDeqPtr1_2/SR
  Location pin: SLICE_X68Y151.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.500ns|      6.000ns|     20.513ns|            0|          998|            2|      1912856|
| TS_ftop_clkN210_clk0_unbuf    |     12.500ns|     20.513ns|          N/A|          737|            0|      1693185|            0|
| TS_ftop_clkN210_clk2x_unbuf   |      6.250ns|      6.595ns|          N/A|            7|            0|         2751|            0|
| TS_ftop_clkN210_clk125_unbuf  |     10.000ns|     13.768ns|          N/A|          254|            0|       216920|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.194|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    9.241|         |    3.561|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   20.513|         |         |         |
sys0_clkp      |   20.513|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   20.513|         |         |         |
sys0_clkp      |   20.513|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 998  Score: 1604073  (Setup/Max: 1604073, Hold: 0)

Constraints cover 1922075 paths, 0 nets, and 33155 connections

Design statistics:
   Minimum period:  20.513ns{1}   (Maximum frequency:  48.750MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 30 12:35:50 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 602 MB



