{"Source Block": ["oh/elink/dv/elink_e16_model.v@3843:3853@HdlIdDef", "   reg [LW-1:0]    even_byte;\n   reg [2*LW-1:0] fifo_mem[MD-1:0];\n \n   reg [FAD:0] \t rd_gray_pointer_tlc;\n   reg [FAD:0]   rd_binary_pointer_tlc;\n   reg [FAD:0]   rd_addr_traninfo0_tlc;\n\n   reg \t\t frame_del;\n   reg [FAD:0] \t wr_binary_pointer;\n   reg \t\t wr_fifo_full;\n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3841:3851", "   // # REGS\n   // #########\n   reg [LW-1:0]    even_byte;\n   reg [2*LW-1:0] fifo_mem[MD-1:0];\n \n   reg [FAD:0] \t rd_gray_pointer_tlc;\n   reg [FAD:0]   rd_binary_pointer_tlc;\n   reg [FAD:0]   rd_addr_traninfo0_tlc;\n\n   reg \t\t frame_del;\n   reg [FAD:0] \t wr_binary_pointer;\n"], ["oh/elink/dv/elink_e16_model.v@3839:3849", "  \n   // ##########\n   // # REGS\n   // #########\n   reg [LW-1:0]    even_byte;\n   reg [2*LW-1:0] fifo_mem[MD-1:0];\n \n   reg [FAD:0] \t rd_gray_pointer_tlc;\n   reg [FAD:0]   rd_binary_pointer_tlc;\n   reg [FAD:0]   rd_addr_traninfo0_tlc;\n\n"], ["oh/elink/dv/elink_e16_model.v@1493:1503", "\n   reg \t\t   rd_tran;\n   reg [2*LW:0]    fifo_mem[MD-1:0];\n   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n   reg \t\t   rxi_wait;\n"], ["oh/elink/dv/elink_e16_model.v@1491:1501", "   // # Regs\n   // #########\n\n   reg \t\t   rd_tran;\n   reg [2*LW:0]    fifo_mem[MD-1:0];\n   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n"], ["oh/elink/dv/elink_e16_model.v@3838:3848", "   /*AUTOWIRE*/\n  \n   // ##########\n   // # REGS\n   // #########\n   reg [LW-1:0]    even_byte;\n   reg [2*LW-1:0] fifo_mem[MD-1:0];\n \n   reg [FAD:0] \t rd_gray_pointer_tlc;\n   reg [FAD:0]   rd_binary_pointer_tlc;\n   reg [FAD:0]   rd_addr_traninfo0_tlc;\n"], ["oh/elink/dv/elink_e16_model.v@3842:3852", "   // #########\n   reg [LW-1:0]    even_byte;\n   reg [2*LW-1:0] fifo_mem[MD-1:0];\n \n   reg [FAD:0] \t rd_gray_pointer_tlc;\n   reg [FAD:0]   rd_binary_pointer_tlc;\n   reg [FAD:0]   rd_addr_traninfo0_tlc;\n\n   reg \t\t frame_del;\n   reg [FAD:0] \t wr_binary_pointer;\n   reg \t\t wr_fifo_full;\n"], ["oh/elink/dv/elink_e16_model.v@1492:1502", "   // #########\n\n   reg \t\t   rd_tran;\n   reg [2*LW:0]    fifo_mem[MD-1:0];\n   reg \t\t   frame_reg;\n   reg \t\t   frame_reg_del;\n   reg [LW-1:0]    data_even_reg;\n   reg [LW-1:0]    data_odd_reg;\n   reg [FAD:0] \t   wr_binary_pointer;\n   reg [FAD:0] \t   rd_binary_pointer;\n   reg \t\t   fifo_read;\n"]], "Diff Content": {"Delete": [[3848, "   reg [FAD:0]   rd_addr_traninfo0_tlc;\n"]], "Add": [[3848, "   output \t     c0_emesh_wait_out; // wait to the emesh   \n"], [3848, "   output \t     c1_emesh_wait_out; // wait to the emesh   \n"], [3848, "   output \t     c2_emesh_wait_out; // wait to the emesh   \n"], [3848, "   output \t     c3_emesh_wait_out; // wait to the emesh   \n"]]}}