Analysis & Synthesis report for FPGA-Trumpet
Fri Nov 23 19:21:01 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |FPGATrumpet|avconf:avc|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated
 17. Source assignments for note_Select:n0|cs4:cs0|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated
 18. Source assignments for note_Select:n0|d4:d0|altsyncram:altsyncram_component|altsyncram_vrn1:auto_generated
 19. Source assignments for note_Select:n0|ds4:ds0|altsyncram:altsyncram_component|altsyncram_ivn1:auto_generated
 20. Source assignments for note_Select:n0|e4:e0|altsyncram:altsyncram_component|altsyncram_0sn1:auto_generated
 21. Source assignments for note_Select:n0|f4:f0|altsyncram:altsyncram_component|altsyncram_1sn1:auto_generated
 22. Source assignments for note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated
 23. Source assignments for note_Select:n0|g4:g0|altsyncram:altsyncram_component|altsyncram_2sn1:auto_generated
 24. Source assignments for note_Select:n0|gs4:gs0|altsyncram:altsyncram_component|altsyncram_lvn1:auto_generated
 25. Source assignments for note_Select:n0|a4:a0|altsyncram:altsyncram_component|altsyncram_srn1:auto_generated
 26. Source assignments for note_Select:n0|as4:as0|altsyncram:altsyncram_component|altsyncram_fvn1:auto_generated
 27. Source assignments for note_Select:n0|b4:b0|altsyncram:altsyncram_component|altsyncram_trn1:auto_generated
 28. Source assignments for note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated
 29. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 30. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 31. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 32. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 33. Parameter Settings for User Entity Instance: note_Select:n0|c4:c0|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: note_Select:n0|cs4:cs0|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: note_Select:n0|d4:d0|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: note_Select:n0|ds4:ds0|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: note_Select:n0|e4:e0|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: note_Select:n0|f4:f0|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: note_Select:n0|g4:g0|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: note_Select:n0|gs4:gs0|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: note_Select:n0|a4:a0|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: note_Select:n0|as4:as0|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: note_Select:n0|b4:b0|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: note_Select:n0|c5:hc0|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 47. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 48. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 49. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 50. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 51. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 52. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 53. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 54. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 55. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 56. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 57. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 58. Parameter Settings for User Entity Instance: avconf:avc
 59. altsyncram Parameter Settings by Entity Instance
 60. scfifo Parameter Settings by Entity Instance
 61. altpll Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "micCheck:tm0"
 63. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 64. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 65. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 66. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 67. Port Connectivity Checks: "Audio_Controller:Audio_Controller"
 68. Port Connectivity Checks: "note_Select:n0|c5:hc0"
 69. Port Connectivity Checks: "note_Select:n0|b4:b0"
 70. Port Connectivity Checks: "note_Select:n0|as4:as0"
 71. Port Connectivity Checks: "note_Select:n0|a4:a0"
 72. Port Connectivity Checks: "note_Select:n0|gs4:gs0"
 73. Port Connectivity Checks: "note_Select:n0|g4:g0"
 74. Port Connectivity Checks: "note_Select:n0|newnewfs4:fs0"
 75. Port Connectivity Checks: "note_Select:n0|f4:f0"
 76. Port Connectivity Checks: "note_Select:n0|e4:e0"
 77. Port Connectivity Checks: "note_Select:n0|ds4:ds0"
 78. Port Connectivity Checks: "note_Select:n0|d4:d0"
 79. Port Connectivity Checks: "note_Select:n0|cs4:cs0"
 80. Port Connectivity Checks: "note_Select:n0|c4:c0"
 81. Post-Synthesis Netlist Statistics for Top Partition
 82. Elapsed Time Per Partition
 83. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 23 19:21:01 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; FPGA-Trumpet                                ;
; Top-level Entity Name           ; FPGATrumpet                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 377                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,142,208                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; FPGATrumpet        ; FPGA-Trumpet       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                   ; Library ;
+---------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; AudioController/I2C_Controller.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/I2C_Controller.v                  ;         ;
; AudioController/avconf.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v                          ;         ;
; AudioController/Audio_Controller.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v                ;         ;
; AudioController/Audio_Clock.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Clock.v                     ;         ;
; AudioController/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v             ;         ;
; AudioController/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Clock_Edge.v            ;         ;
; AudioController/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_Out_Serializer.v  ;         ;
; AudioController/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v ;         ;
; AudioController/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_Bit_Counter.v     ;         ;
; FPGA-Trumpet.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v                                    ;         ;
; c4.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c4.v                                              ;         ;
; cs4.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/cs4.v                                             ;         ;
; d4.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/d4.v                                              ;         ;
; ds4.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/ds4.v                                             ;         ;
; e4.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/e4.v                                              ;         ;
; f4.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/f4.v                                              ;         ;
; g4.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/g4.v                                              ;         ;
; gs4.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/gs4.v                                             ;         ;
; a4.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/a4.v                                              ;         ;
; as4.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/as4.v                                             ;         ;
; b4.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/b4.v                                              ;         ;
; c5.v                                              ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c5.v                                              ;         ;
; newnewfs4.v                                       ; yes             ; User Wizard-Generated File             ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/newnewfs4.v                                       ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal180.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                          ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_vom1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vom1.tdf                            ;         ;
; mif/c4.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/c4.mif                                        ;         ;
; db/decode_5la.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/decode_5la.tdf                                 ;         ;
; db/decode_u0a.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/decode_u0a.tdf                                 ;         ;
; db/mux_ugb.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/mux_ugb.tdf                                    ;         ;
; db/altsyncram_hvn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_hvn1.tdf                            ;         ;
; mif/cs4.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/cs4.mif                                       ;         ;
; db/altsyncram_vrn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vrn1.tdf                            ;         ;
; mif/d4.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/d4.mif                                        ;         ;
; db/altsyncram_ivn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_ivn1.tdf                            ;         ;
; mif/ds4.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/ds4.mif                                       ;         ;
; db/altsyncram_0sn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_0sn1.tdf                            ;         ;
; mif/e4.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/e4.mif                                        ;         ;
; db/altsyncram_1sn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_1sn1.tdf                            ;         ;
; mif/f4.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/f4.mif                                        ;         ;
; db/altsyncram_8ko1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_8ko1.tdf                            ;         ;
; mif/newnewfs4.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/newnewfs4.mif                                 ;         ;
; db/altsyncram_2sn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_2sn1.tdf                            ;         ;
; mif/g4.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/g4.mif                                        ;         ;
; db/altsyncram_lvn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_lvn1.tdf                            ;         ;
; mif/gs4.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/gs4.mif                                       ;         ;
; db/altsyncram_srn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_srn1.tdf                            ;         ;
; mif/a4.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/a4.mif                                        ;         ;
; db/altsyncram_fvn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_fvn1.tdf                            ;         ;
; mif/as4.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/as4.mif                                       ;         ;
; db/altsyncram_trn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_trn1.tdf                            ;         ;
; mif/b4.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/b4.mif                                        ;         ;
; db/altsyncram_itn1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_itn1.tdf                            ;         ;
; mif/hc.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/mif/hc.mif                                        ;         ;
; scfifo.tdf                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                                              ;         ;
; a_regfifo.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                           ;         ;
; a_dpfifo.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                            ;         ;
; a_i2fifo.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                            ;         ;
; a_fffifo.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                            ;         ;
; a_f2fifo.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                            ;         ;
; db/scfifo_7ba1.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf                                ;         ;
; db/a_dpfifo_q2a1.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf                              ;         ;
; db/altsyncram_n3i1.tdf                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf                            ;         ;
; db/cmpr_6l8.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cmpr_6l8.tdf                                   ;         ;
; db/cntr_h2b.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cntr_h2b.tdf                                   ;         ;
; db/cntr_u27.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cntr_u27.tdf                                   ;         ;
; db/cntr_i2b.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cntr_i2b.tdf                                   ;         ;
; altpll.tdf                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                              ;         ;
; stratix_pll.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                         ;         ;
; stratixii_pll.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;         ;
; cycloneii_pll.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;         ;
; db/audio_clock_altpll.v                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/audio_clock_altpll.v                           ;         ;
+---------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 452            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 703            ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 188            ;
;     -- 5 input functions                    ; 134            ;
;     -- 4 input functions                    ; 95             ;
;     -- <=3 input functions                  ; 282            ;
;                                             ;                ;
; Dedicated logic registers                   ; 377            ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2142208        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 630            ;
; Total fan-out                               ; 9948           ;
; Average fan-out                             ; 6.32           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                          ; Entity Name                     ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |FPGATrumpet                                                  ; 703 (39)            ; 377 (0)                   ; 2142208           ; 0          ; 67   ; 0            ; |FPGATrumpet                                                                                                                                                                                                                                 ; FPGATrumpet                     ; work         ;
;    |Audio_Controller:Audio_Controller|                        ; 232 (4)             ; 201 (4)                   ; 12288             ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller                ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 76 (5)              ; 87 (36)                   ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                         ; Altera_UP_Audio_In_Deserializer ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                       ; Altera_UP_Audio_Bit_Counter     ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 46 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 46 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 46 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 46 (23)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                         ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                        ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 16 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                             ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 16 (8)              ; 12 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                        ; a_dpfifo_q2a1                   ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter ; cntr_u27                        ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 149 (55)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer  ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;             |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                |scfifo_7ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                   |a_dpfifo_q2a1:dpfifo|                      ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                      |altsyncram_n3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge            ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge            ; work         ;
;       |Audio_Clock:Audio_Clock|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                     ; work         ;
;          |altpll:altpll_component|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                          ; work         ;
;             |Audio_Clock_altpll:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                             ; Audio_Clock_altpll              ; work         ;
;    |RateDivider:rd0|                                          ; 33 (33)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|RateDivider:rd0                                                                                                                                                                                                                 ; RateDivider                     ; work         ;
;    |avconf:avc|                                               ; 97 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|avconf:avc                                                                                                                                                                                                                      ; avconf                          ; work         ;
;       |I2C_Controller:u0|                                     ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                  ; work         ;
;    |hex_decoder:H0|                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|hex_decoder:H0                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;    |hex_decoder:H1|                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|hex_decoder:H1                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;    |hex_decoder:H2|                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|hex_decoder:H2                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;    |hex_decoder:H3|                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|hex_decoder:H3                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;    |hex_decoder:H4|                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|hex_decoder:H4                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;    |hex_decoder:H5|                                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|hex_decoder:H5                                                                                                                                                                                                                  ; hex_decoder                     ; work         ;
;    |micCheck:tm0|                                             ; 147 (147)           ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |FPGATrumpet|micCheck:tm0                                                                                                                                                                                                                    ; micCheck                        ; work         ;
;    |note_Select:n0|                                           ; 113 (113)           ; 29 (27)                   ; 2129920           ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0                                                                                                                                                                                                                  ; note_Select                     ; work         ;
;       |a4:a0|                                                 ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|a4:a0                                                                                                                                                                                                            ; a4                              ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|a4:a0|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_srn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|a4:a0|altsyncram:altsyncram_component|altsyncram_srn1:auto_generated                                                                                                                                             ; altsyncram_srn1                 ; work         ;
;       |as4:as0|                                               ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|as4:as0                                                                                                                                                                                                          ; as4                             ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|as4:as0|altsyncram:altsyncram_component                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_fvn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|as4:as0|altsyncram:altsyncram_component|altsyncram_fvn1:auto_generated                                                                                                                                           ; altsyncram_fvn1                 ; work         ;
;       |b4:b0|                                                 ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|b4:b0                                                                                                                                                                                                            ; b4                              ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|b4:b0|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_trn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|b4:b0|altsyncram:altsyncram_component|altsyncram_trn1:auto_generated                                                                                                                                             ; altsyncram_trn1                 ; work         ;
;       |c4:c0|                                                 ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|c4:c0                                                                                                                                                                                                            ; c4                              ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|c4:c0|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_vom1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated                                                                                                                                             ; altsyncram_vom1                 ; work         ;
;       |c5:hc0|                                                ; 0 (0)               ; 2 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|c5:hc0                                                                                                                                                                                                           ; c5                              ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 2 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|c5:hc0|altsyncram:altsyncram_component                                                                                                                                                                           ; altsyncram                      ; work         ;
;             |altsyncram_itn1:auto_generated|                  ; 0 (0)               ; 2 (2)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated                                                                                                                                            ; altsyncram_itn1                 ; work         ;
;       |cs4:cs0|                                               ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|cs4:cs0                                                                                                                                                                                                          ; cs4                             ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|cs4:cs0|altsyncram:altsyncram_component                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_hvn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|cs4:cs0|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated                                                                                                                                           ; altsyncram_hvn1                 ; work         ;
;       |d4:d0|                                                 ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|d4:d0                                                                                                                                                                                                            ; d4                              ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|d4:d0|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_vrn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|d4:d0|altsyncram:altsyncram_component|altsyncram_vrn1:auto_generated                                                                                                                                             ; altsyncram_vrn1                 ; work         ;
;       |ds4:ds0|                                               ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|ds4:ds0                                                                                                                                                                                                          ; ds4                             ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|ds4:ds0|altsyncram:altsyncram_component                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_ivn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|ds4:ds0|altsyncram:altsyncram_component|altsyncram_ivn1:auto_generated                                                                                                                                           ; altsyncram_ivn1                 ; work         ;
;       |e4:e0|                                                 ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|e4:e0                                                                                                                                                                                                            ; e4                              ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|e4:e0|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_0sn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|e4:e0|altsyncram:altsyncram_component|altsyncram_0sn1:auto_generated                                                                                                                                             ; altsyncram_0sn1                 ; work         ;
;       |f4:f0|                                                 ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|f4:f0                                                                                                                                                                                                            ; f4                              ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|f4:f0|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_1sn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|f4:f0|altsyncram:altsyncram_component|altsyncram_1sn1:auto_generated                                                                                                                                             ; altsyncram_1sn1                 ; work         ;
;       |g4:g0|                                                 ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|g4:g0                                                                                                                                                                                                            ; g4                              ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|g4:g0|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram                      ; work         ;
;             |altsyncram_2sn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|g4:g0|altsyncram:altsyncram_component|altsyncram_2sn1:auto_generated                                                                                                                                             ; altsyncram_2sn1                 ; work         ;
;       |gs4:gs0|                                               ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|gs4:gs0                                                                                                                                                                                                          ; gs4                             ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|gs4:gs0|altsyncram:altsyncram_component                                                                                                                                                                          ; altsyncram                      ; work         ;
;             |altsyncram_lvn1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|gs4:gs0|altsyncram:altsyncram_component|altsyncram_lvn1:auto_generated                                                                                                                                           ; altsyncram_lvn1                 ; work         ;
;       |newnewfs4:fs0|                                         ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|newnewfs4:fs0                                                                                                                                                                                                    ; newnewfs4                       ; work         ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component                                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_8ko1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 163840            ; 0          ; 0    ; 0            ; |FPGATrumpet|note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated                                                                                                                                     ; altsyncram_8ko1                 ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                ;
; note_Select:n0|a4:a0|altsyncram:altsyncram_component|altsyncram_srn1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/a4.mif        ;
; note_Select:n0|as4:as0|altsyncram:altsyncram_component|altsyncram_fvn1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/as4.mif       ;
; note_Select:n0|b4:b0|altsyncram:altsyncram_component|altsyncram_trn1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/b4.mif        ;
; note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/c4.mif        ;
; note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/hc.mif        ;
; note_Select:n0|cs4:cs0|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/cs4.mif       ;
; note_Select:n0|d4:d0|altsyncram:altsyncram_component|altsyncram_vrn1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/d4.mif        ;
; note_Select:n0|ds4:ds0|altsyncram:altsyncram_component|altsyncram_ivn1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/ds4.mif       ;
; note_Select:n0|e4:e0|altsyncram:altsyncram_component|altsyncram_0sn1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/e4.mif        ;
; note_Select:n0|f4:f0|altsyncram:altsyncram_component|altsyncram_1sn1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/f4.mif        ;
; note_Select:n0|g4:g0|altsyncram:altsyncram_component|altsyncram_2sn1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/g4.mif        ;
; note_Select:n0|gs4:gs0|altsyncram:altsyncram_component|altsyncram_lvn1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/gs4.mif       ;
; note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Single Port      ; 16384        ; 10           ; --           ; --           ; 163840 ; ./mif/newnewfs4.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|a4:a0         ; a4.v            ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|as4:as0       ; as4.v           ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|b4:b0         ; b4.v            ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|c4:c0         ; c4.v            ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|cs4:cs0       ; cs4.v           ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|d4:d0         ; d4.v            ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|ds4:ds0       ; ds4.v           ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|e4:e0         ; e4.v            ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|f4:f0         ; f4.v            ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|newnewfs4:fs0 ; newnewfs4.v     ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|g4:g0         ; g4.v            ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|gs4:gs0       ; gs4.v           ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |FPGATrumpet|note_Select:n0|c5:hc0        ; c5.v            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |FPGATrumpet|avconf:avc|mSetup_ST                 ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|low_addressa[0..6]                        ; Lost fanout                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|rd_ptr_lsb                                ; Lost fanout                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0..6]     ; Lost fanout                                                                                                           ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0..5] ; Lost fanout                                                                                                           ;
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                ;
; note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated|address_reg_a[0]                                                                                                                                               ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|cs4:cs0|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|address_reg_a[0]                                                                                                                                             ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|d4:d0|altsyncram:altsyncram_component|altsyncram_vrn1:auto_generated|address_reg_a[0]                                                                                                                                               ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|ds4:ds0|altsyncram:altsyncram_component|altsyncram_ivn1:auto_generated|address_reg_a[0]                                                                                                                                             ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|e4:e0|altsyncram:altsyncram_component|altsyncram_0sn1:auto_generated|address_reg_a[0]                                                                                                                                               ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|f4:f0|altsyncram:altsyncram_component|altsyncram_1sn1:auto_generated|address_reg_a[0]                                                                                                                                               ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated|address_reg_a[0]                                                                                                                                       ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|g4:g0|altsyncram:altsyncram_component|altsyncram_2sn1:auto_generated|address_reg_a[0]                                                                                                                                               ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|gs4:gs0|altsyncram:altsyncram_component|altsyncram_lvn1:auto_generated|address_reg_a[0]                                                                                                                                             ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|a4:a0|altsyncram:altsyncram_component|altsyncram_srn1:auto_generated|address_reg_a[0]                                                                                                                                               ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|as4:as0|altsyncram:altsyncram_component|altsyncram_fvn1:auto_generated|address_reg_a[0]                                                                                                                                             ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|b4:b0|altsyncram:altsyncram_component|altsyncram_trn1:auto_generated|address_reg_a[0]                                                                                                                                               ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|address_reg_a[0]     ;
; note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated|out_address_reg_a[0]                                                                                                                                           ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|cs4:cs0|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated|out_address_reg_a[0]                                                                                                                                         ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|d4:d0|altsyncram:altsyncram_component|altsyncram_vrn1:auto_generated|out_address_reg_a[0]                                                                                                                                           ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|ds4:ds0|altsyncram:altsyncram_component|altsyncram_ivn1:auto_generated|out_address_reg_a[0]                                                                                                                                         ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|e4:e0|altsyncram:altsyncram_component|altsyncram_0sn1:auto_generated|out_address_reg_a[0]                                                                                                                                           ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|f4:f0|altsyncram:altsyncram_component|altsyncram_1sn1:auto_generated|out_address_reg_a[0]                                                                                                                                           ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated|out_address_reg_a[0]                                                                                                                                   ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|g4:g0|altsyncram:altsyncram_component|altsyncram_2sn1:auto_generated|out_address_reg_a[0]                                                                                                                                           ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|gs4:gs0|altsyncram:altsyncram_component|altsyncram_lvn1:auto_generated|out_address_reg_a[0]                                                                                                                                         ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|a4:a0|altsyncram:altsyncram_component|altsyncram_srn1:auto_generated|out_address_reg_a[0]                                                                                                                                           ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|as4:as0|altsyncram:altsyncram_component|altsyncram_fvn1:auto_generated|out_address_reg_a[0]                                                                                                                                         ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; note_Select:n0|b4:b0|altsyncram:altsyncram_component|altsyncram_trn1:auto_generated|out_address_reg_a[0]                                                                                                                                           ; Merged with note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated|out_address_reg_a[0] ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                             ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                                                       ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                        ; Merged with avconf:avc|mI2C_DATA[18]                                                                                  ;
; avconf:avc|mSetup_ST~9                                                                                                                                                                                                                             ; Lost fanout                                                                                                           ;
; avconf:avc|mSetup_ST~10                                                                                                                                                                                                                            ; Lost fanout                                                                                                           ;
; Total Number of Removed Registers = 59                                                                                                                                                                                                             ;                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; avconf:avc|mI2C_DATA[23] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[19] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[17] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]    ;
;                          ; due to stuck port data_in ;                                        ;
; avconf:avc|mI2C_DATA[16] ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]    ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 377   ;
; Number of registers using Synchronous Clear  ; 229   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 208   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SCLK          ; 2       ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 19      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 24      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 20      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 18      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 26      ;
; avconf:avc|I2C_Controller:u0|END           ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9     ;         ;
+--------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |FPGATrumpet|micCheck:tm0|lCount[0]                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |FPGATrumpet|micCheck:tm0|hCount[8]                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |FPGATrumpet|micCheck:tm0|mCount[8]                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[2] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FPGATrumpet|micCheck:tm0|air[0]                                                                                                                                      ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |FPGATrumpet|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                              ;
; 31:1               ; 10 bits   ; 200 LEs       ; 170 LEs              ; 30 LEs                 ; Yes        ; |FPGATrumpet|note_Select:n0|note[0]                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGATrumpet|avconf:avc|I2C_Controller:u0|SD_COUNTER[3]                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|cs4:cs0|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|d4:d0|altsyncram:altsyncram_component|altsyncram_vrn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|ds4:ds0|altsyncram:altsyncram_component|altsyncram_ivn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|e4:e0|altsyncram:altsyncram_component|altsyncram_0sn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|f4:f0|altsyncram:altsyncram_component|altsyncram_1sn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|g4:g0|altsyncram:altsyncram_component|altsyncram_2sn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|gs4:gs0|altsyncram:altsyncram_component|altsyncram_lvn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|a4:a0|altsyncram:altsyncram_component|altsyncram_srn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|as4:as0|altsyncram:altsyncram_component|altsyncram_fvn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|b4:b0|altsyncram:altsyncram_component|altsyncram_trn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|c4:c0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./mif/c4.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_vom1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|cs4:cs0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 10                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ./mif/cs4.mif        ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_hvn1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|d4:d0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./mif/d4.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_vrn1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|ds4:ds0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 10                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ./mif/ds4.mif        ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_ivn1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|e4:e0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./mif/e4.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_0sn1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|f4:f0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./mif/f4.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_1sn1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 10                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; ./mif/newnewfs4.mif  ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_8ko1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|g4:g0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./mif/g4.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_2sn1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|gs4:gs0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 10                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ./mif/gs4.mif        ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_lvn1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|a4:a0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./mif/a4.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_srn1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|as4:as0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 10                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ./mif/as4.mif        ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_fvn1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|b4:b0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 10                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./mif/b4.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_trn1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: note_Select:n0|c5:hc0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ./mif/hc.mif         ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_itn1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                        ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                     ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 13                                                           ;
; Entity Instance                           ; note_Select:n0|c4:c0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|cs4:cs0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|d4:d0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|ds4:ds0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|e4:e0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|f4:f0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|g4:g0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|gs4:gs0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|a4:a0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|as4:as0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|b4:b0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; note_Select:n0|c5:hc0|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 10                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                 ;
; Entity Instance               ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "micCheck:tm0"                                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; lCount[10..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mCount[10..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hCount[10..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller"                                                                            ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_audio_in_memory          ; Input  ; Info     ; Explicitly unconnected                                                              ;
; clear_audio_out_memory         ; Input  ; Info     ; Explicitly unconnected                                                              ;
; left_channel_audio_out[22..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; right_channel_audio_out[22..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; right_channel_audio_in         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|c5:hc0"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|b4:b0"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|as4:as0"                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|a4:a0"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|gs4:gs0"                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|g4:g0"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|newnewfs4:fs0"                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|f4:f0"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|e4:e0"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|ds4:ds0"                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|d4:d0"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|cs4:cs0"                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "note_Select:n0|c4:c0"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (14 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 377                         ;
;     CLR               ; 19                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 41                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 163                         ;
;     SCLR              ; 50                          ;
;     plain             ; 84                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 709                         ;
;     arith             ; 215                         ;
;         1 data inputs ; 188                         ;
;         2 data inputs ; 27                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 490                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 95                          ;
;         5 data inputs ; 134                         ;
;         6 data inputs ; 188                         ;
; boundary_port         ; 67                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 356                         ;
;                       ;                             ;
; Max LUT depth         ; 6.60                        ;
; Average LUT depth     ; 2.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 23 19:20:41 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-Trumpet -c FPGA-Trumpet
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file audiocontroller/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/I2C_Controller.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file audiocontroller/avconf.v
    Info (12023): Found entity 1: avconf File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audiocontroller/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audiocontroller/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audiocontroller/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 5 design units, including 5 entities, in source file fpga-trumpet.v
    Info (12023): Found entity 1: FPGATrumpet File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 4
    Info (12023): Found entity 2: note_Select File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 210
    Info (12023): Found entity 3: micCheck File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 487
    Info (12023): Found entity 4: hex_decoder File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 539
    Info (12023): Found entity 5: RateDivider File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 566
Info (12021): Found 1 design units, including 1 entities, in source file c4.v
    Info (12023): Found entity 1: c4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file cs4.v
    Info (12023): Found entity 1: cs4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/cs4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file d4.v
    Info (12023): Found entity 1: d4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/d4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ds4.v
    Info (12023): Found entity 1: ds4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/ds4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file e4.v
    Info (12023): Found entity 1: e4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/e4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file f4.v
    Info (12023): Found entity 1: f4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/f4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file g4.v
    Info (12023): Found entity 1: g4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/g4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file gs4.v
    Info (12023): Found entity 1: gs4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/gs4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file a4.v
    Info (12023): Found entity 1: a4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/a4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file as4.v
    Info (12023): Found entity 1: as4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/as4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file b4.v
    Info (12023): Found entity 1: b4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/b4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file c5.v
    Info (12023): Found entity 1: c5 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file newnewfs4.v
    Info (12023): Found entity 1: newnewfs4 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/newnewfs4.v Line: 39
Info (12127): Elaborating entity "FPGATrumpet" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FPGA-Trumpet.v(170): truncated value with size 32 to match size of target (1) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 170
Info (12128): Elaborating entity "note_Select" for hierarchy "note_Select:n0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 84
Warning (10230): Verilog HDL assignment warning at FPGA-Trumpet.v(334): truncated value with size 32 to match size of target (16) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 334
Info (12128): Elaborating entity "c4" for hierarchy "note_Select:n0|c4:c0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 241
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|c4:c0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|c4:c0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|c4:c0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/c4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vom1.tdf
    Info (12023): Found entity 1: altsyncram_vom1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vom1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_vom1" for hierarchy "note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated|decode_5la:decode3" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vom1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated|decode_u0a:rden_decode" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vom1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ugb.tdf
    Info (12023): Found entity 1: mux_ugb File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/mux_ugb.tdf Line: 22
Info (12128): Elaborating entity "mux_ugb" for hierarchy "note_Select:n0|c4:c0|altsyncram:altsyncram_component|altsyncram_vom1:auto_generated|mux_ugb:mux2" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vom1.tdf Line: 46
Info (12128): Elaborating entity "cs4" for hierarchy "note_Select:n0|cs4:cs0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 248
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|cs4:cs0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/cs4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|cs4:cs0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/cs4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|cs4:cs0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/cs4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/cs4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hvn1.tdf
    Info (12023): Found entity 1: altsyncram_hvn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_hvn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_hvn1" for hierarchy "note_Select:n0|cs4:cs0|altsyncram:altsyncram_component|altsyncram_hvn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "d4" for hierarchy "note_Select:n0|d4:d0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 255
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|d4:d0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/d4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|d4:d0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/d4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|d4:d0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/d4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/d4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrn1.tdf
    Info (12023): Found entity 1: altsyncram_vrn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_vrn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_vrn1" for hierarchy "note_Select:n0|d4:d0|altsyncram:altsyncram_component|altsyncram_vrn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ds4" for hierarchy "note_Select:n0|ds4:ds0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 262
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|ds4:ds0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/ds4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|ds4:ds0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/ds4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|ds4:ds0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/ds4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/ds4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ivn1.tdf
    Info (12023): Found entity 1: altsyncram_ivn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_ivn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ivn1" for hierarchy "note_Select:n0|ds4:ds0|altsyncram:altsyncram_component|altsyncram_ivn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "e4" for hierarchy "note_Select:n0|e4:e0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 269
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|e4:e0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/e4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|e4:e0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/e4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|e4:e0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/e4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/e4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0sn1.tdf
    Info (12023): Found entity 1: altsyncram_0sn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_0sn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_0sn1" for hierarchy "note_Select:n0|e4:e0|altsyncram:altsyncram_component|altsyncram_0sn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "f4" for hierarchy "note_Select:n0|f4:f0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 276
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|f4:f0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/f4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|f4:f0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/f4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|f4:f0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/f4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/f4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sn1.tdf
    Info (12023): Found entity 1: altsyncram_1sn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_1sn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_1sn1" for hierarchy "note_Select:n0|f4:f0|altsyncram:altsyncram_component|altsyncram_1sn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "newnewfs4" for hierarchy "note_Select:n0|newnewfs4:fs0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 283
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/newnewfs4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/newnewfs4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/newnewfs4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/newnewfs4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ko1.tdf
    Info (12023): Found entity 1: altsyncram_8ko1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_8ko1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_8ko1" for hierarchy "note_Select:n0|newnewfs4:fs0|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "g4" for hierarchy "note_Select:n0|g4:g0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 290
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|g4:g0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/g4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|g4:g0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/g4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|g4:g0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/g4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/g4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2sn1.tdf
    Info (12023): Found entity 1: altsyncram_2sn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_2sn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_2sn1" for hierarchy "note_Select:n0|g4:g0|altsyncram:altsyncram_component|altsyncram_2sn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "gs4" for hierarchy "note_Select:n0|gs4:gs0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 297
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|gs4:gs0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/gs4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|gs4:gs0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/gs4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|gs4:gs0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/gs4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/gs4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lvn1.tdf
    Info (12023): Found entity 1: altsyncram_lvn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_lvn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_lvn1" for hierarchy "note_Select:n0|gs4:gs0|altsyncram:altsyncram_component|altsyncram_lvn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "a4" for hierarchy "note_Select:n0|a4:a0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 304
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|a4:a0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/a4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|a4:a0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/a4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|a4:a0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/a4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/a4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_srn1.tdf
    Info (12023): Found entity 1: altsyncram_srn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_srn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_srn1" for hierarchy "note_Select:n0|a4:a0|altsyncram:altsyncram_component|altsyncram_srn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "as4" for hierarchy "note_Select:n0|as4:as0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 311
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|as4:as0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/as4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|as4:as0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/as4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|as4:as0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/as4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/as4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fvn1.tdf
    Info (12023): Found entity 1: altsyncram_fvn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_fvn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_fvn1" for hierarchy "note_Select:n0|as4:as0|altsyncram:altsyncram_component|altsyncram_fvn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "b4" for hierarchy "note_Select:n0|b4:b0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 318
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|b4:b0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/b4.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|b4:b0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/b4.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|b4:b0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/b4.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/b4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trn1.tdf
    Info (12023): Found entity 1: altsyncram_trn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_trn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_trn1" for hierarchy "note_Select:n0|b4:b0|altsyncram:altsyncram_component|altsyncram_trn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "c5" for hierarchy "note_Select:n0|c5:hc0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 325
Info (12128): Elaborating entity "altsyncram" for hierarchy "note_Select:n0|c5:hc0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c5.v Line: 85
Info (12130): Elaborated megafunction instantiation "note_Select:n0|c5:hc0|altsyncram:altsyncram_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c5.v Line: 85
Info (12133): Instantiated megafunction "note_Select:n0|c5:hc0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/c5.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/hc.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_itn1.tdf
    Info (12023): Found entity 1: altsyncram_itn1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_itn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_itn1" for hierarchy "note_Select:n0|c5:hc0|altsyncram:altsyncram_component|altsyncram_itn1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 138
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 145
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf.v(137): truncated value with size 32 to match size of target (16) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf.v(131): incomplete case statement has no default case item File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v Line: 131
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/I2C_Controller.v Line: 79
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/I2C_Controller.v Line: 91
Info (12128): Elaborating entity "micCheck" for hierarchy "micCheck:tm0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 168
Warning (10230): Verilog HDL assignment warning at FPGA-Trumpet.v(520): truncated value with size 26 to match size of target (11) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 520
Warning (10230): Verilog HDL assignment warning at FPGA-Trumpet.v(527): truncated value with size 32 to match size of target (11) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 527
Warning (10230): Verilog HDL assignment warning at FPGA-Trumpet.v(529): truncated value with size 32 to match size of target (11) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 529
Warning (10230): Verilog HDL assignment warning at FPGA-Trumpet.v(531): truncated value with size 32 to match size of target (11) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 531
Warning (10230): Verilog HDL assignment warning at FPGA-Trumpet.v(533): truncated value with size 32 to match size of target (11) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 533
Info (12128): Elaborating entity "RateDivider" for hierarchy "RateDivider:rd0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 175
Warning (10230): Verilog HDL assignment warning at FPGA-Trumpet.v(578): truncated value with size 32 to match size of target (26) File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 578
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:H0" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 181
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 517
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 547
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 577
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 607
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 637
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 667
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 697
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 727
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 757
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 787
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 817
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 847
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 877
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 907
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 937
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/altsyncram_n3i1.tdf Line: 967
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "avconf:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/AudioController/avconf.v Line: 131
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 44
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 44
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 44
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 44
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 44
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 44
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 44
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 44
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Tony Luo/Desktop/FPGA-Trumpet-Practice-Tool/Project/FPGA-Trumpet.v Line: 44
Info (21057): Implemented 1193 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 47 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 769 logic cells
    Info (21064): Implemented 356 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Fri Nov 23 19:21:01 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:34


