{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3308, "design__instance__area": 24533.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0018247453263029456, "power__switching__total": 0.0007504128152504563, "power__leakage__total": 3.468094433856095e-08, "power__total": 0.0025751928333193064, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.27175726327352157, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2703224109959156, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.5630796543964445, "timing__setup__ws__corner:nom_tt_025C_1v80": 7.901288735821202, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.56308, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.138411, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.284941273086117, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.283584358467044, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.3258529094338873, "timing__setup__ws__corner:nom_ss_100C_1v60": 4.044885429976622, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.325853, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 4.044886, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26736766335461226, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2663322693325639, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26639052828742876, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.34464521101399, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.266391, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.653019, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 7, "design__max_fanout_violation__count": 33, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2656058226314307, "clock__skew__worst_setup": 0.2649051886163501, "timing__hold__ws": 0.26256547679250786, "timing__setup__ws": 3.9703192968202434, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262565, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 3.970319, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.75 271.47", "design__core__bbox": "5.52 10.88 254.84 258.4", "design__io": 55, "design__die__area": 70785.8, "design__core__area": 61711.7, "design__instance__count__stdcell": 3308, "design__instance__area__stdcell": 24533.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.397551, "design__instance__utilization__stdcell": 0.397551, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 342, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 976, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 4687, "design__instance__count__class:tap_cell": 883, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3774180, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 47304.1, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 692, "design__instance__count__class:clock_buffer": 77, "design__instance__count__class:clock_inverter": 33, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 364, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2401, "route__net__special": 2, "route__drc_errors__iter:1": 520, "route__wirelength__iter:1": 52211, "route__drc_errors__iter:2": 231, "route__wirelength__iter:2": 51891, "route__drc_errors__iter:3": 194, "route__wirelength__iter:3": 51903, "route__drc_errors__iter:4": 11, "route__wirelength__iter:4": 51837, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 51837, "route__drc_errors": 0, "route__wirelength": 51837, "route__vias": 14346, "route__vias__singlecut": 14346, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 370.92, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 56, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 56, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 56, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2698944200078182, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.26864680684861075, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5588598075828013, "timing__setup__ws__corner:min_tt_025C_1v80": 7.9257473938346426, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.55886, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.176673, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 56, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2822005764500152, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.28050915162416196, "timing__hold__ws__corner:min_ss_100C_1v60": 1.3114749657468432, "timing__setup__ws__corner:min_ss_100C_1v60": 4.116306523259895, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.311475, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.116306, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 56, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2656058226314307, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2649051886163501, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.26256547679250786, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.35994674926134, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.262565, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.691946, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 56, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 33, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.27467875973429695, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.27384625897573706, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5672565910889723, "timing__setup__ws__corner:max_tt_025C_1v80": 7.872744456961593, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.567257, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.098189, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 56, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 33, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2879297715083235, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.28617450885674894, "timing__hold__ws__corner:max_ss_100C_1v60": 1.3442796145616411, "timing__setup__ws__corner:max_ss_100C_1v60": 3.9703192968202434, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.34428, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 3.970319, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 56, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 33, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2706270562024887, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.269903135258808, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2693899624067371, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.326347846872263, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.26939, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.614129, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 56, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 56, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79967, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79993, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000333522, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000431338, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.3045e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000431338, "design_powergrid__voltage__worst": 0.000431338, "design_powergrid__voltage__worst__net:VPWR": 1.79967, "design_powergrid__drop__worst": 0.000431338, "design_powergrid__drop__worst__net:VPWR": 0.000333522, "design_powergrid__voltage__worst__net:VGND": 0.000431338, "design_powergrid__drop__worst__net:VGND": 0.000431338, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.3e-05, "ir__drop__worst": 0.000334, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}