# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do bday_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday {C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:08 on Jan 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv 
# -- Compiling package bday_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:09:08 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday {C:/Users/home/Downloads/digital_design/bday/bday.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:08 on Jan 03,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# -- Compiling module clk_divider
# 
# Top level modules:
# 	bday
# End time: 23:09:08 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:16 on Jan 03,2020
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling module bday_tb
# ** Error: (vlog-13069) C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(21): near "=": syntax error, unexpected '='.
# End time: 23:09:16 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:30 on Jan 03,2020
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 23:09:30 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.bday_tb
# vsim work.bday_tb 
# Start time: 23:09:34 on Jan 03,2020
# Loading sv_std.std
# Loading work.bday_tb
# Loading work.bday_pkg
# Loading work.bday_sv_unit
# Loading work.bday
# Loading work.clk_divider
add wave -position insertpoint  \
sim:/bday_tb/rst_b \
sim:/bday_tb/clk \
sim:/bday_tb/start \
sim:/bday_tb/led \
sim:/bday_tb/clk_d \
sim:/bday_tb/state
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10)
#    Time: 500 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 10
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:13 on Jan 03,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# -- Compiling module clk_divider
# 
# Top level modules:
# 	bday
# End time: 23:12:13 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_sv_unit
# Loading work.bday
# Loading work.clk_divider
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10)
#    Time: 500 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 10
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:59 on Jan 03,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 23:13:59 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 10
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:19 on Jan 03,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# -- Compiling module clk_divider
# 
# Top level modules:
# 	bday
# End time: 23:15:19 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_sv_unit
# Loading work.bday
# Loading work.clk_divider
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 10
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:07 on Jan 03,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# -- Compiling module clk_divider
# 
# Top level modules:
# 	bday
# End time: 23:16:07 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_sv_unit
# Loading work.bday
# Loading work.clk_divider
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 10
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:35 on Jan 03,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# -- Compiling module clk_divider
# 
# Top level modules:
# 	bday
# End time: 23:53:35 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_sv_unit
# Loading work.bday
# Loading work.clk_divider
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 10
# End time: 00:51:10 on Jan 04,2020, Elapsed time: 1:41:36
# Errors: 0, Warnings: 0
