#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000019dd50 .scope module, "top_module" "top_module" 2 3;
 .timescale 0 0;
v0000000000931ff0_0 .var "clk", 0 0;
v0000000000932130_0 .var "dir_in", 1 0;
v00000000009328b0_0 .var "step_in", 1 0;
v00000000009332b0_0 .net "x", 3 0, v0000000000932f90_0;  1 drivers
v0000000000933350_0 .net "y", 3 0, v0000000000933030_0;  1 drivers
S_000000000019dee0 .scope module, "WORM_GAME" "worm" 2 11, 3 3 0, S_000000000019dd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "dirn";
    .port_info 2 /INPUT 2 "step";
    .port_info 3 /OUTPUT 4 "x";
    .port_info 4 /OUTPUT 4 "y";
L_00000000010e0088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000000000931d70_0 .net/2u *"_ivl_6", 2 0, L_00000000010e0088;  1 drivers
v0000000000932db0_0 .net "clk", 0 0, v0000000000931ff0_0;  1 drivers
v0000000000932ef0_0 .net "dirn", 1 0, v0000000000932130_0;  1 drivers
v0000000000931e10_0 .net "in_x", 4 0, L_0000000000933ce0;  1 drivers
v0000000000932270_0 .net "in_y", 4 0, L_0000000000935220;  1 drivers
v0000000000932310_0 .net "opcode", 0 0, L_0000000000933490;  1 drivers
v0000000000931eb0_0 .net "out_x", 4 0, L_0000000000935180;  1 drivers
v0000000000932810_0 .net "out_y", 4 0, L_0000000000933b00;  1 drivers
v0000000000931f50_0 .net "step", 1 0, v00000000009328b0_0;  1 drivers
v00000000009323b0_0 .net "step_in", 4 0, L_00000000009352c0;  1 drivers
v0000000000932f90_0 .var "x", 3 0;
v0000000000933030_0 .var "y", 3 0;
E_00000000008d6640 .event posedge, v0000000000932db0_0;
L_0000000000933490 .part v0000000000932130_0, 0, 1;
L_0000000000933ce0 .concat [ 4 1 0 0], v0000000000932f90_0, L_0000000000933490;
L_0000000000935220 .concat [ 4 1 0 0], v0000000000933030_0, L_0000000000933490;
L_00000000009352c0 .concat [ 2 3 0 0], v00000000009328b0_0, L_00000000010e0088;
S_00000000008aeaa0 .scope module, "X_OP" "five_bit_add_sub" 3 25, 4 3 0, S_000000000019dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 5 "in_1";
    .port_info 2 /INPUT 5 "in_2";
    .port_info 3 /OUTPUT 5 "out";
L_00000000008cdb40 .functor XOR 5, L_0000000000933e20, L_00000000009352c0, C4<00000>, C4<00000>;
v000000000092f540_0 .net *"_ivl_0", 4 0, L_0000000000933e20;  1 drivers
v000000000092f360_0 .net "in_1", 4 0, L_0000000000933ce0;  alias, 1 drivers
v0000000000930260_0 .net "in_2", 4 0, L_00000000009352c0;  alias, 1 drivers
v0000000000930c60_0 .net "in_2_masked", 4 0, L_00000000008cdb40;  1 drivers
v00000000009309e0_0 .net "intermediate_carry", 4 0, L_00000000009341e0;  1 drivers
v0000000000930d00_0 .net "op", 0 0, L_0000000000933490;  alias, 1 drivers
v00000000009308a0_0 .net "out", 4 0, L_0000000000935180;  alias, 1 drivers
LS_0000000000933e20_0_0 .concat [ 1 1 1 1], L_0000000000933490, L_0000000000933490, L_0000000000933490, L_0000000000933490;
LS_0000000000933e20_0_4 .concat [ 1 0 0 0], L_0000000000933490;
L_0000000000933e20 .concat [ 4 1 0 0], LS_0000000000933e20_0_0, LS_0000000000933e20_0_4;
L_0000000000934dc0 .part L_0000000000933ce0, 0, 1;
L_00000000009345a0 .part L_00000000008cdb40, 0, 1;
L_0000000000934a00 .part L_0000000000933ce0, 1, 1;
L_0000000000935360 .part L_00000000008cdb40, 1, 1;
L_0000000000935400 .part L_00000000009341e0, 0, 1;
L_00000000009355e0 .part L_0000000000933ce0, 2, 1;
L_0000000000934b40 .part L_00000000008cdb40, 2, 1;
L_0000000000933ec0 .part L_00000000009341e0, 1, 1;
L_00000000009339c0 .part L_0000000000933ce0, 3, 1;
L_0000000000935040 .part L_00000000008cdb40, 3, 1;
L_0000000000933c40 .part L_00000000009341e0, 2, 1;
L_00000000009354a0 .part L_0000000000933ce0, 4, 1;
L_00000000009350e0 .part L_00000000008cdb40, 4, 1;
L_0000000000934960 .part L_00000000009341e0, 3, 1;
LS_0000000000935180_0_0 .concat8 [ 1 1 1 1], L_00000000008cdf30, L_00000000008cd7c0, L_00000000008cdc90, L_0000000001128bd0;
LS_0000000000935180_0_4 .concat8 [ 1 0 0 0], L_00000000011287e0;
L_0000000000935180 .concat8 [ 4 1 0 0], LS_0000000000935180_0_0, LS_0000000000935180_0_4;
LS_00000000009341e0_0_0 .concat8 [ 1 1 1 1], L_00000000008cd910, L_00000000008cdde0, L_00000000011281c0, L_00000000011283f0;
LS_00000000009341e0_0_4 .concat8 [ 1 0 0 0], L_0000000001128fc0;
L_00000000009341e0 .concat8 [ 4 1 0 0], LS_00000000009341e0_0_0, LS_00000000009341e0_0_4;
S_00000000008aec30 .scope module, "FA0" "one_bit_adder" 4 18, 5 3 0, S_00000000008aeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008ce470 .functor XOR 1, L_0000000000934dc0, L_00000000009345a0, C4<0>, C4<0>;
L_00000000008cdf30 .functor XOR 1, L_00000000008ce470, L_0000000000933490, C4<0>, C4<0>;
L_00000000008cdad0 .functor OR 1, L_0000000000934dc0, L_00000000009345a0, C4<0>, C4<0>;
L_00000000008cdfa0 .functor OR 1, L_00000000009345a0, L_0000000000933490, C4<0>, C4<0>;
L_00000000008cd980 .functor AND 1, L_00000000008cdad0, L_00000000008cdfa0, C4<1>, C4<1>;
L_00000000008ce2b0 .functor OR 1, L_0000000000933490, L_0000000000934dc0, C4<0>, C4<0>;
L_00000000008cd910 .functor AND 1, L_00000000008cd980, L_00000000008ce2b0, C4<1>, C4<1>;
v00000000008cfd00_0 .net *"_ivl_0", 0 0, L_00000000008ce470;  1 drivers
v00000000008cf6c0_0 .net *"_ivl_10", 0 0, L_00000000008ce2b0;  1 drivers
v00000000008cf760_0 .net *"_ivl_4", 0 0, L_00000000008cdad0;  1 drivers
v00000000008cf940_0 .net *"_ivl_6", 0 0, L_00000000008cdfa0;  1 drivers
v00000000008ceea0_0 .net *"_ivl_8", 0 0, L_00000000008cd980;  1 drivers
v00000000008cf9e0_0 .net "a", 0 0, L_0000000000934dc0;  1 drivers
v00000000008cef40_0 .net "b", 0 0, L_00000000009345a0;  1 drivers
v00000000008cfb20_0 .net "cin", 0 0, L_0000000000933490;  alias, 1 drivers
v00000000008d0480_0 .net "cout", 0 0, L_00000000008cd910;  1 drivers
v00000000008cfbc0_0 .net "sum", 0 0, L_00000000008cdf30;  1 drivers
S_00000000008aedc0 .scope module, "FA1" "one_bit_adder" 4 19, 5 3 0, S_00000000008aeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008ce010 .functor XOR 1, L_0000000000934a00, L_0000000000935360, C4<0>, C4<0>;
L_00000000008cd7c0 .functor XOR 1, L_00000000008ce010, L_0000000000935400, C4<0>, C4<0>;
L_00000000008cd8a0 .functor OR 1, L_0000000000934a00, L_0000000000935360, C4<0>, C4<0>;
L_00000000008ce080 .functor OR 1, L_0000000000935360, L_0000000000935400, C4<0>, C4<0>;
L_00000000008cd9f0 .functor AND 1, L_00000000008cd8a0, L_00000000008ce080, C4<1>, C4<1>;
L_00000000008ce390 .functor OR 1, L_0000000000935400, L_0000000000934a00, C4<0>, C4<0>;
L_00000000008cdde0 .functor AND 1, L_00000000008cd9f0, L_00000000008ce390, C4<1>, C4<1>;
v00000000008cfda0_0 .net *"_ivl_0", 0 0, L_00000000008ce010;  1 drivers
v00000000008cecc0_0 .net *"_ivl_10", 0 0, L_00000000008ce390;  1 drivers
v00000000008cefe0_0 .net *"_ivl_4", 0 0, L_00000000008cd8a0;  1 drivers
v00000000008d00c0_0 .net *"_ivl_6", 0 0, L_00000000008ce080;  1 drivers
v00000000008d0340_0 .net *"_ivl_8", 0 0, L_00000000008cd9f0;  1 drivers
v00000000008cf080_0 .net "a", 0 0, L_0000000000934a00;  1 drivers
v00000000008ceae0_0 .net "b", 0 0, L_0000000000935360;  1 drivers
v00000000008d0160_0 .net "cin", 0 0, L_0000000000935400;  1 drivers
v00000000008d0200_0 .net "cout", 0 0, L_00000000008cdde0;  1 drivers
v00000000008d03e0_0 .net "sum", 0 0, L_00000000008cd7c0;  1 drivers
S_0000000000872870 .scope module, "FA2" "one_bit_adder" 4 20, 5 3 0, S_00000000008aeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000008cdc20 .functor XOR 1, L_00000000009355e0, L_0000000000934b40, C4<0>, C4<0>;
L_00000000008cdc90 .functor XOR 1, L_00000000008cdc20, L_0000000000933ec0, C4<0>, C4<0>;
L_0000000001128b60 .functor OR 1, L_00000000009355e0, L_0000000000934b40, C4<0>, C4<0>;
L_0000000001128c40 .functor OR 1, L_0000000000934b40, L_0000000000933ec0, C4<0>, C4<0>;
L_0000000001128d20 .functor AND 1, L_0000000001128b60, L_0000000001128c40, C4<1>, C4<1>;
L_00000000011289a0 .functor OR 1, L_0000000000933ec0, L_00000000009355e0, C4<0>, C4<0>;
L_00000000011281c0 .functor AND 1, L_0000000001128d20, L_00000000011289a0, C4<1>, C4<1>;
v00000000008d0520_0 .net *"_ivl_0", 0 0, L_00000000008cdc20;  1 drivers
v00000000008ce860_0 .net *"_ivl_10", 0 0, L_00000000011289a0;  1 drivers
v00000000008ce900_0 .net *"_ivl_4", 0 0, L_0000000001128b60;  1 drivers
v00000000008ce9a0_0 .net *"_ivl_6", 0 0, L_0000000001128c40;  1 drivers
v00000000008cf1c0_0 .net *"_ivl_8", 0 0, L_0000000001128d20;  1 drivers
v00000000008cf120_0 .net "a", 0 0, L_00000000009355e0;  1 drivers
v00000000008cec20_0 .net "b", 0 0, L_0000000000934b40;  1 drivers
v00000000008cf300_0 .net "cin", 0 0, L_0000000000933ec0;  1 drivers
v00000000008c2e30_0 .net "cout", 0 0, L_00000000011281c0;  1 drivers
v00000000008c1210_0 .net "sum", 0 0, L_00000000008cdc90;  1 drivers
S_0000000000872a00 .scope module, "FA3" "one_bit_adder" 4 21, 5 3 0, S_00000000008aeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000001128310 .functor XOR 1, L_00000000009339c0, L_0000000000935040, C4<0>, C4<0>;
L_0000000001128bd0 .functor XOR 1, L_0000000001128310, L_0000000000933c40, C4<0>, C4<0>;
L_0000000001128150 .functor OR 1, L_00000000009339c0, L_0000000000935040, C4<0>, C4<0>;
L_0000000001128380 .functor OR 1, L_0000000000935040, L_0000000000933c40, C4<0>, C4<0>;
L_0000000001128cb0 .functor AND 1, L_0000000001128150, L_0000000001128380, C4<1>, C4<1>;
L_00000000011282a0 .functor OR 1, L_0000000000933c40, L_00000000009339c0, C4<0>, C4<0>;
L_00000000011283f0 .functor AND 1, L_0000000001128cb0, L_00000000011282a0, C4<1>, C4<1>;
v00000000008c1850_0 .net *"_ivl_0", 0 0, L_0000000001128310;  1 drivers
v00000000008c1b70_0 .net *"_ivl_10", 0 0, L_00000000011282a0;  1 drivers
v000000000092f040_0 .net *"_ivl_4", 0 0, L_0000000001128150;  1 drivers
v0000000000930080_0 .net *"_ivl_6", 0 0, L_0000000001128380;  1 drivers
v000000000092f680_0 .net *"_ivl_8", 0 0, L_0000000001128cb0;  1 drivers
v000000000092f720_0 .net "a", 0 0, L_00000000009339c0;  1 drivers
v000000000092f180_0 .net "b", 0 0, L_0000000000935040;  1 drivers
v000000000092fcc0_0 .net "cin", 0 0, L_0000000000933c40;  1 drivers
v000000000092ffe0_0 .net "cout", 0 0, L_00000000011283f0;  1 drivers
v0000000000930120_0 .net "sum", 0 0, L_0000000001128bd0;  1 drivers
S_0000000000872b90 .scope module, "FA4" "one_bit_adder" 4 22, 5 3 0, S_00000000008aeaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000001128770 .functor XOR 1, L_00000000009354a0, L_00000000009350e0, C4<0>, C4<0>;
L_00000000011287e0 .functor XOR 1, L_0000000001128770, L_0000000000934960, C4<0>, C4<0>;
L_0000000001128d90 .functor OR 1, L_00000000009354a0, L_00000000009350e0, C4<0>, C4<0>;
L_0000000001128850 .functor OR 1, L_00000000009350e0, L_0000000000934960, C4<0>, C4<0>;
L_0000000001128a80 .functor AND 1, L_0000000001128d90, L_0000000001128850, C4<1>, C4<1>;
L_00000000011288c0 .functor OR 1, L_0000000000934960, L_00000000009354a0, C4<0>, C4<0>;
L_0000000001128fc0 .functor AND 1, L_0000000001128a80, L_00000000011288c0, C4<1>, C4<1>;
v000000000092f0e0_0 .net *"_ivl_0", 0 0, L_0000000001128770;  1 drivers
v00000000009303a0_0 .net *"_ivl_10", 0 0, L_00000000011288c0;  1 drivers
v000000000092f220_0 .net *"_ivl_4", 0 0, L_0000000001128d90;  1 drivers
v0000000000930300_0 .net *"_ivl_6", 0 0, L_0000000001128850;  1 drivers
v00000000009301c0_0 .net *"_ivl_8", 0 0, L_0000000001128a80;  1 drivers
v00000000009304e0_0 .net "a", 0 0, L_00000000009354a0;  1 drivers
v0000000000930800_0 .net "b", 0 0, L_00000000009350e0;  1 drivers
v0000000000930760_0 .net "cin", 0 0, L_0000000000934960;  1 drivers
v000000000092f4a0_0 .net "cout", 0 0, L_0000000001128fc0;  1 drivers
v000000000092f2c0_0 .net "sum", 0 0, L_00000000011287e0;  1 drivers
S_0000000000931000 .scope module, "Y_OP" "five_bit_add_sub" 3 27, 4 3 0, S_000000000019dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 5 "in_1";
    .port_info 2 /INPUT 5 "in_2";
    .port_info 3 /OUTPUT 5 "out";
L_0000000001128ee0 .functor XOR 5, L_0000000000933d80, L_00000000009352c0, C4<00000>, C4<00000>;
v0000000000931b90_0 .net *"_ivl_0", 4 0, L_0000000000933d80;  1 drivers
v0000000000931910_0 .net "in_1", 4 0, L_0000000000935220;  alias, 1 drivers
v0000000000932d10_0 .net "in_2", 4 0, L_00000000009352c0;  alias, 1 drivers
v0000000000931730_0 .net "in_2_masked", 4 0, L_0000000001128ee0;  1 drivers
v0000000000932770_0 .net "intermediate_carry", 4 0, L_0000000000934e60;  1 drivers
v0000000000933210_0 .net "op", 0 0, L_0000000000933490;  alias, 1 drivers
v00000000009319b0_0 .net "out", 4 0, L_0000000000933b00;  alias, 1 drivers
LS_0000000000933d80_0_0 .concat [ 1 1 1 1], L_0000000000933490, L_0000000000933490, L_0000000000933490, L_0000000000933490;
LS_0000000000933d80_0_4 .concat [ 1 0 0 0], L_0000000000933490;
L_0000000000933d80 .concat [ 4 1 0 0], LS_0000000000933d80_0_0, LS_0000000000933d80_0_4;
L_0000000000935720 .part L_0000000000935220, 0, 1;
L_0000000000933a60 .part L_0000000001128ee0, 0, 1;
L_0000000000934780 .part L_0000000000935220, 1, 1;
L_0000000000934280 .part L_0000000001128ee0, 1, 1;
L_0000000000933f60 .part L_0000000000934e60, 0, 1;
L_0000000000934640 .part L_0000000000935220, 2, 1;
L_00000000009357c0 .part L_0000000001128ee0, 2, 1;
L_0000000000934c80 .part L_0000000000934e60, 1, 1;
L_00000000009346e0 .part L_0000000000935220, 3, 1;
L_0000000000935540 .part L_0000000001128ee0, 3, 1;
L_0000000000934fa0 .part L_0000000000934e60, 2, 1;
L_0000000000934000 .part L_0000000000935220, 4, 1;
L_0000000000934d20 .part L_0000000001128ee0, 4, 1;
L_00000000009340a0 .part L_0000000000934e60, 3, 1;
LS_0000000000933b00_0_0 .concat8 [ 1 1 1 1], L_0000000001128e00, L_0000000001128540, L_0000000000938e80, L_0000000000939890;
LS_0000000000933b00_0_4 .concat8 [ 1 0 0 0], L_0000000000938e10;
L_0000000000933b00 .concat8 [ 4 1 0 0], LS_0000000000933b00_0_0, LS_0000000000933b00_0_4;
LS_0000000000934e60_0_0 .concat8 [ 1 1 1 1], L_00000000011280e0, L_0000000001128690, L_00000000009395f0, L_0000000000938d30;
LS_0000000000934e60_0_4 .concat8 [ 1 0 0 0], L_0000000000938f60;
L_0000000000934e60 .concat8 [ 4 1 0 0], LS_0000000000934e60_0_0, LS_0000000000934e60_0_4;
S_0000000000931190 .scope module, "FA0" "one_bit_adder" 4 18, 5 3 0, S_0000000000931000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000001128e70 .functor XOR 1, L_0000000000935720, L_0000000000933a60, C4<0>, C4<0>;
L_0000000001128e00 .functor XOR 1, L_0000000001128e70, L_0000000000933490, C4<0>, C4<0>;
L_0000000001128460 .functor OR 1, L_0000000000935720, L_0000000000933a60, C4<0>, C4<0>;
L_0000000001128f50 .functor OR 1, L_0000000000933a60, L_0000000000933490, C4<0>, C4<0>;
L_0000000001128230 .functor AND 1, L_0000000001128460, L_0000000001128f50, C4<1>, C4<1>;
L_0000000001128af0 .functor OR 1, L_0000000000933490, L_0000000000935720, C4<0>, C4<0>;
L_00000000011280e0 .functor AND 1, L_0000000001128230, L_0000000001128af0, C4<1>, C4<1>;
v000000000092f400_0 .net *"_ivl_0", 0 0, L_0000000001128e70;  1 drivers
v0000000000930440_0 .net *"_ivl_10", 0 0, L_0000000001128af0;  1 drivers
v000000000092fae0_0 .net *"_ivl_4", 0 0, L_0000000001128460;  1 drivers
v0000000000930580_0 .net *"_ivl_6", 0 0, L_0000000001128f50;  1 drivers
v000000000092f5e0_0 .net *"_ivl_8", 0 0, L_0000000001128230;  1 drivers
v0000000000930b20_0 .net "a", 0 0, L_0000000000935720;  1 drivers
v0000000000930620_0 .net "b", 0 0, L_0000000000933a60;  1 drivers
v00000000009306c0_0 .net "cin", 0 0, L_0000000000933490;  alias, 1 drivers
v0000000000930940_0 .net "cout", 0 0, L_00000000011280e0;  1 drivers
v000000000092fa40_0 .net "sum", 0 0, L_0000000001128e00;  1 drivers
S_0000000000931320 .scope module, "FA1" "one_bit_adder" 4 19, 5 3 0, S_0000000000931000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_00000000011284d0 .functor XOR 1, L_0000000000934780, L_0000000000934280, C4<0>, C4<0>;
L_0000000001128540 .functor XOR 1, L_00000000011284d0, L_0000000000933f60, C4<0>, C4<0>;
L_00000000011285b0 .functor OR 1, L_0000000000934780, L_0000000000934280, C4<0>, C4<0>;
L_0000000001128a10 .functor OR 1, L_0000000000934280, L_0000000000933f60, C4<0>, C4<0>;
L_0000000001128930 .functor AND 1, L_00000000011285b0, L_0000000001128a10, C4<1>, C4<1>;
L_0000000001128620 .functor OR 1, L_0000000000933f60, L_0000000000934780, C4<0>, C4<0>;
L_0000000001128690 .functor AND 1, L_0000000001128930, L_0000000001128620, C4<1>, C4<1>;
v000000000092f7c0_0 .net *"_ivl_0", 0 0, L_00000000011284d0;  1 drivers
v000000000092f860_0 .net *"_ivl_10", 0 0, L_0000000001128620;  1 drivers
v000000000092fe00_0 .net *"_ivl_4", 0 0, L_00000000011285b0;  1 drivers
v0000000000930a80_0 .net *"_ivl_6", 0 0, L_0000000001128a10;  1 drivers
v000000000092f900_0 .net *"_ivl_8", 0 0, L_0000000001128930;  1 drivers
v0000000000930bc0_0 .net "a", 0 0, L_0000000000934780;  1 drivers
v0000000000930da0_0 .net "b", 0 0, L_0000000000934280;  1 drivers
v0000000000930e40_0 .net "cin", 0 0, L_0000000000933f60;  1 drivers
v0000000000930ee0_0 .net "cout", 0 0, L_0000000001128690;  1 drivers
v000000000092f9a0_0 .net "sum", 0 0, L_0000000001128540;  1 drivers
S_00000000009314b0 .scope module, "FA2" "one_bit_adder" 4 20, 5 3 0, S_0000000000931000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000001128700 .functor XOR 1, L_0000000000934640, L_00000000009357c0, C4<0>, C4<0>;
L_0000000000938e80 .functor XOR 1, L_0000000001128700, L_0000000000934c80, C4<0>, C4<0>;
L_0000000000938b70 .functor OR 1, L_0000000000934640, L_00000000009357c0, C4<0>, C4<0>;
L_0000000000938da0 .functor OR 1, L_00000000009357c0, L_0000000000934c80, C4<0>, C4<0>;
L_0000000000939270 .functor AND 1, L_0000000000938b70, L_0000000000938da0, C4<1>, C4<1>;
L_0000000000938be0 .functor OR 1, L_0000000000934c80, L_0000000000934640, C4<0>, C4<0>;
L_00000000009395f0 .functor AND 1, L_0000000000939270, L_0000000000938be0, C4<1>, C4<1>;
v000000000092fb80_0 .net *"_ivl_0", 0 0, L_0000000001128700;  1 drivers
v000000000092fc20_0 .net *"_ivl_10", 0 0, L_0000000000938be0;  1 drivers
v000000000092fd60_0 .net *"_ivl_4", 0 0, L_0000000000938b70;  1 drivers
v000000000092fea0_0 .net *"_ivl_6", 0 0, L_0000000000938da0;  1 drivers
v000000000092ff40_0 .net *"_ivl_8", 0 0, L_0000000000939270;  1 drivers
v0000000000932090_0 .net "a", 0 0, L_0000000000934640;  1 drivers
v00000000009317d0_0 .net "b", 0 0, L_00000000009357c0;  1 drivers
v00000000009321d0_0 .net "cin", 0 0, L_0000000000934c80;  1 drivers
v00000000009329f0_0 .net "cout", 0 0, L_00000000009395f0;  1 drivers
v00000000009326d0_0 .net "sum", 0 0, L_0000000000938e80;  1 drivers
S_0000000000933650 .scope module, "FA3" "one_bit_adder" 4 21, 5 3 0, S_0000000000931000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000000938c50 .functor XOR 1, L_00000000009346e0, L_0000000000935540, C4<0>, C4<0>;
L_0000000000939890 .functor XOR 1, L_0000000000938c50, L_0000000000934fa0, C4<0>, C4<0>;
L_0000000000939430 .functor OR 1, L_00000000009346e0, L_0000000000935540, C4<0>, C4<0>;
L_0000000000939900 .functor OR 1, L_0000000000935540, L_0000000000934fa0, C4<0>, C4<0>;
L_0000000000939660 .functor AND 1, L_0000000000939430, L_0000000000939900, C4<1>, C4<1>;
L_0000000000938cc0 .functor OR 1, L_0000000000934fa0, L_00000000009346e0, C4<0>, C4<0>;
L_0000000000938d30 .functor AND 1, L_0000000000939660, L_0000000000938cc0, C4<1>, C4<1>;
v0000000000932450_0 .net *"_ivl_0", 0 0, L_0000000000938c50;  1 drivers
v0000000000932b30_0 .net *"_ivl_10", 0 0, L_0000000000938cc0;  1 drivers
v0000000000931c30_0 .net *"_ivl_4", 0 0, L_0000000000939430;  1 drivers
v0000000000931af0_0 .net *"_ivl_6", 0 0, L_0000000000939900;  1 drivers
v0000000000931870_0 .net *"_ivl_8", 0 0, L_0000000000939660;  1 drivers
v0000000000932a90_0 .net "a", 0 0, L_00000000009346e0;  1 drivers
v0000000000931690_0 .net "b", 0 0, L_0000000000935540;  1 drivers
v0000000000933530_0 .net "cin", 0 0, L_0000000000934fa0;  1 drivers
v00000000009333f0_0 .net "cout", 0 0, L_0000000000938d30;  1 drivers
v0000000000933170_0 .net "sum", 0 0, L_0000000000939890;  1 drivers
S_00000000009337e0 .scope module, "FA4" "one_bit_adder" 4 22, 5 3 0, S_0000000000931000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000000000938ef0 .functor XOR 1, L_0000000000934000, L_0000000000934d20, C4<0>, C4<0>;
L_0000000000938e10 .functor XOR 1, L_0000000000938ef0, L_00000000009340a0, C4<0>, C4<0>;
L_0000000000939350 .functor OR 1, L_0000000000934000, L_0000000000934d20, C4<0>, C4<0>;
L_0000000000939970 .functor OR 1, L_0000000000934d20, L_00000000009340a0, C4<0>, C4<0>;
L_0000000000939200 .functor AND 1, L_0000000000939350, L_0000000000939970, C4<1>, C4<1>;
L_00000000009396d0 .functor OR 1, L_00000000009340a0, L_0000000000934000, C4<0>, C4<0>;
L_0000000000938f60 .functor AND 1, L_0000000000939200, L_00000000009396d0, C4<1>, C4<1>;
v0000000000931cd0_0 .net *"_ivl_0", 0 0, L_0000000000938ef0;  1 drivers
v0000000000931a50_0 .net *"_ivl_10", 0 0, L_00000000009396d0;  1 drivers
v0000000000932590_0 .net *"_ivl_4", 0 0, L_0000000000939350;  1 drivers
v0000000000932bd0_0 .net *"_ivl_6", 0 0, L_0000000000939970;  1 drivers
v0000000000932e50_0 .net *"_ivl_8", 0 0, L_0000000000939200;  1 drivers
v0000000000932c70_0 .net "a", 0 0, L_0000000000934000;  1 drivers
v00000000009330d0_0 .net "b", 0 0, L_0000000000934d20;  1 drivers
v0000000000932630_0 .net "cin", 0 0, L_00000000009340a0;  1 drivers
v00000000009324f0_0 .net "cout", 0 0, L_0000000000938f60;  1 drivers
v0000000000932950_0 .net "sum", 0 0, L_0000000000938e10;  1 drivers
    .scope S_000000000019dee0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000932f90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000933030_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_000000000019dee0;
T_1 ;
    %wait E_00000000008d6640;
    %load/vec4 v0000000000932ef0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000000932310_0;
    %load/vec4 v0000000000931eb0_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000931eb0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000932f90_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000000932310_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000932f90_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000932f90_0, 0;
T_1.5 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000932310_0;
    %load/vec4 v0000000000932810_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0000000000932810_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000933030_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000000000932310_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000933030_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000933030_0, 0;
T_1.9 ;
T_1.7 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000019dd50;
T_2 ;
    %wait E_00000000008d6640;
    %vpi_call 2 16 "$display", "Time: %3d, Input: Direction: %d Steps: %d, Output: x: %d, y : %d, ", $time, v0000000000932130_0, v00000000009328b0_0, v00000000009332b0_0, v0000000000933350_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000000000019dd50;
T_3 ;
    %delay 150, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000000000019dd50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000931ff0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0000000000931ff0_0;
    %inv;
    %store/vec4 v0000000000931ff0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_000000000019dd50;
T_5 ;
    %vpi_call 2 35 "$display", "Direction: 0: EAST, 1: WEST, 2: NORTH, 3: SOUTH" {0 0 0};
    %delay 3, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000932130_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000009328b0_0, 0, 2;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\A4_Q2_worm_top.v";
    ".\A4_Q2_worm.v";
    ".\A4_Q2_five_bit_add_sub.v";
    ".\A4_Q2_one_bit_adder.v";
