// Seed: 2481399839
module module_0;
  parameter id_1 = 1'b0 + -1'b0;
  assign module_1.id_1 = 0;
  logic id_2;
  ;
  always @* id_2 <= -1;
endmodule
module module_0 #(
    parameter id_3 = 32'd72,
    parameter id_6 = 32'd36
) (
    input  uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    input  wor   module_1
);
  logic [7:0][id_3 : 1] id_5;
  wire _id_6;
  assign id_5[id_6] = "";
  module_0 modCall_1 ();
  wire [id_3  ==  -1 : -1] id_7;
  assign id_2 = {(1), id_1, id_7, id_7} == 1;
endmodule
