

================================================================
== Vivado HLS Report for 'rasterization1_odd_m'
================================================================
* Date:           Tue Aug 18 16:33:39 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        F200818_rendering_hls
* Solution:       data_redir_m
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.697 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    565|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     97|    -|
|Register         |        -|      -|     162|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     162|    662|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln214_fu_449_p2              |     *    |      0|  0|  51|           9|           9|
    |ret_V_3_fu_133_p2                |     *    |      0|  0|  51|           9|           9|
    |ret_V_6_fu_171_p2                |     *    |      0|  0|  51|           9|           9|
    |ret_V_1_fu_105_p2                |     -    |      0|  0|  15|           9|           9|
    |ret_V_2_fu_119_p2                |     -    |      0|  0|  15|           9|           9|
    |ret_V_4_fu_147_p2                |     -    |      0|  0|  15|           9|           9|
    |ret_V_5_fu_157_p2                |     -    |      0|  0|  15|           9|           9|
    |ret_V_7_fu_181_p2                |     -    |      0|  0|  25|          18|          18|
    |ret_V_8_fu_435_p2                |     -    |      0|  0|  15|           9|           9|
    |ret_V_fu_423_p2                  |     -    |      0|  0|  15|           9|           9|
    |sub_ln214_fu_407_p2              |     -    |      0|  0|  15|           8|           8|
    |ap_block_state1_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln209_fu_187_p2             |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln887_1_fu_250_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_2_fu_260_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_3_fu_322_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_4_fu_326_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_5_fu_336_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_fu_246_p2             |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln895_1_fu_288_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln895_2_fu_298_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln895_3_fu_360_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln895_4_fu_364_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln895_5_fu_374_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln895_fu_284_p2             |   icmp   |      0|  0|  11|           8|           8|
    |select_ln101_1_fu_368_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln101_fu_292_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln108_1_fu_378_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln108_fu_302_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln120_1_fu_330_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln120_fu_254_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln127_1_fu_340_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln127_fu_264_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln887_1_fu_346_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln887_fu_270_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln895_1_fu_384_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln895_fu_308_p3           |  select  |      0|  0|   8|           1|           8|
    |triangle_2d_same_x0_s_fu_213_p3  |  select  |      0|  0|   8|           1|           8|
    |triangle_2d_same_x1_s_fu_223_p3  |  select  |      0|  0|   8|           1|           8|
    |triangle_2d_same_y0_s_fu_218_p3  |  select  |      0|  0|   8|           1|           8|
    |triangle_2d_same_y1_s_fu_228_p3  |  select  |      0|  0|   8|           1|           8|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 565|         238|         350|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |Output_1_V_V        |  44|          9|   32|        288|
    |Output_1_V_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm           |  44|          9|    1|          9|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  97|         20|   34|        299|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |icmp_ln209_reg_568             |   1|   0|    1|          0|
    |max_index_V_0                  |  16|   0|   16|          0|
    |max_min_V_0                    |   8|   0|    8|          0|
    |max_min_V_0_load_reg_572       |   8|   0|    8|          0|
    |max_min_V_1                    |   8|   0|    8|          0|
    |max_min_V_1_load_reg_577       |   8|   0|    8|          0|
    |max_min_V_2                    |   8|   0|    8|          0|
    |max_min_V_2_load_reg_582       |   8|   0|    8|          0|
    |max_min_V_3                    |   8|   0|    8|          0|
    |max_min_V_4                    |   8|   0|    8|          0|
    |select_ln887_1_reg_650         |   8|   0|    8|          0|
    |select_ln887_reg_636           |   8|   0|    8|          0|
    |select_ln895_1_reg_656         |   8|   0|    8|          0|
    |select_ln895_reg_643           |   8|   0|    8|          0|
    |sub_ln214_reg_662              |   8|   0|    8|          0|
    |tmp_reg_587                    |   1|   0|    1|          0|
    |triangle_2d_same_x0_s_reg_595  |   8|   0|    8|          0|
    |triangle_2d_same_x1_s_reg_615  |   8|   0|    8|          0|
    |triangle_2d_same_y0_s_reg_605  |   8|   0|    8|          0|
    |triangle_2d_same_y1_s_reg_625  |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 162|   0|  162|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | rasterization1_odd_m | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | rasterization1_odd_m | return value |
|ap_start             |  in |    1| ap_ctrl_hs | rasterization1_odd_m | return value |
|ap_done              | out |    1| ap_ctrl_hs | rasterization1_odd_m | return value |
|ap_idle              | out |    1| ap_ctrl_hs | rasterization1_odd_m | return value |
|ap_ready             | out |    1| ap_ctrl_hs | rasterization1_odd_m | return value |
|triangle_2d_x0_V     |  in |    8|   ap_none  |   triangle_2d_x0_V   |    scalar    |
|triangle_2d_y0_V     |  in |    8|   ap_none  |   triangle_2d_y0_V   |    scalar    |
|triangle_2d_x1_V     |  in |    8|   ap_none  |   triangle_2d_x1_V   |    scalar    |
|triangle_2d_y1_V     |  in |    8|   ap_none  |   triangle_2d_y1_V   |    scalar    |
|triangle_2d_x2_V     |  in |    8|   ap_none  |   triangle_2d_x2_V   |    scalar    |
|triangle_2d_y2_V     |  in |    8|   ap_none  |   triangle_2d_y2_V   |    scalar    |
|triangle_2d_z_V      |  in |    8|   ap_none  |    triangle_2d_z_V   |    scalar    |
|Output_1_V_V         | out |   32|    ap_hs   |     Output_1_V_V     |    pointer   |
|Output_1_V_V_ap_vld  | out |    1|    ap_hs   |     Output_1_V_V     |    pointer   |
|Output_1_V_V_ap_ack  |  in |    1|    ap_hs   |     Output_1_V_V     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 
6 --> 7 
7 --> 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.69>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%triangle_2d_z_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_z_V)"   --->   Operation 9 'read' 'triangle_2d_z_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%triangle_2d_y2_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_y2_V)"   --->   Operation 10 'read' 'triangle_2d_y2_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%triangle_2d_x2_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_x2_V)"   --->   Operation 11 'read' 'triangle_2d_x2_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%triangle_2d_y1_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_y1_V)"   --->   Operation 12 'read' 'triangle_2d_y1_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%triangle_2d_x1_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_x1_V)"   --->   Operation 13 'read' 'triangle_2d_x1_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%triangle_2d_y0_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_y0_V)"   --->   Operation 14 'read' 'triangle_2d_y0_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%triangle_2d_x0_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_x0_V)"   --->   Operation 15 'read' 'triangle_2d_x0_V_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i8 %triangle_2d_x2_V_rea to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 16 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i8 %triangle_2d_x0_V_rea to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 17 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%ret_V_1 = sub i9 %lhs_V_1, %rhs_V_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 18 'sub' 'ret_V_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i8 %triangle_2d_y1_V_rea to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 19 'zext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i8 %triangle_2d_y0_V_rea to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 20 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%ret_V_2 = sub i9 %lhs_V_2, %rhs_V_2" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 21 'sub' 'ret_V_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i9 %ret_V_1 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 22 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i9 %ret_V_2 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 23 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (4.35ns)   --->   "%ret_V_3 = mul i18 %rhs_V_3, %lhs_V_3" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 24 'mul' 'ret_V_3' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i18 %ret_V_3 to i17" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:59->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 25 'trunc' 'trunc_ln1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V_4 = zext i8 %triangle_2d_y2_V_rea to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:60->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 26 'zext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.91ns)   --->   "%ret_V_4 = sub i9 %lhs_V_4, %rhs_V_2" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:60->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 27 'sub' 'ret_V_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i8 %triangle_2d_x1_V_rea to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:60->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 28 'zext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.91ns)   --->   "%ret_V_5 = sub i9 %lhs_V_5, %rhs_V_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:60->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 29 'sub' 'ret_V_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i9 %ret_V_4 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:60->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 30 'sext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i9 %ret_V_5 to i18" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:60->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 31 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (4.35ns)   --->   "%ret_V_6 = mul i18 %rhs_V_4, %lhs_V_6" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:60->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 32 'mul' 'ret_V_6' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1352_1 = trunc i18 %ret_V_6 to i17" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:60->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 33 'trunc' 'trunc_ln1352_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%ret_V_7 = sub i18 %ret_V_3, %ret_V_6" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:60->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 34 'sub' 'ret_V_7' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.43ns)   --->   "%icmp_ln209 = icmp eq i17 %trunc_ln1352, %trunc_ln1352_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 35 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%max_min_V_0_load = load i8* @max_min_V_0, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:224]   --->   Operation 36 'load' 'max_min_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%max_min_V_1_load = load i8* @max_min_V_1, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:225]   --->   Operation 37 'load' 'max_min_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%max_min_V_2_load = load i8* @max_min_V_2, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:228]   --->   Operation 38 'load' 'max_min_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %0, label %._crit_edge887_ifconv" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:209]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %ret_V_7, i32 17)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:235]   --->   Operation 40 'bitselect' 'tmp' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 1)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:215]   --->   Operation 41 'write' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 42 [1/1] (1.24ns)   --->   "%triangle_2d_same_x0_s = select i1 %tmp, i8 %triangle_2d_x1_V_rea, i8 %triangle_2d_x0_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:235]   --->   Operation 42 'select' 'triangle_2d_same_x0_s' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.24ns)   --->   "%triangle_2d_same_y0_s = select i1 %tmp, i8 %triangle_2d_y1_V_rea, i8 %triangle_2d_y0_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:235]   --->   Operation 43 'select' 'triangle_2d_same_y0_s' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.24ns)   --->   "%triangle_2d_same_x1_s = select i1 %tmp, i8 %triangle_2d_x0_V_rea, i8 %triangle_2d_x1_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:235]   --->   Operation 44 'select' 'triangle_2d_same_x1_s' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.24ns)   --->   "%triangle_2d_same_y1_s = select i1 %tmp, i8 %triangle_2d_y0_V_rea, i8 %triangle_2d_y1_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:235]   --->   Operation 45 'select' 'triangle_2d_same_y1_s' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %triangle_2d_same_x1_s, i8 %triangle_2d_same_y0_s, i8 %triangle_2d_same_x0_s, i8 0)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:264]   --->   Operation 46 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_2)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:265]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.04>
ST_3 : Operation 48 [1/1] (1.55ns)   --->   "%icmp_ln887 = icmp ult i8 %triangle_2d_same_x0_s, %triangle_2d_same_x1_s" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:117->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:251]   --->   Operation 48 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln887_1 = icmp ult i8 %triangle_2d_same_x0_s, %triangle_2d_x2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:119->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:251]   --->   Operation 49 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln887)   --->   "%select_ln120 = select i1 %icmp_ln887_1, i8 %triangle_2d_same_x0_s, i8 %triangle_2d_x2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:120->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:251]   --->   Operation 50 'select' 'select_ln120' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.55ns)   --->   "%icmp_ln887_2 = icmp ult i8 %triangle_2d_same_x1_s, %triangle_2d_x2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:126->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:251]   --->   Operation 51 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln127 = select i1 %icmp_ln887_2, i8 %triangle_2d_same_x1_s, i8 %triangle_2d_x2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:127->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:251]   --->   Operation 52 'select' 'select_ln127' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887 = select i1 %icmp_ln887, i8 %select_ln120, i8 %select_ln127" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:117->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:251]   --->   Operation 53 'select' 'select_ln887' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store i8 %select_ln887, i8* @max_min_V_0, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:251]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.55ns)   --->   "%icmp_ln895 = icmp ugt i8 %triangle_2d_same_x0_s, %triangle_2d_same_x1_s" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:98->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:252]   --->   Operation 55 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln895_1 = icmp ugt i8 %triangle_2d_same_x0_s, %triangle_2d_x2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:100->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:252]   --->   Operation 56 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln895)   --->   "%select_ln101 = select i1 %icmp_ln895_1, i8 %triangle_2d_same_x0_s, i8 %triangle_2d_x2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:101->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:252]   --->   Operation 57 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.55ns)   --->   "%icmp_ln895_2 = icmp ugt i8 %triangle_2d_same_x1_s, %triangle_2d_x2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:107->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:252]   --->   Operation 58 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %icmp_ln895_2, i8 %triangle_2d_same_x1_s, i8 %triangle_2d_x2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:108->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:252]   --->   Operation 59 'select' 'select_ln108' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln895 = select i1 %icmp_ln895, i8 %select_ln101, i8 %select_ln108" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:98->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:252]   --->   Operation 60 'select' 'select_ln895' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "store i8 %select_ln895, i8* @max_min_V_1, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:252]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.55ns)   --->   "%icmp_ln887_3 = icmp ult i8 %triangle_2d_same_y0_s, %triangle_2d_same_y1_s" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:117->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:253]   --->   Operation 62 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.55ns)   --->   "%icmp_ln887_4 = icmp ult i8 %triangle_2d_same_y0_s, %triangle_2d_y2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:119->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:253]   --->   Operation 63 'icmp' 'icmp_ln887_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%select_ln120_1 = select i1 %icmp_ln887_4, i8 %triangle_2d_same_y0_s, i8 %triangle_2d_y2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:120->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:253]   --->   Operation 64 'select' 'select_ln120_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.55ns)   --->   "%icmp_ln887_5 = icmp ult i8 %triangle_2d_same_y1_s, %triangle_2d_y2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:126->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:253]   --->   Operation 65 'icmp' 'icmp_ln887_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln127_1 = select i1 %icmp_ln887_5, i8 %triangle_2d_same_y1_s, i8 %triangle_2d_y2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:127->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:253]   --->   Operation 66 'select' 'select_ln127_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_1 = select i1 %icmp_ln887_3, i8 %select_ln120_1, i8 %select_ln127_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:117->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:253]   --->   Operation 67 'select' 'select_ln887_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i8 %select_ln887_1, i8* @max_min_V_2, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:253]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.55ns)   --->   "%icmp_ln895_3 = icmp ugt i8 %triangle_2d_same_y0_s, %triangle_2d_same_y1_s" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:98->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:254]   --->   Operation 69 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.55ns)   --->   "%icmp_ln895_4 = icmp ugt i8 %triangle_2d_same_y0_s, %triangle_2d_y2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:100->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:254]   --->   Operation 70 'icmp' 'icmp_ln895_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln895_1)   --->   "%select_ln101_1 = select i1 %icmp_ln895_4, i8 %triangle_2d_same_y0_s, i8 %triangle_2d_y2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:101->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:254]   --->   Operation 71 'select' 'select_ln101_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (1.55ns)   --->   "%icmp_ln895_5 = icmp ugt i8 %triangle_2d_same_y1_s, %triangle_2d_y2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:107->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:254]   --->   Operation 72 'icmp' 'icmp_ln895_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln108_1 = select i1 %icmp_ln895_5, i8 %triangle_2d_same_y1_s, i8 %triangle_2d_y2_V_rea" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:108->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:254]   --->   Operation 73 'select' 'select_ln108_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln895_1 = select i1 %icmp_ln895_3, i8 %select_ln101_1, i8 %select_ln108_1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:98->F200818_rendering_hls/src/sdsoc/rendering_new.cpp:254]   --->   Operation 74 'select' 'select_ln895_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "store i8 %select_ln895_1, i8* @max_min_V_3, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:254]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %triangle_2d_z_V_read, i8 %triangle_2d_y2_V_rea, i8 %triangle_2d_x2_V_rea, i8 %triangle_2d_same_y1_s)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:270]   --->   Operation 76 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_3)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:271]   --->   Operation 77 'write' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.26>
ST_4 : Operation 78 [1/1] (1.91ns)   --->   "%sub_ln214 = sub i8 %select_ln895, %select_ln887" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:255]   --->   Operation 78 'sub' 'sub_ln214' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "store i8 %sub_ln214, i8* @max_min_V_4, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:255]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %select_ln895 to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 80 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %select_ln887 to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 81 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.91ns)   --->   "%ret_V = sub i9 %lhs_V, %rhs_V" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 82 'sub' 'ret_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%lhs_V_7 = zext i8 %select_ln895_1 to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 83 'zext' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i8 %select_ln887_1 to i9" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 84 'zext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.91ns)   --->   "%ret_V_8 = sub i9 %lhs_V_7, %rhs_V_5" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 85 'sub' 'ret_V_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln214 = sext i9 %ret_V to i16" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 86 'sext' 'sext_ln214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln214_1 = sext i9 %ret_V_8 to i16" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 87 'sext' 'sext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (4.35ns)   --->   "%mul_ln214 = mul i16 %sext_ln214_1, %sext_ln214" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 88 'mul' 'mul_ln214' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "store i16 %mul_ln214, i16* @max_index_V_0, align 2" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:258]   --->   Operation 89 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16(i8 %select_ln895, i8 %select_ln887, i16 %mul_ln214)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:275]   --->   Operation 90 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_4)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:276]   --->   Operation 91 'write' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 0, i8 %sub_ln214, i8 %select_ln895_1, i8 %select_ln887_1)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:281]   --->   Operation 92 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_5)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:282]   --->   Operation 93 'write' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br label %1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:283]   --->   Operation 94 'br' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:284]   --->   Operation 95 'ret' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:221]   --->   Operation 96 'write' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%max_index_V_0_load = load i16* @max_index_V_0, align 2" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:223]   --->   Operation 97 'load' 'max_index_V_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16(i8 %max_min_V_1_load, i8 %max_min_V_0_load, i16 %max_index_V_0_load)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:225]   --->   Operation 98 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_s)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:226]   --->   Operation 99 'write' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%max_min_V_3_load = load i8* @max_min_V_3, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:229]   --->   Operation 100 'load' 'max_min_V_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%max_min_V_4_load = load i8* @max_min_V_4, align 1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:230]   --->   Operation 101 'load' 'max_min_V_4_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 0, i8 %max_min_V_4_load, i8 %max_min_V_3_load, i8 %max_min_V_2_load)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:231]   --->   Operation 102 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_1)" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:232]   --->   Operation 103 'write' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br label %1" [F200818_rendering_hls/src/sdsoc/rendering_new.cpp:233]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ triangle_2d_x0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_y0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_x1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_y1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_x2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_y2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ triangle_2d_z_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Output_1_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ max_min_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_index_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_min_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
triangle_2d_z_V_read  (read          ) [ 001100000]
triangle_2d_y2_V_rea  (read          ) [ 001100000]
triangle_2d_x2_V_rea  (read          ) [ 001100000]
triangle_2d_y1_V_rea  (read          ) [ 001000000]
triangle_2d_x1_V_rea  (read          ) [ 001000000]
triangle_2d_y0_V_rea  (read          ) [ 001000000]
triangle_2d_x0_V_rea  (read          ) [ 001000000]
lhs_V_1               (zext          ) [ 000000000]
rhs_V_1               (zext          ) [ 000000000]
ret_V_1               (sub           ) [ 000000000]
lhs_V_2               (zext          ) [ 000000000]
rhs_V_2               (zext          ) [ 000000000]
ret_V_2               (sub           ) [ 000000000]
lhs_V_3               (sext          ) [ 000000000]
rhs_V_3               (sext          ) [ 000000000]
ret_V_3               (mul           ) [ 000000000]
trunc_ln1352          (trunc         ) [ 000000000]
lhs_V_4               (zext          ) [ 000000000]
ret_V_4               (sub           ) [ 000000000]
lhs_V_5               (zext          ) [ 000000000]
ret_V_5               (sub           ) [ 000000000]
lhs_V_6               (sext          ) [ 000000000]
rhs_V_4               (sext          ) [ 000000000]
ret_V_6               (mul           ) [ 000000000]
trunc_ln1352_1        (trunc         ) [ 000000000]
ret_V_7               (sub           ) [ 000000000]
icmp_ln209            (icmp          ) [ 011111111]
max_min_V_0_load      (load          ) [ 000000110]
max_min_V_1_load      (load          ) [ 000000110]
max_min_V_2_load      (load          ) [ 000000111]
br_ln209              (br            ) [ 000000000]
tmp                   (bitselect     ) [ 001000000]
write_ln215           (write         ) [ 000000000]
triangle_2d_same_x0_s (select        ) [ 000100000]
triangle_2d_same_y0_s (select        ) [ 000100000]
triangle_2d_same_x1_s (select        ) [ 000100000]
triangle_2d_same_y1_s (select        ) [ 000100000]
p_Result_2            (bitconcatenate) [ 000000000]
write_ln265           (write         ) [ 000000000]
icmp_ln887            (icmp          ) [ 000000000]
icmp_ln887_1          (icmp          ) [ 000000000]
select_ln120          (select        ) [ 000000000]
icmp_ln887_2          (icmp          ) [ 000000000]
select_ln127          (select        ) [ 000000000]
select_ln887          (select        ) [ 000010000]
store_ln251           (store         ) [ 000000000]
icmp_ln895            (icmp          ) [ 000000000]
icmp_ln895_1          (icmp          ) [ 000000000]
select_ln101          (select        ) [ 000000000]
icmp_ln895_2          (icmp          ) [ 000000000]
select_ln108          (select        ) [ 000000000]
select_ln895          (select        ) [ 000010000]
store_ln252           (store         ) [ 000000000]
icmp_ln887_3          (icmp          ) [ 000000000]
icmp_ln887_4          (icmp          ) [ 000000000]
select_ln120_1        (select        ) [ 000000000]
icmp_ln887_5          (icmp          ) [ 000000000]
select_ln127_1        (select        ) [ 000000000]
select_ln887_1        (select        ) [ 000011000]
store_ln253           (store         ) [ 000000000]
icmp_ln895_3          (icmp          ) [ 000000000]
icmp_ln895_4          (icmp          ) [ 000000000]
select_ln101_1        (select        ) [ 000000000]
icmp_ln895_5          (icmp          ) [ 000000000]
select_ln108_1        (select        ) [ 000000000]
select_ln895_1        (select        ) [ 000011000]
store_ln254           (store         ) [ 000000000]
p_Result_3            (bitconcatenate) [ 000000000]
write_ln271           (write         ) [ 000000000]
sub_ln214             (sub           ) [ 000001000]
store_ln255           (store         ) [ 000000000]
lhs_V                 (zext          ) [ 000000000]
rhs_V                 (zext          ) [ 000000000]
ret_V                 (sub           ) [ 000000000]
lhs_V_7               (zext          ) [ 000000000]
rhs_V_5               (zext          ) [ 000000000]
ret_V_8               (sub           ) [ 000000000]
sext_ln214            (sext          ) [ 000000000]
sext_ln214_1          (sext          ) [ 000000000]
mul_ln214             (mul           ) [ 000000000]
store_ln258           (store         ) [ 000000000]
p_Result_4            (bitconcatenate) [ 000000000]
write_ln276           (write         ) [ 000000000]
p_Result_5            (bitconcatenate) [ 000000000]
write_ln282           (write         ) [ 000000000]
br_ln283              (br            ) [ 000000000]
ret_ln284             (ret           ) [ 000000000]
write_ln221           (write         ) [ 000000000]
max_index_V_0_load    (load          ) [ 000000000]
p_Result_s            (bitconcatenate) [ 000000000]
write_ln226           (write         ) [ 000000000]
max_min_V_3_load      (load          ) [ 000000000]
max_min_V_4_load      (load          ) [ 000000000]
p_Result_1            (bitconcatenate) [ 000000000]
write_ln232           (write         ) [ 000000000]
br_ln233              (br            ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="triangle_2d_x0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_x0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="triangle_2d_y0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_y0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="triangle_2d_x1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_x1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="triangle_2d_y1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_y1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="triangle_2d_x2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_x2_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="triangle_2d_y2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_y2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="triangle_2d_z_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="triangle_2d_z_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Output_1_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_min_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="max_min_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="max_min_V_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="max_index_V_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_index_V_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="max_min_V_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="max_min_V_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_min_V_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="triangle_2d_z_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_z_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="triangle_2d_y2_V_rea_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_y2_V_rea/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="triangle_2d_x2_V_rea_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_x2_V_rea/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="triangle_2d_y1_V_rea_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_y1_V_rea/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="triangle_2d_x1_V_rea_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_x1_V_rea/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="triangle_2d_y0_V_rea_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_y0_V_rea/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="triangle_2d_x0_V_rea_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="triangle_2d_x0_V_rea/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln215/1 write_ln265/2 write_ln271/3 write_ln276/4 write_ln282/5 write_ln221/6 write_ln226/7 write_ln232/8 "/>
</bind>
</comp>

<comp id="97" class="1004" name="lhs_V_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="rhs_V_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="ret_V_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="lhs_V_2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="rhs_V_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="ret_V_2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="lhs_V_3_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="rhs_V_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="ret_V_3_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="9" slack="0"/>
<pin id="136" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln1352_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="18" slack="0"/>
<pin id="141" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="lhs_V_4_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="ret_V_4_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="lhs_V_5_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_5/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="ret_V_5_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lhs_V_6_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_6/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="rhs_V_4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ret_V_6_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="9" slack="0"/>
<pin id="174" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln1352_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="18" slack="0"/>
<pin id="179" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="ret_V_7_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="18" slack="0"/>
<pin id="183" dir="0" index="1" bw="18" slack="0"/>
<pin id="184" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_7/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln209_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="17" slack="0"/>
<pin id="189" dir="0" index="1" bw="17" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="max_min_V_0_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_min_V_0_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="max_min_V_1_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_min_V_1_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="max_min_V_2_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_min_V_2_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="18" slack="0"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="triangle_2d_same_x0_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="8" slack="1"/>
<pin id="216" dir="0" index="2" bw="8" slack="1"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="triangle_2d_same_x0_s/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="triangle_2d_same_y0_s_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="8" slack="1"/>
<pin id="221" dir="0" index="2" bw="8" slack="1"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="triangle_2d_same_y0_s/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="triangle_2d_same_x1_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="8" slack="1"/>
<pin id="226" dir="0" index="2" bw="8" slack="1"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="triangle_2d_same_x1_s/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="triangle_2d_same_y1_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="8" slack="1"/>
<pin id="231" dir="0" index="2" bw="8" slack="1"/>
<pin id="232" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="triangle_2d_same_y1_s/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="0" index="3" bw="8" slack="0"/>
<pin id="238" dir="0" index="4" bw="1" slack="0"/>
<pin id="239" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln887_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="1"/>
<pin id="248" dir="0" index="1" bw="8" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln887_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="0" index="1" bw="8" slack="2"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln120_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="1"/>
<pin id="257" dir="0" index="2" bw="8" slack="2"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln887_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="0" index="1" bw="8" slack="2"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln127_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="1"/>
<pin id="267" dir="0" index="2" bw="8" slack="2"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln127/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln887_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln887/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln251_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln251/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln895_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="0" index="1" bw="8" slack="1"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln895_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="0" index="1" bw="8" slack="2"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln101_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="1"/>
<pin id="295" dir="0" index="2" bw="8" slack="2"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln895_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="0" index="1" bw="8" slack="2"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln108_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="1"/>
<pin id="305" dir="0" index="2" bw="8" slack="2"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln895_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln252_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln887_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="0" index="1" bw="8" slack="1"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_3/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln887_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="0" index="1" bw="8" slack="2"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_4/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln120_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="1"/>
<pin id="333" dir="0" index="2" bw="8" slack="2"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln887_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="1"/>
<pin id="338" dir="0" index="1" bw="8" slack="2"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_5/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln127_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="1"/>
<pin id="343" dir="0" index="2" bw="8" slack="2"/>
<pin id="344" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln127_1/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln887_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln887_1/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln253_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln253/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln895_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="1"/>
<pin id="362" dir="0" index="1" bw="8" slack="1"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_3/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln895_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="0" index="1" bw="8" slack="2"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_4/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln101_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="1"/>
<pin id="371" dir="0" index="2" bw="8" slack="2"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln895_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="0" index="1" bw="8" slack="2"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_5/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln108_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="1"/>
<pin id="381" dir="0" index="2" bw="8" slack="2"/>
<pin id="382" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_1/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="select_ln895_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln895_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln254_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln254/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Result_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="2"/>
<pin id="401" dir="0" index="2" bw="8" slack="2"/>
<pin id="402" dir="0" index="3" bw="8" slack="2"/>
<pin id="403" dir="0" index="4" bw="8" slack="1"/>
<pin id="404" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sub_ln214_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="0" index="1" bw="8" slack="1"/>
<pin id="410" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln255_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="lhs_V_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="rhs_V_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="ret_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="lhs_V_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="1"/>
<pin id="431" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_7/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="rhs_V_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="ret_V_8_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln214_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="0"/>
<pin id="443" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln214_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="0"/>
<pin id="447" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln214_1/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="mul_ln214_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="0" index="1" bw="9" slack="0"/>
<pin id="452" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln214/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="store_ln258_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="16" slack="0"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_Result_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="1"/>
<pin id="464" dir="0" index="2" bw="8" slack="1"/>
<pin id="465" dir="0" index="3" bw="16" slack="0"/>
<pin id="466" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_5_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="8" slack="1"/>
<pin id="474" dir="0" index="3" bw="8" slack="2"/>
<pin id="475" dir="0" index="4" bw="8" slack="2"/>
<pin id="476" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="max_index_V_0_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_index_V_0_load/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Result_s_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="2"/>
<pin id="487" dir="0" index="2" bw="8" slack="2"/>
<pin id="488" dir="0" index="3" bw="16" slack="0"/>
<pin id="489" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="max_min_V_3_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_min_V_3_load/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="max_min_V_4_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_min_V_4_load/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Result_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="8" slack="0"/>
<pin id="505" dir="0" index="3" bw="8" slack="0"/>
<pin id="506" dir="0" index="4" bw="8" slack="3"/>
<pin id="507" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/8 "/>
</bind>
</comp>

<comp id="513" class="1005" name="triangle_2d_z_V_read_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="2"/>
<pin id="515" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="triangle_2d_z_V_read "/>
</bind>
</comp>

<comp id="518" class="1005" name="triangle_2d_y2_V_rea_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="2"/>
<pin id="520" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="triangle_2d_y2_V_rea "/>
</bind>
</comp>

<comp id="531" class="1005" name="triangle_2d_x2_V_rea_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="2"/>
<pin id="533" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="triangle_2d_x2_V_rea "/>
</bind>
</comp>

<comp id="544" class="1005" name="triangle_2d_y1_V_rea_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_y1_V_rea "/>
</bind>
</comp>

<comp id="550" class="1005" name="triangle_2d_x1_V_rea_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_x1_V_rea "/>
</bind>
</comp>

<comp id="556" class="1005" name="triangle_2d_y0_V_rea_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_y0_V_rea "/>
</bind>
</comp>

<comp id="562" class="1005" name="triangle_2d_x0_V_rea_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="1"/>
<pin id="564" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_x0_V_rea "/>
</bind>
</comp>

<comp id="568" class="1005" name="icmp_ln209_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="4"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln209 "/>
</bind>
</comp>

<comp id="572" class="1005" name="max_min_V_0_load_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="2"/>
<pin id="574" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="max_min_V_0_load "/>
</bind>
</comp>

<comp id="577" class="1005" name="max_min_V_1_load_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="2"/>
<pin id="579" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="max_min_V_1_load "/>
</bind>
</comp>

<comp id="582" class="1005" name="max_min_V_2_load_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="3"/>
<pin id="584" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="max_min_V_2_load "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="595" class="1005" name="triangle_2d_same_x0_s_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="1"/>
<pin id="597" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x0_s "/>
</bind>
</comp>

<comp id="605" class="1005" name="triangle_2d_same_y0_s_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y0_s "/>
</bind>
</comp>

<comp id="615" class="1005" name="triangle_2d_same_x1_s_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_x1_s "/>
</bind>
</comp>

<comp id="625" class="1005" name="triangle_2d_same_y1_s_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="triangle_2d_same_y1_s "/>
</bind>
</comp>

<comp id="636" class="1005" name="select_ln887_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="1"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln887 "/>
</bind>
</comp>

<comp id="643" class="1005" name="select_ln895_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln895 "/>
</bind>
</comp>

<comp id="650" class="1005" name="select_ln887_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="1"/>
<pin id="652" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln887_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="select_ln895_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="1"/>
<pin id="658" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln895_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="sub_ln214_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln214 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="28" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="58" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="82" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="97" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="64" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="76" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="111" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="105" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="119" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="52" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="115" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="70" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="101" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="147" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="157" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="163" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="133" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="171" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="139" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="177" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="181" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="223" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="218" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="213" pin="3"/><net_sink comp="233" pin=3"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="233" pin=4"/></net>

<net id="245"><net_src comp="233" pin="5"/><net_sink comp="88" pin=2"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="246" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="254" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="284" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="292" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="302" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="322" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="330" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="340" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="20" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="360" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="368" pin="3"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="378" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="405"><net_src comp="38" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="5"/><net_sink comp="88" pin=2"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="26" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="423" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="435" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="441" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="22" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="449" pin="2"/><net_sink comp="461" pin=3"/></net>

<net id="469"><net_src comp="461" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="477"><net_src comp="38" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="470" pin="5"/><net_sink comp="88" pin=2"/></net>

<net id="483"><net_src comp="22" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="42" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="480" pin="1"/><net_sink comp="484" pin=3"/></net>

<net id="492"><net_src comp="484" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="496"><net_src comp="24" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="26" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="508"><net_src comp="38" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="40" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="497" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="493" pin="1"/><net_sink comp="501" pin=3"/></net>

<net id="512"><net_src comp="501" pin="5"/><net_sink comp="88" pin=2"/></net>

<net id="516"><net_src comp="46" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="521"><net_src comp="52" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="527"><net_src comp="518" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="529"><net_src comp="518" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="530"><net_src comp="518" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="534"><net_src comp="58" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="542"><net_src comp="531" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="543"><net_src comp="531" pin="1"/><net_sink comp="398" pin=3"/></net>

<net id="547"><net_src comp="64" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="553"><net_src comp="70" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="559"><net_src comp="76" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="565"><net_src comp="82" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="571"><net_src comp="187" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="193" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="580"><net_src comp="197" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="585"><net_src comp="201" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="501" pin=4"/></net>

<net id="590"><net_src comp="205" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="598"><net_src comp="213" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="602"><net_src comp="595" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="603"><net_src comp="595" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="608"><net_src comp="218" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="618"><net_src comp="223" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="622"><net_src comp="615" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="628"><net_src comp="228" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="639"><net_src comp="270" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="646"><net_src comp="308" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="653"><net_src comp="346" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="470" pin=4"/></net>

<net id="659"><net_src comp="384" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="470" pin=3"/></net>

<net id="665"><net_src comp="407" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="470" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_1_V_V | {1 2 3 4 5 6 7 8 }
	Port: max_min_V_0 | {3 }
	Port: max_min_V_1 | {3 }
	Port: max_min_V_2 | {3 }
	Port: max_index_V_0 | {4 }
	Port: max_min_V_3 | {3 }
	Port: max_min_V_4 | {4 }
 - Input state : 
	Port: rasterization1_odd_m : triangle_2d_x0_V | {1 }
	Port: rasterization1_odd_m : triangle_2d_y0_V | {1 }
	Port: rasterization1_odd_m : triangle_2d_x1_V | {1 }
	Port: rasterization1_odd_m : triangle_2d_y1_V | {1 }
	Port: rasterization1_odd_m : triangle_2d_x2_V | {1 }
	Port: rasterization1_odd_m : triangle_2d_y2_V | {1 }
	Port: rasterization1_odd_m : triangle_2d_z_V | {1 }
	Port: rasterization1_odd_m : Output_1_V_V | {}
	Port: rasterization1_odd_m : max_min_V_0 | {1 }
	Port: rasterization1_odd_m : max_min_V_1 | {1 }
	Port: rasterization1_odd_m : max_min_V_2 | {1 }
	Port: rasterization1_odd_m : max_index_V_0 | {7 }
	Port: rasterization1_odd_m : max_min_V_3 | {8 }
	Port: rasterization1_odd_m : max_min_V_4 | {8 }
  - Chain level:
	State 1
		ret_V_1 : 1
		ret_V_2 : 1
		lhs_V_3 : 2
		rhs_V_3 : 2
		ret_V_3 : 3
		trunc_ln1352 : 4
		ret_V_4 : 1
		ret_V_5 : 1
		lhs_V_6 : 2
		rhs_V_4 : 2
		ret_V_6 : 3
		trunc_ln1352_1 : 4
		ret_V_7 : 4
		icmp_ln209 : 5
		br_ln209 : 6
		tmp : 5
	State 2
		p_Result_2 : 1
		write_ln265 : 2
	State 3
		select_ln120 : 1
		select_ln127 : 1
		select_ln887 : 2
		store_ln251 : 3
		select_ln101 : 1
		select_ln108 : 1
		select_ln895 : 2
		store_ln252 : 3
		select_ln120_1 : 1
		select_ln127_1 : 1
		select_ln887_1 : 2
		store_ln253 : 3
		select_ln101_1 : 1
		select_ln108_1 : 1
		select_ln895_1 : 2
		store_ln254 : 3
		write_ln271 : 1
	State 4
		store_ln255 : 1
		ret_V : 1
		ret_V_8 : 1
		sext_ln214 : 2
		sext_ln214_1 : 2
		mul_ln214 : 3
		store_ln258 : 4
		p_Result_4 : 4
		write_ln276 : 5
	State 5
		write_ln282 : 1
	State 6
	State 7
		p_Result_s : 1
		write_ln226 : 2
	State 8
		p_Result_1 : 1
		write_ln232 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |          ret_V_3_fu_133         |    0    |    0    |    51   |
|    mul   |          ret_V_6_fu_171         |    0    |    0    |    51   |
|          |         mul_ln214_fu_449        |    0    |    0    |    51   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln209_fu_187        |    0    |    0    |    18   |
|          |        icmp_ln887_fu_246        |    0    |    0    |    11   |
|          |       icmp_ln887_1_fu_250       |    0    |    0    |    11   |
|          |       icmp_ln887_2_fu_260       |    0    |    0    |    11   |
|          |        icmp_ln895_fu_284        |    0    |    0    |    11   |
|          |       icmp_ln895_1_fu_288       |    0    |    0    |    11   |
|   icmp   |       icmp_ln895_2_fu_298       |    0    |    0    |    11   |
|          |       icmp_ln887_3_fu_322       |    0    |    0    |    11   |
|          |       icmp_ln887_4_fu_326       |    0    |    0    |    11   |
|          |       icmp_ln887_5_fu_336       |    0    |    0    |    11   |
|          |       icmp_ln895_3_fu_360       |    0    |    0    |    11   |
|          |       icmp_ln895_4_fu_364       |    0    |    0    |    11   |
|          |       icmp_ln895_5_fu_374       |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|
|          |          ret_V_1_fu_105         |    0    |    0    |    15   |
|          |          ret_V_2_fu_119         |    0    |    0    |    15   |
|          |          ret_V_4_fu_147         |    0    |    0    |    15   |
|    sub   |          ret_V_5_fu_157         |    0    |    0    |    15   |
|          |          ret_V_7_fu_181         |    0    |    0    |    25   |
|          |         sub_ln214_fu_407        |    0    |    0    |    15   |
|          |           ret_V_fu_423          |    0    |    0    |    15   |
|          |          ret_V_8_fu_435         |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |   triangle_2d_same_x0_s_fu_213  |    0    |    0    |    8    |
|          |   triangle_2d_same_y0_s_fu_218  |    0    |    0    |    8    |
|          |   triangle_2d_same_x1_s_fu_223  |    0    |    0    |    8    |
|          |   triangle_2d_same_y1_s_fu_228  |    0    |    0    |    8    |
|          |       select_ln120_fu_254       |    0    |    0    |    8    |
|          |       select_ln127_fu_264       |    0    |    0    |    8    |
|          |       select_ln887_fu_270       |    0    |    0    |    8    |
|  select  |       select_ln101_fu_292       |    0    |    0    |    8    |
|          |       select_ln108_fu_302       |    0    |    0    |    8    |
|          |       select_ln895_fu_308       |    0    |    0    |    8    |
|          |      select_ln120_1_fu_330      |    0    |    0    |    8    |
|          |      select_ln127_1_fu_340      |    0    |    0    |    8    |
|          |      select_ln887_1_fu_346      |    0    |    0    |    8    |
|          |      select_ln101_1_fu_368      |    0    |    0    |    8    |
|          |      select_ln108_1_fu_378      |    0    |    0    |    8    |
|          |      select_ln895_1_fu_384      |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|
|          | triangle_2d_z_V_read_read_fu_46 |    0    |    0    |    0    |
|          | triangle_2d_y2_V_rea_read_fu_52 |    0    |    0    |    0    |
|          | triangle_2d_x2_V_rea_read_fu_58 |    0    |    0    |    0    |
|   read   | triangle_2d_y1_V_rea_read_fu_64 |    0    |    0    |    0    |
|          | triangle_2d_x1_V_rea_read_fu_70 |    0    |    0    |    0    |
|          | triangle_2d_y0_V_rea_read_fu_76 |    0    |    0    |    0    |
|          | triangle_2d_x0_V_rea_read_fu_82 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_88         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          lhs_V_1_fu_97          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_101         |    0    |    0    |    0    |
|          |          lhs_V_2_fu_111         |    0    |    0    |    0    |
|          |          rhs_V_2_fu_115         |    0    |    0    |    0    |
|   zext   |          lhs_V_4_fu_143         |    0    |    0    |    0    |
|          |          lhs_V_5_fu_153         |    0    |    0    |    0    |
|          |           lhs_V_fu_417          |    0    |    0    |    0    |
|          |           rhs_V_fu_420          |    0    |    0    |    0    |
|          |          lhs_V_7_fu_429         |    0    |    0    |    0    |
|          |          rhs_V_5_fu_432         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          lhs_V_3_fu_125         |    0    |    0    |    0    |
|          |          rhs_V_3_fu_129         |    0    |    0    |    0    |
|   sext   |          lhs_V_6_fu_163         |    0    |    0    |    0    |
|          |          rhs_V_4_fu_167         |    0    |    0    |    0    |
|          |        sext_ln214_fu_441        |    0    |    0    |    0    |
|          |       sext_ln214_1_fu_445       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln1352_fu_139       |    0    |    0    |    0    |
|          |      trunc_ln1352_1_fu_177      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| bitselect|            tmp_fu_205           |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        p_Result_2_fu_233        |    0    |    0    |    0    |
|          |        p_Result_3_fu_398        |    0    |    0    |    0    |
|bitconcatenate|        p_Result_4_fu_461        |    0    |    0    |    0    |
|          |        p_Result_5_fu_470        |    0    |    0    |    0    |
|          |        p_Result_s_fu_484        |    0    |    0    |    0    |
|          |        p_Result_1_fu_501        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    0    |    0    |   561   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      icmp_ln209_reg_568     |    1   |
|   max_min_V_0_load_reg_572  |    8   |
|   max_min_V_1_load_reg_577  |    8   |
|   max_min_V_2_load_reg_582  |    8   |
|    select_ln887_1_reg_650   |    8   |
|     select_ln887_reg_636    |    8   |
|    select_ln895_1_reg_656   |    8   |
|     select_ln895_reg_643    |    8   |
|      sub_ln214_reg_662      |    8   |
|         tmp_reg_587         |    1   |
|triangle_2d_same_x0_s_reg_595|    8   |
|triangle_2d_same_x1_s_reg_615|    8   |
|triangle_2d_same_y0_s_reg_605|    8   |
|triangle_2d_same_y1_s_reg_625|    8   |
| triangle_2d_x0_V_rea_reg_562|    8   |
| triangle_2d_x1_V_rea_reg_550|    8   |
| triangle_2d_x2_V_rea_reg_531|    8   |
| triangle_2d_y0_V_rea_reg_556|    8   |
| triangle_2d_y1_V_rea_reg_544|    8   |
| triangle_2d_y2_V_rea_reg_518|    8   |
| triangle_2d_z_V_read_reg_513|    8   |
+-----------------------------+--------+
|            Total            |   154  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_88 |  p2  |   8  |  32  |   256  ||    38   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  2.0014 ||    38   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   561  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   38   |
|  Register |    -   |    -   |   154  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   154  |   599  |
+-----------+--------+--------+--------+--------+
