LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY Controleur_VGA IS 
	PORT	( 	clk 	:IN STD_LOGIC;
				reset	:IN STD_LOGIC;
				
	
			);
END Controleur_VGA;

ARCHITECTURE Arch-Controleur_VGA OF Controleur_VGA IS 

				
		
	