<!DOCTYPE html>
<html lang="en">
  <head>
    <title>RISC-V Summit Europe 2024 - Conference</title>
    <meta charset="UTF-8">
    <meta http-equiv="refresh" content="1800">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link href="/assets/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-T3c6CoIi6uLrA9TneNEoa7RxnatzjcDSCmG1MXxSR1GAsXEV/Dwwykc2MPK8M2HN" crossorigin="anonymous">
    <link rel="stylesheet" href="/assets/css/font.css">
    <link rel="stylesheet" href="/assets/css/summit2024.css">

  </head>
  <body style="padding-top: 75px;">

    <nav class="navbar navbar-dark fixed-top navbar-expand-xl nav-colors justify-content-between">
      <div class="container">
        <a class="navbar-brand" href="/summit/2024/"><img src="media/logos/RISCV-logo-white.png" alt="RISC-V logo" height="40"></a>
        <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
          <span class="navbar-toggler-icon"></span>
        </button>
        <div class="collapse navbar-collapse" id="navbarSupportedContent">
          <ul class="navbar-nav me-auto mb-2 mb-lg-0">
            <li class="nav-item">
              <a class="nav-link" href="/summit/2024"><span style="font-weight: bold">Summit Europe 2024</span></a>
            </li>
            <li class="nav-item dropdown">
              <a class="nav-link dropdown-toggle active" aria-current="page" role="button" data-bs-toggle="dropdown">Program</a>
              <ul class="dropdown-menu">
                <li><a class="dropdown-item" href="conference">Main program (Tuesday to Thursday)</a></li>
                <li><a class="dropdown-item" href="posters">Posters (Tuesday to Thursday)</a></li>
                <li><a class="dropdown-item" href="twgs">Technical Work Groups &amp; Tutorials (Monday)</a></li>
                <li><a class="dropdown-item" href="sideevents">Side Events (Friday)</a></li>
              </ul>
            </li>
            <li class="nav-item dropdown">
              <a class="nav-link dropdown-toggle" role="button" data-bs-toggle="dropdown">Calls for Proposals</a>
              <ul class="dropdown-menu">
                <li><a class="dropdown-item" href="cfp">Main program</a></li>
                <li><a class="dropdown-item" href="sideevents">Side Events (Friday)</a></li>
                <li><a class="dropdown-item" href="demoday">University Demo Day</a></li>
              </ul>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="registration">Registration</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="venue">Venue & Accomodation</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="sponsoring">Sponsoring</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="about">About Us</a>
            </li>
          </ul>
        </div>
      </div>
    </nav>

    <main class="container">
        <div>
          <figure class="figure container">
    <img src="media/banners/calista.jpg" class="figure-img img-fluid rounded" style="width: 100%" alt="banner" />
    
</figure>

<div class="container mb-3" id="conference-program">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h1 class="text-body-emphasis text-center my-3">Conference Program
</h1>

    <p class="lead text-center mb-4">The main conference program along with the Expo will run from Tuesday to Thursday.
</p>

    <div class="schedule">



<div class="schedule-day" id="top-tue">Tuesday, June 25th</div>






<div class="schedule-block-title org">
  <span class="schedule-block-time">09:00-09:40</span><br /><span class="schedule-block-name">Welcome</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="welcome" />
<span class="schedule-time">09:00</span> - <span class="schedule-title">Welcome</span> - <span class="schedule-author">Stefan Wallentowitz, Hochschule München</span> <a href="#welcome-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="risc-v-in-2024" />
<span class="schedule-time">09:15</span> - <span class="schedule-title">RISC-V in 2024</span> - <span class="schedule-author">Calista Redmond, RISC-V International</span> <a href="#risc-v-in-2024-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">9:40-10:30</span><br /><span class="schedule-block-name">Keynotes</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="all-in-one-risc-v-ai-compute-engine" />
<span class="schedule-time">09:40</span> - <span class="schedule-title">All-in-One RISC-V AI compute engine</span> - <span class="schedule-author">Roger Espasa, Semidynamics Technology Services SL</span> <a href="#all-in-one-risc-v-ai-compute-engine-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="take-advantage-of-risc-v-without-adding-risk-to-your-next-generation-soc-and-system-design" />
<span class="schedule-time">10:00</span> - <span class="schedule-title">Take advantage of RISC-V without adding risk to your next generation SoC and system design</span> - <span class="schedule-author">Thomas Heurung, Siemens EDA</span> <a href="#take-advantage-of-risc-v-without-adding-risk-to-your-next-generation-soc-and-system-design-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="solving-the-risc-v-puzzle-optimal-performance-with-zero-risk" />
<span class="schedule-time">10:15</span> - <span class="schedule-title">Solving the RISC-V puzzle - Optimal performance with zero risk</span> - <span class="schedule-author">Ron Black, Codasip</span> <a href="#solving-the-risc-v-puzzle-optimal-performance-with-zero-risk-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title break">
  <span class="schedule-block-time">10:30-11:30</span><br /><span class="schedule-block-name">Break, Booth, Posters</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="break-booth-posters" />
<span class="schedule-time">10:30</span> - <span class="schedule-title">Break, Booth, Posters</span> <a href="#break-booth-posters-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">11:30-12:00</span><br /><span class="schedule-block-name">Keynotes</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="risc-v-state-of-the-union" />
<span class="schedule-time">11:30</span> - <span class="schedule-title">RISC-V State of the Union</span> - <span class="schedule-author">Krste Asanović, SiFive</span> <a href="#risc-v-state-of-the-union-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">12:00-12:15</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="optimizing-data-transport-architectures-in-risc-v-socs-for-ai-ml-applications" />
<span class="schedule-time">12:00</span> - <span class="schedule-title">Optimizing Data Transport Architectures in RISC-V SoCs for AI/ML Applications</span> - <span class="schedule-author">Ashley Stevens , Arteris</span> <a href="#optimizing-data-transport-architectures-in-risc-v-socs-for-ai-ml-applications-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">12:15-12:30</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="enhancing-convolutional-neural-network-computation-with-integrated-matrix-extension" />
<span class="schedule-time">12:15</span> - <span class="schedule-title">Enhancing convolutional neural network computation with integrated matrix extension</span> - <span class="schedule-author">Jim Chun-Nan Ke, Andes Tech</span> <a href="#enhancing-convolutional-neural-network-computation-with-integrated-matrix-extension-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title break">
  <span class="schedule-block-time">12:30-14:00</span><br /><span class="schedule-block-name">Lunch, Booth, Posters &amp; Demos</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="demo-theatre-talk-boosting-ai-on-semidynamics-risc-v-cores-with-custom-tensor-instructions" />
<span class="schedule-time">12:40</span> - <span class="schedule-title">Demo Theatre Talk: Boosting AI on Semidynamics RISC-V Cores with Custom Tensor Instructions</span> - <span class="schedule-author">Pedro Marcuello, Semidynamics Technology Services SL  </span> <a href="#demo-theatre-talk-boosting-ai-on-semidynamics-risc-v-cores-with-custom-tensor-instructions-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-breaking-the-risc-v-processor-customization-barrier-with-formal-verification" />
<span class="schedule-time">12:50</span> - <span class="schedule-title">Demo Theatre Talk: Breaking the RISC-V Processor Customization Barrier with Formal Verification</span> - <span class="schedule-author">Sven Beyer, Siemens EDA</span> <a href="#demo-theatre-talk-breaking-the-risc-v-processor-customization-barrier-with-formal-verification-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-enhancements-to-sifive-s-essential-product-line" />
<span class="schedule-time">13:00</span> - <span class="schedule-title">Demo Theatre Talk: Enhancements to SiFive's Essential product line</span> - <span class="schedule-author">Pete Lewin, SiFive</span> <a href="#demo-theatre-talk-enhancements-to-sifive-s-essential-product-line-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-andes-high-value-risc-v-processors-and-their-application" />
<span class="schedule-time">13:10</span> - <span class="schedule-title">Demo Theatre Talk: Andes High Value RISC-V Processors and Their Application</span> - <span class="schedule-author">Frankwell Lin, Andes</span> <a href="#demo-theatre-talk-andes-high-value-risc-v-processors-and-their-application-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-tba" />
<span class="schedule-time">13:20</span> - <span class="schedule-title">Demo Theatre Talk, tba</span> <a href="#demo-theatre-talk-tba-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-driving-soc-innovation-with-synopsys-risc-v-solutions" />
<span class="schedule-time">13:30</span> - <span class="schedule-title">Demo Theatre Talk: Driving SoC Innovation with Synopsys RISC-V Solutions</span> - <span class="schedule-author">Rich Collins, Synopsys</span> <a href="#demo-theatre-talk-driving-soc-innovation-with-synopsys-risc-v-solutions-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">14:00-14:30</span><br /><span class="schedule-block-name">Invited</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="the-intelligent-wave-how-a-growth-in-advanced-and-accelerated-compute-will-drive-adoption-of-risc-v" />
<span class="schedule-time">14:00</span> - <span class="schedule-title">The intelligent wave: How a growth in advanced and accelerated compute will drive adoption of RISC-V</span> - <span class="schedule-author">Edward Wilford, Omdia</span> <a href="#the-intelligent-wave-how-a-growth-in-advanced-and-accelerated-compute-will-drive-adoption-of-risc-v-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">14:30-15:00</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="towards-neuromorphic-acceleration-through-register-streaming-extensions-on-risc-v-cores" />
<span class="schedule-time">14:30</span> - <span class="schedule-title">Towards Neuromorphic Acceleration through Register-Streaming Extensions on RISC-V Cores</span> - <span class="schedule-author">Simone Manoni, University of Bologna</span> <a href="#towards-neuromorphic-acceleration-through-register-streaming-extensions-on-risc-v-cores-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="perfxlm-a-llm-inference-engine-on-risc-v-cpus" />
<span class="schedule-time">14:45</span> - <span class="schedule-title">PerfXLM: A LLM Inference Engine on RISC-V CPUs</span> - <span class="schedule-author">Chiyo Wang, PerfXLab Technologies</span> <a href="#perfxlm-a-llm-inference-engine-on-risc-v-cpus-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title break">
  <span class="schedule-block-time">15:00-16:00</span><br /><span class="schedule-block-name">Break, Booth, Posters &amp; Demos</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="demo-theatre-talk-introduction-of-xuantie-risc-v" />
<span class="schedule-time">15:10</span> - <span class="schedule-title">Demo Theatre Talk: Introduction of XuanTie RISC-V</span> - <span class="schedule-author">James Shi (Qinghao Shi), Alibaba Damo (Hangzhou) Technology Co., Ltd.</span> <a href="#demo-theatre-talk-introduction-of-xuantie-risc-v-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-accelerate-risc-v-dsa-design-with-virtual-board-builder" />
<span class="schedule-time">15:20</span> - <span class="schedule-title">Demo Theatre Talk: Accelerate RISC-V DSA design with Virtual Board Builder</span> - <span class="schedule-author">Hualin Wu, Terapines Technology (Wuhan) Co., Ltd.</span> <a href="#demo-theatre-talk-accelerate-risc-v-dsa-design-with-virtual-board-builder-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-ai-custom-software-hardware-interface-improving-performance-5-10x" />
<span class="schedule-time">15:30</span> - <span class="schedule-title">Demo Theatre Talk: AI custom Software/Hardware Interface improving performance 5-10x  </span> - <span class="schedule-author">Keith Graham, Codasip</span> <a href="#demo-theatre-talk-ai-custom-software-hardware-interface-improving-performance-5-10x-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-eswin-eic7700x-pioneer-of-risc-v-ai-computing-solution" />
<span class="schedule-time">15:40</span> - <span class="schedule-title">Demo Theatre Talk: ESWIN EIC7700X, Pioneer of RISC-V+AI Computing Solution</span> - <span class="schedule-author">Bo Wang, Beijing ESWIN Computing Technology Co., Ltd.</span> <a href="#demo-theatre-talk-eswin-eic7700x-pioneer-of-risc-v-ai-computing-solution-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">16:00-16:15</span><br /><span class="schedule-block-name">Talk</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="use-of-risc-v-to-develop-multiprocessor-host-subsystems-for-accelerated-platform-with-in-memory-computing-based-on-nvm-memories-for-ai-inference-answering-functional-safety-requirements-for-industrial-and-automotive-applications" />
<span class="schedule-time">16:00</span> - <span class="schedule-title">Use of RISC-V to develop multiprocessor host subsystems for accelerated platform with In Memory computing based on NVM memories for AI inference answering functional safety requirements for industrial and automotive applications</span> - <span class="schedule-author">Giulio Urlini, STMicroelectronics</span> <a href="#use-of-risc-v-to-develop-multiprocessor-host-subsystems-for-accelerated-platform-with-in-memory-computing-based-on-nvm-memories-for-ai-inference-answering-functional-safety-requirements-for-industrial-and-automotive-applications-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">16:15-17:00</span><br /><span class="schedule-block-name">Lightning Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="2-lightning-talk-synopsys-solutions-drive-risc-v-success" />
<span class="schedule-title">2' Lightning Talk: Synopsys Solutions Drive RISC-V Success</span> - <span class="schedule-author">Larry Lapides, Synopsys</span> <a href="#2-lightning-talk-synopsys-solutions-drive-risc-v-success-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="2-lightning-talk-andes-risc-v-everywhere-in-our-life" />
<span class="schedule-title">2' Lightning Talk: Andes RISC-V, Everywhere in Our Life!</span> - <span class="schedule-author">Vince Wu, Andes Technology</span> <a href="#2-lightning-talk-andes-risc-v-everywhere-in-our-life-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="2-lightning-talk-exploring-accelerator-integration-with-core-v-extention-interface-cv-x-if-for-kyber" />
<span class="schedule-title">2' Lightning Talk: Exploring Accelerator Integration With Core-V eXtention InterFace (CV-X-IF) for Kyber</span> - <span class="schedule-author">Alessandra Dolmeta, CEA</span> <a href="#2-lightning-talk-exploring-accelerator-integration-with-core-v-extention-interface-cv-x-if-for-kyber-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="2-lightning-talk-eswin-computing-s-risc-v-ai-innovation" />
<span class="schedule-title">2' Lightning Talk: ESWIN Computing’s RISC-V+AI Innovation</span> - <span class="schedule-author">Bo Wang, Beijing ESWIN Computing Technology Co., Ltd.</span> <a href="#2-lightning-talk-eswin-computing-s-risc-v-ai-innovation-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="2-lightning-talk-a-space-grade-fault-tolerant-radiation-hardened-mpsoc" />
<span class="schedule-title">2' Lightning Talk: A Space-Grade Fault-Tolerant Radiation-Hardened MPSoC</span> - <span class="schedule-author">Jan Andersson Nerén, Frontgrade Gaisler</span> <a href="#2-lightning-talk-a-space-grade-fault-tolerant-radiation-hardened-mpsoc-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="2-lightning-talk-enabling-innovation-with-risc-v-the-perspective-of-the-leading-debug-tool-supplier" />
<span class="schedule-title">2' Lightning Talk: Enabling Innovation with RISC-V – The Perspective of the Leading Debug Tool Supplier</span> - <span class="schedule-author">Markus Herdin, Lauterbach GmbH</span> <a href="#2-lightning-talk-enabling-innovation-with-risc-v-the-perspective-of-the-leading-debug-tool-supplier-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="2-lightning-talk-exciting-possibilities-with-the-sifive-hifive-premier-p550-development-board" />
<span class="schedule-title">2' Lightning Talk: Exciting possibilities with the SiFive HIFive Premier P550 development board </span> - <span class="schedule-author">Dany Nativel, SiFive</span> <a href="#2-lightning-talk-exciting-possibilities-with-the-sifive-hifive-premier-p550-development-board-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="2-lightning-talk-using-smartwave-for-risc-v-based-device-emulation" />
<span class="schedule-title">2' Lightning Talk: Using SmartWave for RISC-V based device emulation</span> - <span class="schedule-author">Klaus Strohmayer (semify GmbH), Tristan</span> <a href="#2-lightning-talk-using-smartwave-for-risc-v-based-device-emulation-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="2-lightning-talk-one-platform-for-risc-v-software-and-hardware-optimizations" />
<span class="schedule-title">2' Lightning Talk: One Platform for RISC-V Software and Hardware Optimizations</span> - <span class="schedule-author">Ze Fan, TeraPines</span> <a href="#2-lightning-talk-one-platform-for-risc-v-software-and-hardware-optimizations-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a />
<span class="schedule-title"></span> <a href="#-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">17:00-17:15</span><br /><span class="schedule-block-name">Panel Introduction Keynote</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="risc-v-charting-the-future-of-ai-ml-with-open-standards-and-global-collaboration" />
<span class="schedule-time">17:00</span> - <span class="schedule-title">RISC-V: Charting the Future of AI/ML with Open Standards and Global Collaboration</span> - <span class="schedule-author">Philipp Tomsich</span> <a href="#risc-v-charting-the-future-of-ai-ml-with-open-standards-and-global-collaboration-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">17:15-18:00</span><br /><span class="schedule-block-name">Panel</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="accelerating-ai-innovation-with-risc-v" />
<span class="schedule-time">17:15</span> - <span class="schedule-title">Accelerating AI Innovation with RISC-V</span> <a href="#accelerating-ai-innovation-with-risc-v-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title social">
  <span class="schedule-block-time">18:00-20:00</span><br /><span class="schedule-block-name">On-Site Cocktail, Booth, Posters</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="sponsored-by-codasip" />
<span class="schedule-time">18:00</span> - <span class="schedule-title">sponsored by Codasip</span> <a href="#sponsored-by-codasip-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>






<div class="schedule-day" id="top-wed">Wednesday, June 26th</div>






<div class="schedule-block-title keynote">
  <span class="schedule-block-time">09:00-10:15</span><br /><span class="schedule-block-name">Keynotes</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="risc-v-success-factors-opportunities-for-dependable-automotive-applications" />
<span class="schedule-time">09:00</span> - <span class="schedule-title">RISC-V - Success factors &amp; opportunities for dependable automotive applications</span> - <span class="schedule-author">Thomas Böhm, Infineon</span> <a href="#risc-v-success-factors-opportunities-for-dependable-automotive-applications-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">09:30-10:15</span><br /><span class="schedule-block-name">Keynotes</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="tba" />
<span class="schedule-time">09:30</span> - <span class="schedule-title">tba</span> - <span class="schedule-author">Balaji Baktha, Ventana Micro Systems</span> <a href="#tba-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="open-source-at-bosc-achievements-and-challenges" />
<span class="schedule-time">09:45</span> - <span class="schedule-title">Open-Source at BOSC: Achievements and Challenges</span> - <span class="schedule-author">Bao Yungang, Beijing Institute of Open Source Chip</span> <a href="#open-source-at-bosc-achievements-and-challenges-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="the-silicon-commons-build-together-build-well-and-build-securely" />
<span class="schedule-time">10:00</span> - <span class="schedule-title">The Silicon Commons — Build Together, Build Well and Build Securely</span> - <span class="schedule-author">Gavin Ferris, lowRISC</span> <a href="#the-silicon-commons-build-together-build-well-and-build-securely-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">10:15-10:30</span><br /><span class="schedule-block-name">Talk</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="the-first-study-of-the-impact-of-codee-on-sifive-s-llvm-risc-v-development-ecosystem" />
<span class="schedule-time">10:15</span> - <span class="schedule-title">The First Study of the Impact of Codee on SiFive's LLVM RISC-V Development Ecosystem</span> - <span class="schedule-author">Manuel Arenaz, Codee</span> <a href="#the-first-study-of-the-impact-of-codee-on-sifive-s-llvm-risc-v-development-ecosystem-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title break">
  <span class="schedule-block-time">10:30-11:30</span><br /><span class="schedule-block-name">Break, Booth, Posters &amp; Demos</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="demo-theatre-talk-exploring-risc-v-architectures-with-vpsim-a-virtual-prototyping-environment-with-the-best-trade-off-between-simulation-speed-accuracy" />
<span class="schedule-time">10:40</span> - <span class="schedule-title">Demo Theatre Talk: Exploring RISC-V architectures with VPSim, a virtual prototyping environment with the best trade-off between simulation speed &amp; accuracy</span> - <span class="schedule-author">Lilia Zaourar, CEA</span> <a href="#demo-theatre-talk-exploring-risc-v-architectures-with-vpsim-a-virtual-prototyping-environment-with-the-best-trade-off-between-simulation-speed-accuracy-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-heterogeneous-multicore-debugging-of-risc-v-cores-in-complex-chips" />
<span class="schedule-time">10:50</span> - <span class="schedule-title">Demo Theatre Talk: Heterogeneous Multicore Debugging of RISC-V Cores in Complex Chips</span> - <span class="schedule-author">Markus Goehrle &amp; Michael Schleinkofer, Lauterbach GmbH</span> <a href="#demo-theatre-talk-heterogeneous-multicore-debugging-of-risc-v-cores-in-complex-chips-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-unitychip-verification-open-source-risc-v-verification-at-bosc" />
<span class="schedule-time">11:00</span> - <span class="schedule-title">Demo Theatre Talk: UnityChip Verification: Open-Source RISC-V Verification at BOSC</span> - <span class="schedule-author">Shan Liu, Beijing Institute of Open Source Chip</span> <a href="#demo-theatre-talk-unitychip-verification-open-source-risc-v-verification-at-bosc-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-kvm-device-assignment-for-virtual-machines-using-the-risc-v-iommu" />
<span class="schedule-time">11:10</span> - <span class="schedule-title">Demo Theatre Talk: KVM device assignment for virtual machines using the RISC-V IOMMU</span> - <span class="schedule-author">Andrew Jones, Ventana Micro Systems</span> <a href="#demo-theatre-talk-kvm-device-assignment-for-virtual-machines-using-the-risc-v-iommu-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">11:30-11:45</span><br /><span class="schedule-block-name">Invited</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="updates-from-the-risc-v-software-ecosystem-rise-project" />
<span class="schedule-time">11:30</span> - <span class="schedule-title">Updates from the RISC-V Software Ecosystem (RISE) Project</span> - <span class="schedule-author">Larry Wikelius, RISE</span> <a href="#updates-from-the-risc-v-software-ecosystem-rise-project-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">11:45-12:30</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="optimizing-software-for-risc-v" />
<span class="schedule-time">11:45</span> - <span class="schedule-title">Optimizing Software for RISC-V</span> - <span class="schedule-author">Nathan Egge, Google</span> <a href="#optimizing-software-for-risc-v-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="gcc-14-risc-v-vectorization-improvements-and-future-work" />
<span class="schedule-time">12:00</span> - <span class="schedule-title">GCC 14 RISC-V Vectorization Improvements and Future Work</span> - <span class="schedule-author">Robin Dapp, Ventana Micro</span> <a href="#gcc-14-risc-v-vectorization-improvements-and-future-work-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="towards-automated-llvm-support-and-autovectorization-for-risc-v-isa-extensions" />
<span class="schedule-time">12:15</span> - <span class="schedule-title">Towards Automated LLVM Support and Autovectorization for RISC-V ISA Extensions</span> - <span class="schedule-author">Philipp van Kempen, Technical University of Munich</span> <a href="#towards-automated-llvm-support-and-autovectorization-for-risc-v-isa-extensions-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title break">
  <span class="schedule-block-time">12:30-14:00</span><br /><span class="schedule-block-name">Lunch, Booth, Posters &amp; Demos</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="lunch-booth-posters-demos" />
<span class="schedule-time">12:30</span> - <span class="schedule-title">Lunch, Booth, Posters &amp; Demos</span> <a href="#lunch-booth-posters-demos-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">14:00-14:15</span><br /><span class="schedule-block-name">Invited</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="navigating-tomorrow-s-roads-aligning-risc-v-to-automotive-requirements" />
<span class="schedule-time">14:00</span> - <span class="schedule-title">Navigating Tomorrow's Roads: Aligning RISC-V to Automotive Requirements</span> - <span class="schedule-author">Alex Kocher, Quintauris</span> <a href="#navigating-tomorrow-s-roads-aligning-risc-v-to-automotive-requirements-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">14:15-15:00</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="real-time-additions-to-the-cva6-core" />
<span class="schedule-time">14:15</span> - <span class="schedule-title">Real Time additions to the CVA6 Core</span> - <span class="schedule-author">Nicolas Tribie, Bosch FR</span> <a href="#real-time-additions-to-the-cva6-core-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="sentrycore-a-risc-v-co-processor-system-for-safe-real-time-control-applications" />
<span class="schedule-time">14:30</span> - <span class="schedule-title">SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications</span> - <span class="schedule-author">Michael P Rogenmoser, ETH Zurich</span> <a href="#sentrycore-a-risc-v-co-processor-system-for-safe-real-time-control-applications-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="breaking-the-risc-v-mcus-ecosystem-barriers" />
<span class="schedule-time">14:45</span> - <span class="schedule-title">Breaking the RISC-V MCUs ecosystem barriers</span> - <span class="schedule-author">Giancarlo Parodi, Renesas Electronics</span> <a href="#breaking-the-risc-v-mcus-ecosystem-barriers-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title break">
  <span class="schedule-block-time">15:00-16:00</span><br /><span class="schedule-block-name">Break, Booth, Posters &amp; Demos</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="demo-theatre-talk-introducing-sonata-the-new-open-source-platform-for-cheriot-development" />
<span class="schedule-time">15:10</span> - <span class="schedule-title">Demo Theatre Talk: Introducing Sonata — the new open source platform for CHERIoT development</span> - <span class="schedule-author">Greg Chadwick, lowRISC</span> <a href="#demo-theatre-talk-introducing-sonata-the-new-open-source-platform-for-cheriot-development-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-the-noel-processor-line" />
<span class="schedule-time">15:20</span> - <span class="schedule-title">Demo Theatre Talk: The NOEL Processor Line</span> - <span class="schedule-author">Jan Andersson Nerén, Frontgrade Gaisler</span> <a href="#demo-theatre-talk-the-noel-processor-line-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-tba" />
<span class="schedule-time">15:30</span> - <span class="schedule-title">Demo Theatre Talk, tba</span> <a href="#demo-theatre-talk-tba-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="demo-theatre-talk-tba" />
<span class="schedule-time">15:40</span> - <span class="schedule-title">Demo Theatre Talk, tba</span> <a href="#demo-theatre-talk-tba-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">16:00-16:45</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="bringing-tier-1-support-for-rust-to-64-bit-risc-v-linux" />
<span class="schedule-time">16:00</span> - <span class="schedule-title">Bringing Tier-1 support for Rust to 64-bit RISC-V Linux.</span> - <span class="schedule-author">Daniel Silverstone, Codethink Ltd</span> <a href="#bringing-tier-1-support-for-rust-to-64-bit-risc-v-linux-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="risc-v-bsc-fostering-risc-v-strategy-in-the-eu-through-research-innovation-education" />
<span class="schedule-time">16:15</span> - <span class="schedule-title">RISC-V@BSC: Fostering RISC-V strategy in the EU through Research, Innovation &amp; Education</span> - <span class="schedule-author">Teresa Cervero, BSC</span> <a href="#risc-v-bsc-fostering-risc-v-strategy-in-the-eu-through-research-innovation-education-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="vitamin-v-expanding-open-source-risc-v-cloud-environments" />
<span class="schedule-time">16:30</span> - <span class="schedule-title">Vitamin-V: Expanding Open-Source RISC-V Cloud Environments</span> - <span class="schedule-author">Ramon Canal, Universitat Politècnica de Catalunya</span> <a href="#vitamin-v-expanding-open-source-risc-v-cloud-environments-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">16:45-17:15</span><br /><span class="schedule-block-name">Panel Introduction Keynote</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="tba" />
<span class="schedule-time">16:45</span> - <span class="schedule-title">tba</span> - <span class="schedule-author">Georgi Kuzmanov, Chips JU</span> <a href="#tba-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">17:15-18:00</span><br /><span class="schedule-block-name">Panel</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="how-can-europe-engage-more-in-risc-v" />
<span class="schedule-time">17:15</span> - <span class="schedule-title">How can Europe engage more in RISC-V?</span> <a href="#how-can-europe-engage-more-in-risc-v-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title social">
  <span class="schedule-block-time">20:00-24:00</span><br /><span class="schedule-block-name">Social Event @ Tonhalle</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="social-event-tonhalle" />
<span class="schedule-time">20:00</span> - <span class="schedule-title">Social Event @ Tonhalle</span> <a href="#social-event-tonhalle-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>






<div class="schedule-day" id="top-thu">Thursday, June 27th</div>






<div class="schedule-block-title keynote">
  <span class="schedule-block-time">09:00-09:30</span><br /><span class="schedule-block-name">Keynote</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="t-h-ales-in-open-source-hardware" />
<span class="schedule-time">09:00</span> - <span class="schedule-title">T(h)ales in Open Source Hardware</span> - <span class="schedule-author">Bernhard Quendt, Thales</span> <a href="#t-h-ales-in-open-source-hardware-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">09:30-10:30</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="we-had-64-bit-yes-what-about-second-64-bit" />
<span class="schedule-time">09:30</span> - <span class="schedule-title">We had 64-bit, yes. What about second 64-bit?</span> - <span class="schedule-author">Mathieu Bacou, Télécom SudParis</span> <a href="#we-had-64-bit-yes-what-about-second-64-bit-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="open-source-development-platform-for-risc-v-application-specific-instruction-set-processors" />
<span class="schedule-time">09:45</span> - <span class="schedule-title">Open-Source Development Platform for RISC-V Application-Specific Instruction-Set Processors</span> - <span class="schedule-author">Kari Hepola, Tampere University</span> <a href="#open-source-development-platform-for-risc-v-application-specific-instruction-set-processors-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="design-exploration-of-risc-v-soft-cores-through-speculative-high-level-synthesis" />
<span class="schedule-time">10:00</span> - <span class="schedule-title">Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis</span> - <span class="schedule-author">Simon Rokicki, Irisa</span> <a href="#design-exploration-of-risc-v-soft-cores-through-speculative-high-level-synthesis-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="bring-your-code-to-risc-v-accelerators-with-sycl" />
<span class="schedule-time">10:15</span> - <span class="schedule-title">Bring your code to RISC-V accelerators with SYCL</span> - <span class="schedule-author">Charles Macfarlane, Codeplay</span> <a href="#bring-your-code-to-risc-v-accelerators-with-sycl-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title break">
  <span class="schedule-block-time">10:30-11:30</span><br /><span class="schedule-block-name">Break, Booth, Posters &amp; Hackathon Demos</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="break-booth-posters-hackathon-demos" />
<span class="schedule-time">10:30</span> - <span class="schedule-title">Break, Booth, Posters &amp; Hackathon Demos</span> <a href="#break-booth-posters-hackathon-demos-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">11:30-12:30</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="innovation-forum" />
<span class="schedule-time">11:30</span> - <span class="schedule-title">INNOVATION FORUM</span> <a href="#innovation-forum-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title break">
  <span class="schedule-block-time">12:30-14:00</span><br /><span class="schedule-block-name">Lunch, Booth, Posters &amp; University Demos</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="lunch-booth-posters-university-demos" />
<span class="schedule-time">12:30</span> - <span class="schedule-title">Lunch, Booth, Posters &amp; University Demos</span> <a href="#lunch-booth-posters-university-demos-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">14:00-14:15</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="ensuring-datapath-integrity-and-adherence-with-formal-security-verification-in-risc-v-implementation" />
<span class="schedule-time">14:00</span> - <span class="schedule-title">Ensuring Datapath Integrity and Adherence with Formal Security Verification in RISC-V Implementation</span> - <span class="schedule-author">Keerthikumara Devarajegowda, Siemens</span> <a href="#ensuring-datapath-integrity-and-adherence-with-formal-security-verification-in-risc-v-implementation-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">14:15-15:00</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="instrument-control-data-processing-for-high-reliable-new-space-instruments" />
<span class="schedule-time">14:15</span> - <span class="schedule-title">Instrument Control &amp; Data Processing for high-reliable ‘New Space' instruments</span> - <span class="schedule-author">Gerard Rauwerda, Technolution</span> <a href="#instrument-control-data-processing-for-high-reliable-new-space-instruments-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="vrp-a-variable-precision-accelerator-for-scientific-computing-applications" />
<span class="schedule-time">14:30</span> - <span class="schedule-title">VRP: a Variable Precision Accelerator for Scientific Computing Applications</span> - <span class="schedule-author">Andrea Bocco, Univ. Grenoble Alpes, CEA</span> <a href="#vrp-a-variable-precision-accelerator-for-scientific-computing-applications-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="open-virtual-platforms-apis-enable-high-quality-easily-maintained-risc-v-processor-models" />
<span class="schedule-time">14:45</span> - <span class="schedule-title">Open Virtual Platforms APIs Enable High Quality, Easily Maintained RISC-V Processor Models</span> - <span class="schedule-author">Larry Lapides, Synopsys</span> <a href="#open-virtual-platforms-apis-enable-high-quality-easily-maintained-risc-v-processor-models-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title ">
  <span class="schedule-block-time">15:00-16:00</span><br /><span class="schedule-block-name">Break, Booth, Posters &amp; University Demos</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="break-booth-posters-university-demos" />
<span class="schedule-time">15:00</span> - <span class="schedule-title">Break, Booth, Posters &amp; University Demos</span> <a href="#break-booth-posters-university-demos-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title keynote">
  <span class="schedule-block-time">16:00-16:15</span><br /><span class="schedule-block-name">Invited</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="risc-v-and-trusted-electronics-a-match-made-in-heaven" />
<span class="schedule-time">16:00</span> - <span class="schedule-title">RISC-V and Trusted Electronics: a match made in heaven?</span> - <span class="schedule-author">Johanna Baehr, Fraunhofer AISEC</span> <a href="#risc-v-and-trusted-electronics-a-match-made-in-heaven-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title technical">
  <span class="schedule-block-time">16:15-17:30</span><br /><span class="schedule-block-name">Talks</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="standardizing-cheri-for-risc-v" />
<span class="schedule-time">16:15</span> - <span class="schedule-title">Standardizing CHERI for RISC-V</span> - <span class="schedule-author">Tariq Kurd, Codasip</span> <a href="#standardizing-cheri-for-risc-v-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="cheri-risc-v-a-case-study-on-the-cva6" />
<span class="schedule-time">16:30</span> - <span class="schedule-title">CHERI RISC-V: A Case Study on the CVA6</span> - <span class="schedule-author">Bruno Sa, University of Minho - Centro ALGORITMI/LASI</span> <a href="#cheri-risc-v-a-case-study-on-the-cva6-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="risc-v-hypervisor-extension-formalization-in-sail" />
<span class="schedule-time">16:45</span> - <span class="schedule-title">RISC-V Hypervisor extension formalization in Sail</span> - <span class="schedule-author">Lowie Deferme DistriNet, KU Leuven</span> <a href="#risc-v-hypervisor-extension-formalization-in-sail-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="open-source-risc-v-input-output-physical-memory-protection-iopmp-ip" />
<span class="schedule-time">17:00</span> - <span class="schedule-title">Open-source RISC-V Input/Output Physical Memory Protection (IOPMP) IP</span> - <span class="schedule-author">Luis Cunha, University of Minho</span> <a href="#open-source-risc-v-input-output-physical-memory-protection-iopmp-ip-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

<div class="schedule-entry">
<a id="unique-program-execution-checking-formal-security-guarantees-for-risc-v-systems" />
<span class="schedule-time">17:15</span> - <span class="schedule-title">Unique Program Execution Checking: Formal Security Guarantees for RISC-V Systems</span> - <span class="schedule-author">Alex Wezel, RPTU Kaiserslautern-Landau</span> <a href="#unique-program-execution-checking-formal-security-guarantees-for-risc-v-systems-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




<div class="schedule-block-title org">
  <span class="schedule-block-time">17:30-17:45</span><br /><span class="schedule-block-name">Closing</span>
</div>

<div class="schedule-block">

<div class="schedule-entry">
<a id="closing-and-announcements" />
<span class="schedule-title">Closing and Announcements</span> <a href="#closing-and-announcements-details"><img src="/assets/icons/card-text.svg" /> Details</a>
</div>

</div>




</div>

  </div>
</div>

<div class="container mb-3" id="speakers-of-tuesday-june-6th">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h1 class="text-body-emphasis text-center my-3">Speakers of Tuesday June 6th
</h1>

    <p><a id="welcome-details"></a></p>

    <h3 id="welcome">Welcome</h3>

    <p><strong>Stefan Wallentowitz, Hochschule München</strong></p>

    <p><em>Plenary on Tuesday June 24th at 09:00.</em></p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#welcome">schedule</a></em></p>
    </div>

    <p><a id="risc-v-in-2024-details"></a></p>

    <h3 id="risc-v-in-2024">RISC-V in 2024</h3>

    <p><strong>Calista Redmond, RISC-V International</strong></p>

    <p><em>Plenary on Tuesday June 24th at 09:15.</em></p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#risc-v-in-2024">schedule</a></em></p>
    </div>

    <p><a id="all-in-one-risc-v-ai-compute-engine-details"></a></p>

    <h3 id="all-in-one-risc-v-ai-compute-engine">All-in-One RISC-V AI compute engine</h3>

    <p><strong>Roger Espasa, Semidynamics Technology Services SL</strong></p>

    <p><em>Plenary on Tuesday June 24th at 09:40.</em></p>

    <h4 id="abstract">Abstract</h4>

    <p>In this talk we will describe Semidynamic’s solution for future-proof AI compute, based on the combination in a single element of Semidynamics RISC-V core, vector and tensor unit. We will cover the new tensor instructions implemented by Semidynamics, how these can be used in AI convolutions and matrix multiplication. We will also cover the need for the vector unit in modern AI models, such as LLMs, to properly run activations.</p>

    <h4 id="biography">Biography</h4>

    <p>Roger Espasa is the CEO and founder of Semidynamics, an IP supplier of two RISC-V cores, Avispado (in-order) and Atrevido (out-of-order) supporting the RISC-V vector extension and Gazzillion(tm) misses, both targeted at HPC and Artificial Intelligence. Prior to the foundation of the company, Roger was Technical Director/Distinguished Engineer at Broadcom leading a team designing a custom ARMv8/v7 processor on 28nm for the set-top box market. Before its experience at Broadcom, from 2002 to 2014, Roger led various x86 projects at Intel as Principal Engineer: SIMD/vector unit and texture sampler on Knights Ferry (45nm), L2 cache, texture sampler on Knights Corner (22nm), the out-of-order core on Knights Landing (14nm) and the Knights Hill core (10nm). From 1999 to 2001 he worked for the Alpha Microprocessor Group on a vector extension to the Alpha architecture. Roger got his Phd in Computer Science from Universitat Politècnica de Catalunya in 1997 and has published over 40 peer reviewed papers on Vector Architectures, Graphics/3D Architecture, Binary translation and optimization, Branch Prediction, and Media ISA Extensions. Roger holds 9 patents with 41 international filings.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#all-in-one-risc-v-ai-compute-engine">schedule</a></em></p>
    </div>

    <p><a id="take-advantage-of-risc-v-without-adding-risk-to-your-next-generation-soc-and-system-design-details"></a></p>

    <h3 id="take-advantage-of-risc-v-without-adding-risk-to-your-next-generation-soc-and-system-design">Take advantage of RISC-V without adding risk to your next generation SoC and system design</h3>

    <p><strong>Thomas Heurung, Siemens EDA</strong></p>

    <p><em>Plenary on Tuesday June 24th at 10:00.</em></p>

    <h4 id="abstract-1">Abstract</h4>

    <p>The power and flexibility of RISC-V is having a profound impact on how SoC designers and silicon architects are implementing their current and future designs. This newfound freedom however, opens up challenges in the areas of exploration, verification, validation and deployment of the design, as well as the team expertise needed to deliver a working product on schedule.</p>

    <p>In this presentation, we will explore how Siemens, with collaboration with our RISC-V ecosystem partners, and customers, has been able to eliminate these new sources of risk and improve schedule predictability for RISC-V based designs. From the earliest stages of design, through functional validation and production deployment, Siemens’ solutions support RISC-V. Our long history of working with our customers on both standard and custom processor designs and SoCs translates directly to RISC-V work.</p>

    <p>Siemens EDA is dedicated to helping companies engineer a smarter future faster with its industry-leading portfolio of EDA software, hardware and services. Technology support specifically targeted to RISC-V includes these Siemens EDA platforms: Veloce, Questa, Catapult, and Tessent.</p>

    <h4 id="biography-1">Biography</h4>

    <p>Since graduating with a degree in electrical engineering in 1997 from Friedrich-Alexander University in Erlangen, Thomas Heurung has been assisting customers in solving various challenges in industrial applications. His first engagements were with the development of electrical systems for automobiles and airplanes, embedded software for distributed control systems, and eventually moved on to the development of complex electronic systems and components.
After transitioning from Synopsys to Mentor Graphics in 2004, which became part of Siemens AG in 2017 and is now known as Siemens Electronic Design Automation, he held various responsibilities such as global business development and establishing and leading technical sales in Europe and India for the Capital and Volcano product lines.
Since 2020, he is serving as Technical Director, responsible for the technical sales of semiconductor and electronic systems development tools at Siemens EDA in EMEA.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#take-advantage-of-risc-v-without-adding-risk-to-your-next-generation-soc-and-system-design">schedule</a></em></p>
    </div>

    <p><a id="solving-the-risc-v-puzzle-optimal-performance-with-zero-risk-details"></a></p>

    <h3 id="solving-the-risc-v-puzzle---optimal-performance-with-zero-risk">Solving the RISC-V puzzle - Optimal performance with zero risk</h3>

    <p><strong>Ron Black, Codasip</strong></p>

    <p><em>Plenary on Tuesday June 24th at 10:15.</em></p>

    <h4 id="abstract-2">Abstract</h4>

    <p>Customization is the way forward for getting the performance we need in processors. It is evident, and uniquely supported by the flexible and scalable RISC-V ISA. More and more IP vendors realize they need to provide some level of configuration or customization. But there is a big elephant in the room. Is the quality always where it needs to be? We must ensure custom core designs can be exhaustively verified once the desired performance level is reached. By taking our verification efforts to the next level, we empower you to implement custom instructions without risk, reducing the time to market for a verified core.</p>

    <h4 id="biography-2">Biography</h4>

    <p>Dr. Black, CEO at Codasip, has over 30 years of industry experience. Before joining Codasip, he has been President and CEO at Imagination Technologies and previously CEO at Rambus, MobiWire, UPEK, and Wavecom. He holds a BS and MS in Engineering and a Ph.D. in Materials science from Cornell University. A consistent thread of his career has been processors including PowerPC at IBM, network processors at Freescale, security processors at Rambus, and GPUs at Imagination.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#solving-the-risc-v-puzzle-optimal-performance-with-zero-risk">schedule</a></em></p>
    </div>

    <p><a id="risc-v-state-of-the-union-details"></a></p>

    <h3 id="risc-v-state-of-the-union">RISC-V State of the Union</h3>

    <p><strong>Krste Asanović, SiFive</strong></p>

    <p><em>Plenary on Tuesday June 24th at 11:30.</em></p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#risc-v-state-of-the-union">schedule</a></em></p>
    </div>

    <p><a id="optimizing-data-transport-architectures-in-risc-v-socs-for-ai-ml-applications-details"></a></p>

    <h3 id="optimizing-data-transport-architectures-in-risc-v-socs-for-aiml-applications">Optimizing Data Transport Architectures in RISC-V SoCs for AI/ML Applications</h3>

    <p><strong>Ashley Stevens , Arteris</strong></p>

    <p><em>Plenary on Tuesday June 24th at 12:00.</em></p>

    <h4 id="abstract-3">Abstract</h4>

    <p>This presentation will illustrate the challenges and solutions of data-transport architectures for artificial intelligence/machine learning (AI/ML) in the context of embedded vision architectures and discuss implementation aspects for Networks-on-Chips (NoCs) for RISC-V-based System-on-Chips (SoCs). AI/ML and Embedded Vision architectures present unique challenges in data transport architectures to procure all relevant data from off-chip DRAMs and efficiently store and transport them in caches to allow efficient computing on SoCs and systems of chiplets.</p>

    <p>These challenges directly translate into specific requirements for NoC implementation, impacting performance, power consumption, and cost, efficiently addressing the challenges posed by what the industry calls the “memory wall” – the much faster improvement of processor vs. DRAM memory access speed. In addition, for the automotive and industrial application domains, special considerations regarding safety and resilience need to be considered to allow for ISO26262 and related certifications.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#optimizing-data-transport-architectures-in-risc-v-socs-for-ai-ml-applications">schedule</a></em></p>
    </div>

    <p><a id="enhancing-convolutional-neural-network-computation-with-integrated-matrix-extension-details"></a></p>

    <h3 id="enhancing-convolutional-neural-network-computation-with-integrated-matrix-extension">Enhancing convolutional neural network computation with integrated matrix extension</h3>

    <p><strong>Jim Chun-Nan Ke, Andes Tech</strong></p>

    <p><em>Plenary on Tuesday June 24th at 12:15.</em></p>

    <h4 id="abstract-4">Abstract</h4>

    <p>This proposed architecture introduces a novel matrix extension and customized quantization instructions for Risc-V CPUs, specifically for general convolutional neural network (CNN) applications. This presentation emphasizes the design of the matrix multiplication/accumulation instructions, aiming to achieve scalability/portability across diverse VLEN machines (VLEN agnostic). The key objectives include higher computing capacity, intensified compute intensity and reduced memory access bandwidth requirements. Furthermore, this work proposes an associated 2D-load/store unit (LSU) for matrix tiling enhancements and the Zero-Overhead Boundary handling to streamline user configuration cycles. Additionally, a novel quantization instruction is introduced, contributing to the acceleration of the entire CNN computations. By synergistically integrating these state-of-the-art techniques, the architecture demonstrates significant performance enhancements. Preliminary performance data underscores the benefits and the potential acceleration of General Matrix Multiply (GeMM) and convolutional neural network (CNN) workloads. Notable performance metrics include kernel loop MAC utilization rate surpassing 75% and compute intensity up to 9.6 (VLEN 512), achieved through advanced software unrolling techniques.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#enhancing-convolutional-neural-network-computation-with-integrated-matrix-extension">schedule</a></em></p>
    </div>

    <p><a id="demo-theatre-talk-boosting-ai-on-semidynamics-risc-v-cores-with-custom-tensor-instructions-details"></a></p>

    <h3 id="demo-theatre-talk-boosting-ai-on-semidynamics-risc-v-cores-with-custom-tensor-instructions">Demo Theatre Talk: Boosting AI on Semidynamics RISC-V Cores with Custom Tensor Instructions</h3>

    <p><strong>Pedro Marcuello, Semidynamics Technology Services SL</strong></p>

    <p><em>Demo Theatre on Tuesday June 24th at 12:40.</em></p>

    <h4 id="abstract-5">Abstract</h4>

    <p>In this talk, we will present Semidynamics custom tensor instructions and we will show how to use them to accelerate machine learning workloads. Furthermore, we will also show the speedups achieved on real deep learning models when using the new tensor instructions.</p>

    <h4 id="biography-3">Biography</h4>

    <p>Pedro Marcuello joined Semidynamics in 2018 and currently he is the IP Director of the company. Pedro participated in the architectural design and the RTL development of both Atrevido and Avispado RISC-V family cores, the Vector Unit and the Tensor Unit. Before joining Semidynamics, Pedro worked in Broadcom as IC Design Engineer implementing an ARM v7/v8 multicore for the set-top-box market segment, and previously, Pedro worked at Intel labs for 12 years in multiple research projects. Pedro holds both MSc and PhD in Computer Science from the Universitat Politècnica de Catalunya.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#demo-theatre-talk-boosting-ai-on-semidynamics-risc-v-cores-with-custom-tensor-instructions">schedule</a></em></p>
    </div>

    <p><a id="demo-theatre-talk-breaking-the-risc-v-processor-customization-barrier-with-formal-verification-details"></a></p>

    <h3 id="demo-theatre-talk-breaking-the-risc-v-processor-customization-barrier-with-formal-verification">Demo Theatre Talk: Breaking the RISC-V Processor Customization Barrier with Formal Verification</h3>

    <p><strong>Sven Beyer, Siemens EDA</strong></p>

    <p><em>Demo Theatre on Tuesday June 24th at 12:50.</em></p>

    <h4 id="abstract-6">Abstract</h4>

    <p>RISC-V is gaining immense traction in the embedded space, with more and more application cores emerging as well. This broad range of available cores – coupled with the ability to include custom extensions – opens unprecedented innovation opportunities in the SoC domain. However, verification of those highly parameterized core instances, including their custom extensions, remains a time-consuming challenge. (Keep in mind that state-of-the-art processor DV was mostly practiced by only a few big players in the market prior to RISC-V!) In this presentation we will show an automated, customer-proven flow from ISA level specifications of custom extensions through their exhaustive formal verification; and demonstrate results on popular open-source cores.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#demo-theatre-talk-breaking-the-risc-v-processor-customization-barrier-with-formal-verification">schedule</a></em></p>
    </div>

    <p><a id="demo-theatre-talk-enhancements-to-sifive-s-essential-product-line-details"></a></p>

    <h3 id="demo-theatre-talk-enhancements-to-sifives-essential-product-line">Demo Theatre Talk: Enhancements to SiFive’s Essential product line</h3>

    <p><strong>Pete Lewin, SiFive</strong></p>

    <p><em>Demo Theatre on Tuesday June 24th at 13:00.</em></p>

    <h4 id="abstract-7">Abstract</h4>

    <p>Pete Lewin from SiFive will discuss enhancements to its popular Essential product line, bringing new performance and flexibility to embedded applications, automotive and the IoT.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#demo-theatre-talk-enhancements-to-sifive-s-essential-product-line">schedule</a></em></p>
    </div>

    <p><a id="demo-theatre-talk-andes-high-value-risc-v-processors-and-their-application-details"></a></p>

    <h3 id="demo-theatre-talk-andes-high-value-risc-v-processors-and-their-application">Demo Theatre Talk: Andes High Value RISC-V Processors and Their Application</h3>

    <p><strong>Frankwell Lin, Andes</strong></p>

    <p><em>Demo Theatre on Tuesday June 24th at 13:10.</em></p>

    <h4 id="abstract-8">Abstract</h4>

    <p>Andes continues to develop full spectrum RISC-V IP portfolio, ecosystem, and specific domain applications. In this presentation, we will report on the latest out-of-order RISC-V processor, in-order RISC-V processor products, automotive-grade ISO26262 certified new products, as well as middle-end and entry-level new CPU IP. A platform test-chip based on Andes RISC-V multiprocessor AX45MP and RVV vector processor, designed and manufactured in TSMC 7nm process, along with its evaluation board will be demonstrated. Additionally, Andes’ accepted posters and speeches at the 2024 RISC-V Summit Europe will be highlighted.</p>

    <h4 id="biography-4">Biography</h4>

    <p>Frankwell Lin, Chairman of Andes Technology, started his career being as application engineer in United Microelectronics Corporation (UMC) while UMC was an IDM with its own chip products, he experienced engineering, product planning, sales, and marketing jobs with various product lines in UMC. In 1995, after four years working on CPU chip product line as business director, he was transferred to UMC-Europe branch office to be its GM when UMC reshaped to do wafer foundry service, he lead UMC-Europe to migrate itself from selling IDM products to selling wafer foundry service. In 1998, after 14 years working in UMC, Frankwell switched job to work in Faraday Technology Corporation (Faraday), he lead ASIC business development as starting, then on-and-off leading ASIC implementation, chip backend service, IP business development, industry relationship development (IR), as well as Faraday’s spokesperson, in 2004, he started to lead the CPU project spin off operation of Faraday. Frankwell became co-founder of Andes Technology Corporation in 2005 when it was found up, he formally took position to be Andes’ President since 2006 and got promoted as Chairman and CEO in 2021.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#demo-theatre-talk-andes-high-value-risc-v-processors-and-their-application">schedule</a></em></p>
    </div>

    <p><a id="demo-theatre-talk-driving-soc-innovation-with-synopsys-risc-v-solutions-details"></a></p>

    <h3 id="demo-theatre-talk-driving-soc-innovation-with-synopsys-risc-v-solutions">Demo Theatre Talk: Driving SoC Innovation with Synopsys RISC-V Solutions</h3>

    <p><strong>Rich Collins, Synopsys</strong></p>

    <p><em>Demo Theatre on Tuesday June 24th at 13:30.</em></p>

    <h4 id="abstract-9">Abstract</h4>

    <p>RISC-V is reshaping the tech industry as more companies choose to leverage the customizability, scalability and flexibility offered by the RISC-V ISA and ecosystem. RISC-V provides opportunities for innovation, giving SoC architects and software developers the ability to define new products and create a high degree of differentiation in their product portfolios. However, successful development of RISC-V based SoCs requires expertise in digital design, verification, and embedded systems, along with proven EDA, verification and software development tools. Learn how Synopsys’ comprehensive, ready-to-use design, verification, and ARC-V™  processor IP solutions enable designers to achieve their IC design goals and accelerate time to market for their RISC-V based SoC.</p>

    <h4 id="biography-5">Biography</h4>

    <p>Rich Collins is the product management director for the ARC-V™ RISC-V based processor portfolio at Synopsys and has over 30 years of experience in embedded semiconductor R&amp;D, product marketing and business development. Rich holds an MBA from Duke University’s Fuqua School of Business and a BSE in Electrical Engineering from Duke University.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#demo-theatre-talk-driving-soc-innovation-with-synopsys-risc-v-solutions">schedule</a></em></p>
    </div>

    <p><a id="the-intelligent-wave-how-a-growth-in-advanced-and-accelerated-compute-will-drive-adoption-of-risc-v-details"></a></p>

    <h3 id="the-intelligent-wave-how-a-growth-in-advanced-and-accelerated-compute-will-drive-adoption-of-risc-v">The intelligent wave: How a growth in advanced and accelerated compute will drive adoption of RISC-V</h3>

    <p><strong>Edward Wilford, Omdia</strong></p>

    <p><em>Plenary on Tuesday June 24th at 14:00.</em></p>

    <h4 id="abstract-10">Abstract</h4>

    <p>Research firm Omdia’s recent report, RISC-V Processors Market Tracker, examines the projected growth of the ISA in six key verticals; automotive, communications, consumer, enterprise, industrial, and mobile. In each of these, the growth of RISC-V is forecast to be driven by increases in the volume and value of what Omdia terms ‘applied intelligence’, encompassing processors for AI, connectivity, and rich embedded applications. This talk will present Omdia’s findings and forecasts for RISC-V in these markets, as well as the firm’s forecast for processors by application.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#the-intelligent-wave-how-a-growth-in-advanced-and-accelerated-compute-will-drive-adoption-of-risc-v">schedule</a></em></p>
    </div>

    <p><a id="towards-neuromorphic-acceleration-through-register-streaming-extensions-on-risc-v-cores-details"></a></p>

    <h3 id="towards-neuromorphic-acceleration-through-register-streaming-extensions-on-risc-v-cores">Towards Neuromorphic Acceleration through Register-Streaming Extensions on RISC-V Cores</h3>

    <p><strong>Simone Manoni, University of Bologna</strong></p>

    <p><em>Plenary on Tuesday June 24th at 14:30.</em></p>

    <h4 id="abstract-11">Abstract</h4>

    <p>Convolutional Spiking Neural Networks (S-CNNs) have emerged as a promising bio-inspired solution to address the need for low- latency, energy-efficient object-detection and image recognition systems. However, S-CNNs pose a challenge to traditional CPUs, GPUs and neural network accelerators due to their inherent sparsity, spike-based communication between neurons and complex activation functions. We explore a novel mapping methodology for S-CNNs on a general-purpose open-source RISC-V core equipped with Indirection Streaming Semantic Registers, a lightweight ISA extension for accelerating sparse-dense linear algebra. Our methodology shows that it is possible to achieve speedups on S-CNNs microkernels up to 10.23× on a dense baseline and up to 7.68× on an optimized dense implementation for high degrees of sparsity of input features.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#towards-neuromorphic-acceleration-through-register-streaming-extensions-on-risc-v-cores">schedule</a></em></p>
    </div>

    <p><a id="perfxlm-a-llm-inference-engine-on-risc-v-cpus-details"></a></p>

    <h3 id="perfxlm-a-llm-inference-engine-on-risc-v-cpus">PerfXLM: A LLM Inference Engine on RISC-V CPUs</h3>

    <p><strong>Chiyo Wang, PerfXLab Technologies</strong></p>

    <p><em>Plenary on Tuesday June 24th at 14:45.</em></p>

    <h4 id="abstract-12">Abstract</h4>

    <p>This paper introduces a Large Language Models (LLMs) inference engine on RISC-V CPUs, and describes its design principle, implementation and  optimizations methods. We presents the key components of the framework, the hardware support, and the main optimization proposals. Experiment results shows that: we have verified the feasibility and efficiency of our engine on  RISC-V CPUs.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#perfxlm-a-llm-inference-engine-on-risc-v-cpus">schedule</a></em></p>
    </div>

    <p><a id="demo-theatre-talk-introduction-of-xuantie-risc-v-details"></a></p>

    <h3 id="demo-theatre-talk-introduction-of-xuantie-risc-v">Demo Theatre Talk: Introduction of XuanTie RISC-V</h3>

    <p><strong>James Shi (Qinghao Shi), Alibaba Damo (Hangzhou) Technology Co., Ltd.</strong></p>

    <p><em>Plenary on Tuesday June 24th at 15:10.</em></p>

    <h4 id="abstract-13">Abstract</h4>

    <p>In this presentation, we will introduce the latest progress in the XuanTie ecosystem, including our IP products, software stack construction, and industry collaborations. We invite you to discuss with us the latest developments in RISC-V.</p>

    <h4 id="biography-6">Biography</h4>

    <p>I am James Shi. I am currently a principal STE at Alibaba Damo academy, my current main focusing is on kernel &amp; Linux OS testing for Xuantie RISC-V processors.
Some of my work is also related wtih validating CPU memory models, system integration testing and performance testing for Xuantie C908 / C920 / C907
With RSIC-V community, I am leading activities for Arch Compatibility Test SIG since 2023 and Certification Steering Committee since 2024, I been dedicated on formalizing the contribution process for ACT tests, and promoting ACT to wider audience.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#demo-theatre-talk-introduction-of-xuantie-risc-v">schedule</a></em></p>
    </div>

    <p><a id="demo-theatre-talk-accelerate-risc-v-dsa-design-with-virtual-board-builder-details"></a></p>

    <h3 id="demo-theatre-talk-accelerate-risc-v-dsa-design-with-virtual-board-builder">Demo Theatre Talk: Accelerate RISC-V DSA design with Virtual Board Builder</h3>

    <p><strong>Hualin Wu, Terapines Technology (Wuhan) Co., Ltd.</strong></p>

    <p><em>Plenary on Tuesday June 24th at 15:20.</em></p>

    <h4 id="abstract-14">Abstract</h4>

    <p>Designing a Domain Specific Architecture (DSA) is challenge because it requires evaluating the performance of the software before DSA hardware is ready. It also requires repeatedly tuning the micro-architecture and adding custom instructions to meet specific needs. This demo show presents a novel approach to build a virtual RISC-V IP core and SoC with GUI tools, add custom instructions to accelerate AI applications, and profile performance gain with our integrated cycle accurate simulator. The complete workflow can be done in just a few minutes with our sophisticated RISC-V based ESL toolchain.</p>

    <h4 id="biography-7">Biography</h4>

    <p>Co-Founded Terapines Technology in 2020. Previously worked at Andes Technology, S3 Graphics and Imagination Technologies as a compiler engineer for more than 10 years.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#demo-theatre-talk-accelerate-risc-v-dsa-design-with-virtual-board-builder">schedule</a></em></p>
    </div>

    <p><a id="demo-theatre-talk-ai-custom-software-hardware-interface-improving-performance-5-10x-details"></a></p>

    <h3 id="demo-theatre-talk-ai-custom-softwarehardware-interface-improving-performance-5-10x">Demo Theatre Talk: AI custom Software/Hardware Interface improving performance 5-10x </h3>

    <p><strong>Keith Graham, Codasip</strong></p>

    <p><em>Plenary on Tuesday June 24th at 15:30.</em></p>

    <h4 id="abstract-15">Abstract</h4>

    <p>The RISC-V open standard enables customized heterogeneous processor solutions targeting performance, area, and energy. In this demo, through Custom Compute, a small core transforms sensor data through DSP operations and detects anomalies through Artificial Intelligence (AI). Without Custom Compute, the system’s energy profile increases and may not complete at the desired frequency, technology node, or time. A new Software / Hardware Interface defined using Codasip Studio with bounded customization increased application performance 5x while vastly limiting the verification effort and risk.</p>

    <h4 id="biography-8">Biography</h4>

    <p>Over my thirty-eight career, I’ve gone from designing workstations, selling semiconductors, small business owner, senior instructor teaching embedded systems and computer architecture, to leading Codasip’s University Program. The common link between all these jobs is my Electrical Engineering degree.</p>

    <p>In the late 1980s, it appeared that every company was developing their own processor architecture, but quickly in the 1990s, the vast different architectures shrank as software binary compatibility became a priority. Over the following years, Dennard Scaling and Moore’s Law broke, resulting in technology evolving from homogeneous to heterogeneous processing where each application is optimized by its specialized processor. With the advent of RISC-V’s Open Standard, a new golden era of processor engineering is upon us to design these specialized solutions.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#demo-theatre-talk-ai-custom-software-hardware-interface-improving-performance-5-10x">schedule</a></em></p>
    </div>

    <p><a id="demo-theatre-talk-eswin-eic7700x-pioneer-of-risc-v-ai-computing-solution-details"></a></p>

    <h3 id="demo-theatre-talk-eswin-eic7700x-pioneer-of-risc-vai-computing-solution">Demo Theatre Talk: ESWIN EIC7700X, Pioneer of RISC-V+AI Computing Solution</h3>

    <p><strong>Bo Wang, Beijing ESWIN Computing Technology Co., Ltd.</strong></p>

    <p><em>Plenary on Tuesday June 24th at 15:40.</em></p>

    <h4 id="abstract-16">Abstract</h4>

    <p>EIC7700X is an edge computing SoC with superior performance. With 4-core 64-bit RISC-V processor and independently developed neural network computing unit, it supports full stack floating point computing, and generative large language model. The product has rich interfaces, strong audio/video processing capabilities, highly adaptable in computer vision (CV) applications. At this summit, we brought AI PC and LM application demos of this product.</p>

    <h4 id="biography-9">Biography</h4>

    <p>Vice Chairman of Beijing ESWIN Computing Technology Co., Ltd., with 30 years’ experiences in the Semiconductor industry, 25 years in Intel, rich experiences in R&amp;D, PM, Marketing &amp; Sales, etc.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#demo-theatre-talk-eswin-eic7700x-pioneer-of-risc-v-ai-computing-solution">schedule</a></em></p>
    </div>

    <p><a id="use-of-risc-v-to-develop-multiprocessor-host-subsystems-for-accelerated-platform-with-in-memory-computing-based-on-nvm-memories-for-ai-inference-answering-functional-safety-requirements-for-industrial-and-automotive-applications-details"></a></p>

    <h3 id="use-of-risc-v-to-develop-multiprocessor-host-subsystems-for-accelerated-platform-with-in-memory-computing-based-on-nvm-memories-for-ai-inference-answering-functional-safety-requirements-for-industrial-and-automotive-applications">Use of RISC-V to develop multiprocessor host subsystems for accelerated platform with In Memory computing based on NVM memories for AI inference answering functional safety requirements for industrial and automotive applications</h3>

    <p><strong>Giulio Urlini, STMicroelectronics</strong></p>

    <p><em>Plenary on Tuesday June 24th at 16:00.</em></p>

    <h4 id="abstract-17">Abstract</h4>

    <p>In a constantly evolving world, where deployment of intelligence at the edge presents many challenges (higher computing capacity and memory, and lower energy consumption), the NeuroSoC project, started in September 2022, has the ambition to develop a Multi-Processor System on Chip prototype able to answer those challenges. It will also cope with mass volume production and low-cost requirements, using a solid, mature, and qualified reliable Phase Change Memory technology.
The NeuroSoC prototype will be based on FD-SOI 28nm CMOS technology and will integrate an Analog In Memory Computing Neural Processing Unit, named AIMC IMNPU unit , a local digital processing subsystem, and functional safe multiprocessor host subsystems based on an enhanced version of existing RISC-V microprocessor. Thus, it will enable the support of most of the wide set of edge-AI applications targeting a highly efficient power consumption profile.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#use-of-risc-v-to-develop-multiprocessor-host-subsystems-for-accelerated-platform-with-in-memory-computing-based-on-nvm-memories-for-ai-inference-answering-functional-safety-requirements-for-industrial-and-automotive-applications">schedule</a></em></p>
    </div>

    <p><a id="2-lightning-talk-synopsys-solutions-drive-risc-v-success-details"></a></p>

    <h3 id="lightning-talk-synopsys-solutions-drive-risc-v-success">2’ Lightning Talk: Synopsys Solutions Drive RISC-V Success</h3>

    <p><strong>Larry Lapides, Synopsys</strong></p>

    <p><em>Plenary on Tuesday June 24th at .</em></p>

    <h4 id="abstract-18">Abstract</h4>

    <p>Developing a RISC-V based SoC, both hardware and software, requires a range of expertise and use of best-known methods and technologies.  Synopsys provides solutions from the beginning of the project, architecting the SoC, through implementation including RISC-V processor IP and verification of self-built RISC-V processors, through to software development on the SoC.</p>

    <h4 id="biography-10">Biography</h4>

    <p>Larry is currently Executive Director of Product Management, responsible for the Imperas branded products in Synopsys.  He was VP Worldwide Sales &amp; Marketing, and a member of the founding team, for Imperas Software Ltd., up until the 2023 acquisition of Imperas by Synopsys.  Prior to Imperas, Larry held VP Sales roles at a couple of EDA startups, and was vice president of worldwide sales during the run-up to Verisity’s IPO (the top performing IPO of 2001 in the U.S.), and afterwards as Verisity solidified its position as the fifth largest EDA company.  Before Verisity and SureFire Verification (acquired by Verisity), Larry held positions in sales and marketing for Exemplar Logic and Mentor Graphics.  Prior to moving into marketing and sales, Larry spent 9 years working on infrared photodiode design and fabrication.  Larry has been on the Clark University School of Management (SOM) Advisory Council since 2003, and was an Entrepreneur-in-Residence at Clark during Fall 2006, when he developed and taught the course on Entrepreneurial Communication and Influence. Larry holds a BA in Physics, with General Distinction in Physics, from the University of California Berkeley, a MS in Applied and Engineering Physics from Cornell University and a MBA from Clark University.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#2-lightning-talk-synopsys-solutions-drive-risc-v-success">schedule</a></em></p>
    </div>

    <p><a id="2-lightning-talk-andes-risc-v-everywhere-in-our-life-details"></a></p>

    <h3 id="lightning-talk-andes-risc-v-everywhere-in-our-life">2’ Lightning Talk: Andes RISC-V, Everywhere in Our Life!</h3>

    <p><strong>Vince Wu, Andes Technology</strong></p>

    <p><em>Plenary on Tuesday June 24th at .</em></p>

    <h4 id="abstract-19">Abstract</h4>

    <p>Discover Andes’ success stories with renowned customers and the latest updates in RISC-V technology.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#2-lightning-talk-andes-risc-v-everywhere-in-our-life">schedule</a></em></p>
    </div>

    <p><a id="2-lightning-talk-exploring-accelerator-integration-with-core-v-extention-interface-cv-x-if-for-kyber-details"></a></p>

    <h3 id="lightning-talk-exploring-accelerator-integration-with-core-v-extention-interface-cv-x-if-for-kyber">2’ Lightning Talk: Exploring Accelerator Integration With Core-V eXtention InterFace (CV-X-IF) for Kyber</h3>

    <p><strong>Alessandra Dolmeta, CEA</strong></p>

    <p><em>Plenary on Tuesday June 24th at .</em></p>

    <p><a href="media/proceedings/plenary/"><img src="/assets/icons/file-earmark-pdf.svg" /> Extended Abstract</a>  <a href="media/proceedings/plenary/see shared folder"><img src="/assets/icons/file-earmark-pdf.svg" /> Slides</a></p>

    <h4 id="biography-11">Biography</h4>

    <p>Alessandra Dolmeta graduated in Electronic Engineering in 2020 and in Microelectronics in 2022, both at the Politecnico di Torino. She is now a PhD student in Electrical, Electronic and Communications Engineering at the Polytechnic University of Turin, in collaboration with Telsy. The main focus of her research activity is the design of hardware architectures for post-quantum cryptography integrated on RISC-V, with the aim of speeding up and optimising PQC algorithms. Currently, she is working as a visiting PhD student at the CEA/Leti laboratory for Security of Hardware Components in Grenoble.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#2-lightning-talk-exploring-accelerator-integration-with-core-v-extention-interface-cv-x-if-for-kyber">schedule</a></em></p>
    </div>

    <p><a id="2-lightning-talk-eswin-computing-s-risc-v-ai-innovation-details"></a></p>

    <h3 id="lightning-talk-eswin-computings-risc-vai-innovation">2’ Lightning Talk: ESWIN Computing’s RISC-V+AI Innovation</h3>

    <p><strong>Bo Wang, Beijing ESWIN Computing Technology Co., Ltd.</strong></p>

    <p><em>Plenary on Tuesday June 24th at .</em></p>

    <h4 id="abstract-20">Abstract</h4>

    <p>Introduction of ESWIN Computing Company and our RISC-V+AI technologies and innovations. Launch of RISC-V+AI Computing Solution - EIC7700X.</p>

    <h4 id="biography-12">Biography</h4>

    <p>Vice Chairman of Beijing ESWIN Computing Technology Co., Ltd., with 30 years’ experiences in the Semiconductor industry, 25 years in Intel, rich experiences in R&amp;D, PM, Marketing &amp; Sales, etc.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#2-lightning-talk-eswin-computing-s-risc-v-ai-innovation">schedule</a></em></p>
    </div>

    <p><a id="2-lightning-talk-a-space-grade-fault-tolerant-radiation-hardened-mpsoc-details"></a></p>

    <h3 id="lightning-talk-a-space-grade-fault-tolerant-radiation-hardened-mpsoc">2’ Lightning Talk: A Space-Grade Fault-Tolerant Radiation-Hardened MPSoC</h3>

    <p><strong>Jan Andersson Nerén, Frontgrade Gaisler</strong></p>

    <p><em>Plenary on Tuesday June 24th at .</em></p>

    <h4 id="abstract-21">Abstract</h4>

    <p>The GR765 is the fifth-generation European space-grade microprocessor in development by Frontgrade Gaisler. It is a RISC-V based multi-processor system-on-chip with NOEL-V RV64 RISC-V processor cores. It supports DDR2/3/4 SDRAM and NAND Flash memory with advanced error detection and correction capabilities. The communication interfaces include a SpaceWire router, SpaceFibre, Ethernet, MIL-STD-1553, and CAN-FD interfaces.</p>

    <h4 id="biography-13">Biography</h4>

    <p>Mr Jan Andersson Nerén. M.Sc in Computer Engineering focused on digital design and embedded systems. Director of Engineering at Frontgrade Gaisler, where he oversees hardware and software development efforts and leads implementation of the system-on-chip architecture roadmap. Jan’s accomplishments include development and verification of the GR740 quad-core LEON4FT, UT700 LEON3FT, and GR712RC dual-core LEON3FT space-grade microprocessors and maintenance of the open-source hardware GRLIB IP Library that includes the NOEL-V RISC-V processor model.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#2-lightning-talk-a-space-grade-fault-tolerant-radiation-hardened-mpsoc">schedule</a></em></p>
    </div>

    <p><a id="2-lightning-talk-enabling-innovation-with-risc-v-the-perspective-of-the-leading-debug-tool-supplier-details"></a></p>

    <h3 id="lightning-talk-enabling-innovation-with-risc-v--the-perspective-of-the-leading-debug-tool-supplier">2’ Lightning Talk: Enabling Innovation with RISC-V – The Perspective of the Leading Debug Tool Supplier</h3>

    <p><strong>Markus Herdin, Lauterbach GmbH</strong></p>

    <p><em>Plenary on Tuesday June 24th at .</em></p>

    <h4 id="abstract-22">Abstract</h4>

    <p>Markus Herdin will talk about Lauterbach’s commitment to enabling innovation in embedded systems by providing debugging tools the industry needs, for the entire silicon lifecycle. With RISC-V on the rise, Lauterbach is here to enable innovation with RISC-V.</p>

    <h4 id="biography-14">Biography</h4>

    <p>Markus Herdin, Head of Marketing at Lauterbach GmbH, is a seasoned market and business development professional with a background in the test and measurement and wireless industries. His experience includes market and business development, product management, product development, corporate strategy and research. He also serves as an advisor to start-up companies. Markus holds a Ph.D. in Electrical Engineering and an MBA from the University of Chicago Booth.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#2-lightning-talk-enabling-innovation-with-risc-v-the-perspective-of-the-leading-debug-tool-supplier">schedule</a></em></p>
    </div>

    <p><a id="2-lightning-talk-exciting-possibilities-with-the-sifive-hifive-premier-p550-development-board-details"></a></p>

    <h3 id="lightning-talk-exciting-possibilities-with-the-sifive-hifive-premier-p550-development-board">2’ Lightning Talk: Exciting possibilities with the SiFive HIFive Premier P550 development board</h3>

    <p><strong>Dany Nativel, SiFive</strong></p>

    <p><em>Plenary on Tuesday June 24th at .</em></p>

    <h4 id="abstract-23">Abstract</h4>

    <p>Dany Nativel from SiFive will discuss the exciting possibilities with the SiFive HIFive Premier P550 development board that will be widely available shortly after the show, The new board is the most powerful RISC-V development board yet, enable development on a wide range of projects and designs.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#2-lightning-talk-exciting-possibilities-with-the-sifive-hifive-premier-p550-development-board">schedule</a></em></p>
    </div>

    <p><a id="2-lightning-talk-using-smartwave-for-risc-v-based-device-emulation-details"></a></p>

    <h3 id="lightning-talk-using-smartwave-for-risc-v-based-device-emulation">2’ Lightning Talk: Using SmartWave for RISC-V based device emulation</h3>

    <p><strong>Klaus Strohmayer (semify GmbH), Tristan</strong></p>

    <p><em>Plenary on Tuesday June 24th at .</em></p>

    <h4 id="abstract-24">Abstract</h4>

    <p>An Efficient Way of Developing and Testing Embedded Systems</p>

    <h4 id="biography-15">Biography</h4>

    <p>Klaus Strohmayer is a seasoned semiconductor professional with over 20 years of experience in digital design and verification. As the founder of semify, he has established a company that provides comprehensive digital design and verification services, including the latest microcontroller architectures like RISC-V. Klaus has a proven track record of successfully bringing ideas to life, having previously worked for renowned semiconductor companies such as Infineon, Dialog Semiconductor, and NXP, where he played an instrumental role in developing working ASICs. He has recently spearheaded the development of USound’s first ASIC from FPGA-based prototyping to tapeout, meeting demanding timelines, tight area, and power consumption constraints. Klaus remains actively involved in digital design and verification projects and is also a lecturer at University of applied science Joanneum in Graz.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#2-lightning-talk-using-smartwave-for-risc-v-based-device-emulation">schedule</a></em></p>
    </div>

    <p><a id="2-lightning-talk-one-platform-for-risc-v-software-and-hardware-optimizations-details"></a></p>

    <h3 id="lightning-talk-one-platform-for-risc-v-software-and-hardware-optimizations">2’ Lightning Talk: One Platform for RISC-V Software and Hardware Optimizations</h3>

    <p><strong>Ze Fan, TeraPines</strong></p>

    <p><em>Plenary on Tuesday June 24th at .</em></p>

    <h4 id="abstract-25">Abstract</h4>

    <p>Open source toolchain currently plays an important role in RISC-V software infrastructure. However, in areas where RISC-V could bring the most difference, which is DSA, open source tools like gcc and llvm often fall short. We present a one-stop solution for both general-purpose and domain-specific language compiler optimization, debugging and performance evaluation. This helps our customers achieve superior performance, faster custom ISA extension iterations and architecture evaluation.</p>

    <h4 id="biography-16">Biography</h4>

    <p>Joined Terapines Technology as CEO in 2023. Previously worked as ASIC engineer at HiSilicon and NVIDIA, followed by portfolio manager and executive director in private equities in the semiconductor industry.</p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#2-lightning-talk-one-platform-for-risc-v-software-and-hardware-optimizations">schedule</a></em></p>
    </div>

    <p><a id="risc-v-charting-the-future-of-ai-ml-with-open-standards-and-global-collaboration-details"></a></p>

    <h3 id="risc-v-charting-the-future-of-aiml-with-open-standards-and-global-collaboration">RISC-V: Charting the Future of AI/ML with Open Standards and Global Collaboration</h3>

    <p><strong>Philipp Tomsich</strong></p>

    <p><em>Plenary on Tuesday June 24th at 17:00.</em></p>

    <div style="text-align: right">
      <p><img src="/assets/icons/arrow-up.svg" /> <em>Back to <a href="#risc-v-charting-the-future-of-ai-ml-with-open-standards-and-global-collaboration">schedule</a></em></p>
    </div>

  </div>
</div>

        </div>
    </main>
    <footer class="py-3 my-2 container">
      <div style="width: 100%; text-align: center;">
        <!-- Platinum are 300x120-->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Platinum Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.bosc.ac.cn/" target="_blank"><img src="media/logos/sponsors/bosc.svg"
            width="300" alt="BOSC"></a>
          <a href="https://codasip.com/" target="_blank"><img src="media/logos/sponsors/codasip.png"
            width="300" alt="Codasip"></a>
        <a href="https://lowrisc.org" target="_blank"><img src="media/logos/sponsors/lowrisc.svg"
            width="300" alt="lowRISC"></a>
          <a href="https://semidynamics.com/" target="_blank"><img src="media/logos/sponsors/semidynamics.png"
            width="300" alt="Semidynamics"></a>
          <a href="https://eda.sw.siemens.com/" target="_blank"><img src="media/logos/sponsors/siemens.svg"
            width="300" alt="Siemens"></a>
          <a href="https://www.ventanamicro.com/" target="_blank"><img src="media/logos/sponsors/ventana.png"
              width="300" alt="Ventana"></a>
        </div>
        <!-- Gold are 250x100-->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Gold Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://damo.alibaba.com/?language=en" target="_blank"><img src="media/logos/sponsors/alibaba.svg" width="250" alt="Alibaba"></a>
          <a href="https://www.andestech.com/en/" target="_blank"><img src="media/logos/sponsors/andes.svg" width="250" alt="Andes"></a>
          <a href="https://www.cea.fr/english/Pages/Welcome.aspx" target="_blank"><img src="media/logos/sponsors/cea.svg" width="250" alt="CEA"></a>
          <a href="https://www.eswincomputing.com/en/" target="_blank"><img src="media/logos/sponsors/eswin.png" width="250" alt="CEA"></a>
          <a href="https://www.gaisler.com/" target="_blank"><img src="media/logos/sponsors/gaisler.png" width="250" alt="Frontgrade Gaisler"></a>
          <a href="https://www.lauterbach.com/" target="_blank"><img src="media/logos/sponsors/lauterbach.png" width="250" alt="Lauterbach"></a>
          <a href="https://www.sifive.com" target="_blank"><img src="media/logos/sponsors/sifive.png" width="250" alt="SiFive"></a>
          <a href="https://www.synopsys.com/risc-v.html" target="_blank"><img src="media/logos/sponsors/synopsys.svg" width="250" alt="Synopsys"></a>
          <a href="https://tristan-project.eu/" target="_blank"><img src="media/logos/sponsors/tristan.png" width="250" alt="TRISTAN"></a>
          <a href="https://www.terapines.com/" target="_blank"><img src="media/logos/sponsors/terapines.svg" width="250" alt="Terapines"></a>
        </div>
        <!-- Silver are 200x80 -->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Silver Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.arteris.com" target="_blank"><img src="media/logos/sponsors/arteris.png"
            width="200" alt="Arteris"></a>
          <a href="https://www.axiomise.com" target="_blank"><img src="media/logos/sponsors/axiomise.png"
            width="200" alt="Axiomise"></a>
          <a href="https://brekersystems.com/" target="_blank"><img src="media/logos/sponsors/breker.png"
            width="200" alt="Breker Technologies"></a>
          <!-- <a href="https://www.bsc.es/" target="_blank"><img src="media/logos/sponsors/bsc.svg"
            width="200" alt="BSC"></a> //-->
          <a href="https://www.canonical.com" target="_blank"><img src="media/logos/sponsors/canonical.png"
            width="200" alt="Canonical"></a>
          <a href="https://deepcomputing.io/" target="_blank"><img src="media/logos/sponsors/deepcomputing.png"
            width="200" alt="Deep Computing"></a>
          <a href="https://www.e4company.com/en/" target="_blank"><img src="media/logos/sponsors/e4.png"
            width="200" alt="E4"></a>
          <a href="https://hightec-rt.com/en/" target="_blank"><img src="media/logos/sponsors/hightec.png"
            width="200" alt="Hightec"></a>
          <a href="https://imec.com/" target="_blank"><img src="media/logos/sponsors/imec.png"
            width="200" alt="imec"></a>
          <a href="https://lubis-eda.com/" target="_blank"><img src="media/logos/sponsors/lubiseda.png"
            width="200" alt="Lubis EDA"></a>
          <a href="https://www.nucleisys.com/" target="_blank"><img src="media/logos/sponsors/nuclei.png"
            width="200" alt="Nuclei"></a>
          <a href="https://www.openhwgroup.org/" target="_blank"><img src="media/logos/sponsors/openhw.png"
            width="200" alt="OpenHW Group"></a>
          <a href="https://www.planv.tech" target="_blank"><img src="media/logos/sponsors/planv.png"
            width="200" alt="PlanV"></a>
          <a href="https://pulp-platform.org/" target="_blank"><img src="media/logos/sponsors/pulp.png"
            width="200" alt="Pulp Platform"></a>
          <!-- <a href="https://www.qualcomm.com/" target="_blank"><img src="media/logos/sponsors/qualcomm.svg"
            width="200" alt="Qualcomm"></a> //-->
          <a href="https://www.realintent.com/" target="_blank"><img src="media/logos/sponsors/realintent.svg"
            width="200" alt="Real Intent"></a>
          <a href="https://tasking.com/" target="_blank"><img src="media/logos/sponsors/tasking.png"
            width="200" alt="TASKING"></a>
          <a href="https://www.vypercore.com" target="_blank"><img src="media/logos/sponsors/vypercore.png"
            width="200" alt="Vypercore"></a>
            <a href="https://www.wolfssl.com/" target="_blank"><img src="media/logos/sponsors/wolfssl.png"
              width="150" alt="WolfSSL"></a>
        </div>
        <!-- Bronze and others are 150x60 -->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Bronze Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://mips.com/" target="_blank"><img src="media/logos/sponsors/mips.svg"
            width="150" /></a>
          <!-- <a href="https://nxp.com/" target="_blank"><img src="media/logos/sponsors/nxp.svg"
            width="150" /></a> //-->
            <a href="https://riseproject.dev/" target="_blank"><img src="media/logos/sponsors/rise.png"
              width="150" alt="RISE"></a>
            </div>
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Other Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.codethink.co.uk/" target="_blank"><img src="media/logos/sponsors/codethink.png"
              width="150" alt="CodeThing"></a>
          <a href="https://www.quintauris.eu" target="_blank"><img src="media/logos/sponsors/quintauris.svg"
              width="150" /></a>
        </div>
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Supported by</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.invest-in-bavaria.com/" target="_blank"><img src="media/logos/sponsors/investinbavaria.png"
              width="150" alt="Invest in Bavaria"></a>
        </div>
      </div>


          <hr class="my-2" style="margin: auto; width: 66%"/>
          <p class="text-center text-muted" style="font-size: smaller;">Copyright © RISC-V International® and contributors (<a href="https://riscv.org/about/contact/">contact</a>). All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our <a href="https://riscv.org/about/risc-v-branding-guidelines/">Brand Guidelines</a> and <a href="https://riscv.org/privacy-policy/">Privacy Policy</a>.</p>
        </footer>

    <script src="/assets/js/bootstrap.bundle.min.js" integrity="sha384-C6RzsynM9kWDrMNeT87bh95OGNyZPhcTNXj1NW7RuBCsyN/o0jlpcV8Qyq46cDfL" crossorigin="anonymous"></script>

  </body>
</html>
