# do Placar.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:05 on Apr 11,2022
# vcom -work work Placar.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package maxii_atom_pack
# -- Loading package maxii_components
# -- Compiling entity decod7segs
# -- Compiling architecture structure of decod7segs
# End time: 19:49:06 on Apr 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:06 on Apr 11,2022
# vcom -work work decod7segs.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decod7segs_vhd_vec_tst
# -- Compiling architecture decod7segs_arch of decod7segs_vhd_vec_tst
# End time: 19:49:06 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.decod7segs_vhd_vec_tst 
# Start time: 19:49:06 on Apr 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decod7segs_vhd_vec_tst(decod7segs_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxii.maxii_atom_pack(body)
# Loading maxii.maxii_components
# Loading work.decod7segs(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxii.maxii_io(behave)
# Loading maxii.maxii_lcell(vital_le_atom)
# Loading maxii.maxii_asynch_lcell(vital_le)
# Loading maxii.maxii_lcell_register(vital_le_reg)
# after#31
# End time: 19:49:06 on Apr 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
