# Design files

This directory contains RTL design modules for AND gate written in Verilog HDL 
