#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Aug 25 21:36:05 2022
# Process ID: 12740
# Current directory: /home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-GPIO/AXI_GPIO.runs/adder_bd_axi_gpio_0_1_synth_1
# Command line: vivado -log adder_bd_axi_gpio_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_bd_axi_gpio_0_1.tcl
# Log file: /home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-GPIO/AXI_GPIO.runs/adder_bd_axi_gpio_0_1_synth_1/adder_bd_axi_gpio_0_1.vds
# Journal file: /home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-GPIO/AXI_GPIO.runs/adder_bd_axi_gpio_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source adder_bd_axi_gpio_0_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP adder_bd_axi_gpio_0_1, cache-ID = fe1d522a9bd348c5.
INFO: [Common 17-206] Exiting Vivado at Thu Aug 25 21:36:11 2022...
