# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/imports/new/AsyncConverter.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sim_1/imports/new/InputToDualRail.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/imports/new/SignalGenerator.vhd" \
"../../../../spacewire_rt.srcs/sources_1/imports/spacewire_router.srcs/sources_1/imports/new/ClockGenerator.vhd" \

# Do not sort compile order
nosort
