Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Aug  9 20:52:42 2019
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 66 register/latch pins with no clock driven by root clock pin: I2S_Transmitter/AudioClock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.361        0.000                      0                  860        0.134        0.000                      0                  860        2.000        0.000                       0                   336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
InputClock/ClockingWIzard/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_ClockGeneration_clk_wiz_0_0  {0.000 40.690}       81.380          12.288          
  clkfbout_ClockGeneration_clk_wiz_0_0  {0.000 28.000}       56.000          17.857          
sys_clk_pin                             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
InputClock/ClockingWIzard/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ClockGeneration_clk_wiz_0_0       75.439        0.000                      0                   33        0.488        0.000                      0                   33       40.190        0.000                       0                    36  
  clkfbout_ClockGeneration_clk_wiz_0_0                                                                                                                                                   44.000        0.000                       0                     3  
sys_clk_pin                                   2.361        0.000                      0                  827        0.134        0.000                      0                  827        3.500        0.000                       0                   296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  InputClock/ClockingWIzard/inst/clk_in1
  To Clock:  InputClock/ClockingWIzard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         InputClock/ClockingWIzard/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { InputClock/ClockingWIzard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ClockGeneration_clk_wiz_0_0
  To Clock:  clk_out1_ClockGeneration_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       75.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.439ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/AudioClock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.177ns (21.885%)  route 4.201ns (78.115%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 85.333 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 f  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 f  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 r  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 r  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.441     9.355    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I2_O)        0.156     9.511 r  I2S_Transmitter/AudioClock_i_1/O
                         net (fo=1, routed)           0.327     9.837    I2S_Transmitter/AudioClock_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  I2S_Transmitter/AudioClock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    85.333    I2S_Transmitter/CLK
    SLICE_X29Y46         FDRE                                         r  I2S_Transmitter/AudioClock_reg/C
                         clock pessimism              0.481    85.814    
                         clock uncertainty           -0.240    85.575    
    SLICE_X29Y46         FDRE (Setup_fdre_C_D)       -0.298    85.277    I2S_Transmitter/AudioClock_reg
  -------------------------------------------------------------------
                         required time                         85.277    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 75.439    

Slack (MET) :             76.194ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.145ns (22.898%)  route 3.855ns (77.102%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 85.333 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 r  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 r  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 f  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.422     9.336    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.460 r  I2S_Transmitter/MCLK_Cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.460    I2S_Transmitter/MCLK_Cnt_0[25]
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    85.333    I2S_Transmitter/CLK
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[25]/C
                         clock pessimism              0.481    85.814    
                         clock uncertainty           -0.240    85.575    
    SLICE_X30Y46         FDRE (Setup_fdre_C_D)        0.079    85.654    I2S_Transmitter/MCLK_Cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         85.654    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 76.194    

Slack (MET) :             76.204ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.174ns (23.342%)  route 3.855ns (76.658%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 85.333 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 r  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 r  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 f  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.422     9.336    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I1_O)        0.153     9.489 r  I2S_Transmitter/MCLK_Cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     9.489    I2S_Transmitter/MCLK_Cnt_0[27]
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    85.333    I2S_Transmitter/CLK
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[27]/C
                         clock pessimism              0.481    85.814    
                         clock uncertainty           -0.240    85.575    
    SLICE_X30Y46         FDRE (Setup_fdre_C_D)        0.118    85.693    I2S_Transmitter/MCLK_Cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         85.693    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                 76.204    

Slack (MET) :             76.341ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.145ns (23.601%)  route 3.706ns (76.399%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 85.333 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 r  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 r  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 f  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.273     9.187    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.311 r  I2S_Transmitter/MCLK_Cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.311    I2S_Transmitter/MCLK_Cnt_0[22]
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    85.333    I2S_Transmitter/CLK
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[22]/C
                         clock pessimism              0.481    85.814    
                         clock uncertainty           -0.240    85.575    
    SLICE_X30Y46         FDRE (Setup_fdre_C_D)        0.077    85.652    I2S_Transmitter/MCLK_Cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         85.652    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 76.341    

Slack (MET) :             76.358ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.169ns (23.977%)  route 3.706ns (76.023%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 85.333 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 r  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 r  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 f  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.273     9.187    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y46         LUT2 (Prop_lut2_I1_O)        0.148     9.335 r  I2S_Transmitter/MCLK_Cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.335    I2S_Transmitter/MCLK_Cnt_0[30]
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    85.333    I2S_Transmitter/CLK
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[30]/C
                         clock pessimism              0.481    85.814    
                         clock uncertainty           -0.240    85.575    
    SLICE_X30Y46         FDRE (Setup_fdre_C_D)        0.118    85.693    I2S_Transmitter/MCLK_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         85.693    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                 76.358    

Slack (MET) :             76.368ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.145ns (23.602%)  route 3.706ns (76.398%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 85.333 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 r  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 r  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 f  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.273     9.187    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.124     9.311 r  I2S_Transmitter/MCLK_Cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.311    I2S_Transmitter/MCLK_Cnt_0[23]
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    85.333    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[23]/C
                         clock pessimism              0.506    85.839    
                         clock uncertainty           -0.240    85.600    
    SLICE_X30Y45         FDRE (Setup_fdre_C_D)        0.079    85.679    I2S_Transmitter/MCLK_Cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         85.679    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 76.368    

Slack (MET) :             76.375ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.177ns (24.102%)  route 3.706ns (75.898%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 85.333 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 r  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 r  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 f  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.273     9.187    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.156     9.343 r  I2S_Transmitter/MCLK_Cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     9.343    I2S_Transmitter/MCLK_Cnt_0[29]
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    85.333    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[29]/C
                         clock pessimism              0.506    85.839    
                         clock uncertainty           -0.240    85.600    
    SLICE_X30Y45         FDRE (Setup_fdre_C_D)        0.118    85.718    I2S_Transmitter/MCLK_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         85.718    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                 76.375    

Slack (MET) :             76.387ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.145ns (23.695%)  route 3.687ns (76.305%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 85.333 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 r  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 r  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 f  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.254     9.168    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.124     9.292 r  I2S_Transmitter/MCLK_Cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.292    I2S_Transmitter/MCLK_Cnt_0[21]
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    85.333    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[21]/C
                         clock pessimism              0.506    85.839    
                         clock uncertainty           -0.240    85.600    
    SLICE_X30Y45         FDRE (Setup_fdre_C_D)        0.079    85.679    I2S_Transmitter/MCLK_Cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         85.679    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                 76.387    

Slack (MET) :             76.397ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.174ns (24.150%)  route 3.687ns (75.850%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 85.333 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 r  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 r  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 f  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.254     9.168    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y45         LUT2 (Prop_lut2_I1_O)        0.153     9.321 r  I2S_Transmitter/MCLK_Cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.321    I2S_Transmitter/MCLK_Cnt_0[26]
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.499    85.333    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[26]/C
                         clock pessimism              0.506    85.839    
                         clock uncertainty           -0.240    85.600    
    SLICE_X30Y45         FDRE (Setup_fdre_C_D)        0.118    85.718    I2S_Transmitter/MCLK_Cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         85.718    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                 76.397    

Slack (MET) :             76.503ns  (required time - arrival time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@81.380ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 1.145ns (24.412%)  route 3.545ns (75.588%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.952ns = ( 85.332 - 81.380 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.474ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.680     1.680    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.827     1.830    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.954 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730     2.684    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.785 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.674     4.459    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.478     4.937 r  I2S_Transmitter/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           0.833     5.771    I2S_Transmitter/MCLK_Cnt[28]
    SLICE_X29Y44         LUT4 (Prop_lut4_I1_O)        0.295     6.066 r  I2S_Transmitter/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.796     6.862    I2S_Transmitter/MCLK_Cnt[31]_i_9_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I4_O)        0.124     6.986 f  I2S_Transmitter/MCLK_Cnt[31]_i_5/O
                         net (fo=1, routed)           0.804     7.790    I2S_Transmitter/MCLK_Cnt[31]_i_5_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.914 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          1.112     9.026    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.124     9.150 r  I2S_Transmitter/MCLK_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.150    I2S_Transmitter/MCLK_Cnt_0[7]
    SLICE_X30Y42         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.490    82.871    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    79.693 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    81.292    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.383 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           1.622    83.005    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.100    83.105 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    83.743    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    83.834 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.498    85.332    I2S_Transmitter/CLK
    SLICE_X30Y42         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[7]/C
                         clock pessimism              0.481    85.813    
                         clock uncertainty           -0.240    85.574    
    SLICE_X30Y42         FDRE (Setup_fdre_C_D)        0.079    85.653    I2S_Transmitter/MCLK_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         85.653    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 76.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.381ns (62.585%)  route 0.228ns (37.415%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.521    I2S_Transmitter/CLK
    SLICE_X30Y42         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  I2S_Transmitter/MCLK_Cnt_reg[6]/Q
                         net (fo=2, routed)           0.062     1.748    I2S_Transmitter/MCLK_Cnt[6]
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.858 r  I2S_Transmitter/MCLK_Cnt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.166     2.023    I2S_Transmitter/data0[6]
    SLICE_X30Y42         LUT2 (Prop_lut2_I0_O)        0.107     2.130 r  I2S_Transmitter/MCLK_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.130    I2S_Transmitter/MCLK_Cnt_0[6]
    SLICE_X30Y42         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     2.114    I2S_Transmitter/CLK
    SLICE_X30Y42         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[6]/C
                         clock pessimism             -0.593     1.521    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.121     1.642    I2S_Transmitter/MCLK_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.522    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  I2S_Transmitter/MCLK_Cnt_reg[19]/Q
                         net (fo=2, routed)           0.061     1.748    I2S_Transmitter/MCLK_Cnt[19]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  I2S_Transmitter/MCLK_Cnt_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.166     2.025    I2S_Transmitter/data0[19]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.108     2.133 r  I2S_Transmitter/MCLK_Cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.133    I2S_Transmitter/MCLK_Cnt_0[19]
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     2.115    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[19]/C
                         clock pessimism             -0.593     1.522    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.121     1.643    I2S_Transmitter/MCLK_Cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 I2S_Transmitter/AudioClock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/AudioClock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.190ns (38.914%)  route 0.298ns (61.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.522    I2S_Transmitter/CLK
    SLICE_X29Y46         FDRE                                         r  I2S_Transmitter/AudioClock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  I2S_Transmitter/AudioClock_reg/Q
                         net (fo=3, routed)           0.195     1.858    I2S_Transmitter/AudioClock_reg_0
    SLICE_X30Y46         LUT4 (Prop_lut4_I3_O)        0.049     1.907 r  I2S_Transmitter/AudioClock_i_1/O
                         net (fo=1, routed)           0.104     2.011    I2S_Transmitter/AudioClock_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  I2S_Transmitter/AudioClock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     2.115    I2S_Transmitter/CLK
    SLICE_X29Y46         FDRE                                         r  I2S_Transmitter/AudioClock_reg/C
                         clock pessimism             -0.593     1.522    
    SLICE_X29Y46         FDRE (Hold_fdre_C_D)        -0.004     1.518    I2S_Transmitter/AudioClock_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.189ns (37.221%)  route 0.319ns (62.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.521    I2S_Transmitter/CLK
    SLICE_X31Y42         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.662 f  I2S_Transmitter/MCLK_Cnt_reg[0]/Q
                         net (fo=3, routed)           0.099     1.762    I2S_Transmitter/MCLK_Cnt[0]
    SLICE_X30Y42         LUT1 (Prop_lut1_I0_O)        0.048     1.810 r  I2S_Transmitter/MCLK_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.219     2.029    I2S_Transmitter/MCLK_Cnt_0[0]
    SLICE_X31Y42         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     2.114    I2S_Transmitter/CLK
    SLICE_X31Y42         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[0]/C
                         clock pessimism             -0.593     1.521    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)        -0.003     1.518    I2S_Transmitter/MCLK_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.382ns (56.972%)  route 0.289ns (43.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.522    I2S_Transmitter/CLK
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  I2S_Transmitter/MCLK_Cnt_reg[24]/Q
                         net (fo=2, routed)           0.064     1.751    I2S_Transmitter/MCLK_Cnt[24]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  I2S_Transmitter/MCLK_Cnt_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.224     2.083    I2S_Transmitter/data0[24]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.110     2.193 r  I2S_Transmitter/MCLK_Cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.193    I2S_Transmitter/MCLK_Cnt_0[24]
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     2.115    I2S_Transmitter/CLK
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[24]/C
                         clock pessimism             -0.593     1.522    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     1.643    I2S_Transmitter/MCLK_Cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.426ns (61.070%)  route 0.272ns (38.930%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.522    I2S_Transmitter/CLK
    SLICE_X30Y46         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  I2S_Transmitter/MCLK_Cnt_reg[25]/Q
                         net (fo=2, routed)           0.119     1.806    I2S_Transmitter/MCLK_Cnt[25]
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.957 r  I2S_Transmitter/MCLK_Cnt_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.152     2.109    I2S_Transmitter/data0[26]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.111     2.220 r  I2S_Transmitter/MCLK_Cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.220    I2S_Transmitter/MCLK_Cnt_0[26]
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     2.115    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[26]/C
                         clock pessimism             -0.577     1.538    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.131     1.669    I2S_Transmitter/MCLK_Cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.417ns (59.364%)  route 0.285ns (40.636%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.522    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  I2S_Transmitter/MCLK_Cnt_reg[19]/Q
                         net (fo=2, routed)           0.061     1.748    I2S_Transmitter/MCLK_Cnt[19]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  I2S_Transmitter/MCLK_Cnt_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.224     2.116    I2S_Transmitter/data0[20]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.109     2.225 r  I2S_Transmitter/MCLK_Cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.225    I2S_Transmitter/MCLK_Cnt_0[20]
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     2.115    I2S_Transmitter/CLK
    SLICE_X30Y45         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[20]/C
                         clock pessimism             -0.593     1.522    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.131     1.653    I2S_Transmitter/MCLK_Cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.396ns (57.824%)  route 0.289ns (42.176%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.522    I2S_Transmitter/CLK
    SLICE_X29Y44         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  I2S_Transmitter/MCLK_Cnt_reg[15]/Q
                         net (fo=2, routed)           0.106     1.770    I2S_Transmitter/MCLK_Cnt[15]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.914 r  I2S_Transmitter/MCLK_Cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.183     2.096    I2S_Transmitter/data0[16]
    SLICE_X29Y44         LUT2 (Prop_lut2_I0_O)        0.111     2.207 r  I2S_Transmitter/MCLK_Cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.207    I2S_Transmitter/MCLK_Cnt_0[16]
    SLICE_X29Y44         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     2.115    I2S_Transmitter/CLK
    SLICE_X29Y44         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[16]/C
                         clock pessimism             -0.593     1.522    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.107     1.629    I2S_Transmitter/MCLK_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.340ns (46.728%)  route 0.388ns (53.272%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.521    I2S_Transmitter/CLK
    SLICE_X30Y42         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.148     1.669 r  I2S_Transmitter/MCLK_Cnt_reg[5]/Q
                         net (fo=2, routed)           0.127     1.796    I2S_Transmitter/MCLK_Cnt[5]
    SLICE_X30Y43         LUT5 (Prop_lut5_I3_O)        0.099     1.895 r  I2S_Transmitter/MCLK_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.054     1.949    I2S_Transmitter/MCLK_Cnt[31]_i_4_n_0
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.994 f  I2S_Transmitter/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          0.207     2.201    I2S_Transmitter/MCLK_Cnt[31]_i_3_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I1_O)        0.048     2.249 r  I2S_Transmitter/MCLK_Cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.249    I2S_Transmitter/MCLK_Cnt_0[12]
    SLICE_X30Y43         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     2.115    I2S_Transmitter/CLK
    SLICE_X30Y43         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[12]/C
                         clock pessimism             -0.577     1.538    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.131     1.669    I2S_Transmitter/MCLK_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 I2S_Transmitter/MCLK_Cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            I2S_Transmitter/MCLK_Cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ClockGeneration_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_ClockGeneration_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockGeneration_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.418ns (58.687%)  route 0.294ns (41.313%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.548     0.548    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.621     0.623    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.668 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.521    I2S_Transmitter/CLK
    SLICE_X30Y41         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.148     1.669 r  I2S_Transmitter/MCLK_Cnt_reg[3]/Q
                         net (fo=2, routed)           0.128     1.797    I2S_Transmitter/MCLK_Cnt[3]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.961 r  I2S_Transmitter/MCLK_Cnt_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.166     2.128    I2S_Transmitter/data0[3]
    SLICE_X30Y41         LUT2 (Prop_lut2_I0_O)        0.106     2.234 r  I2S_Transmitter/MCLK_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.234    I2S_Transmitter/MCLK_Cnt_0[3]
    SLICE_X30Y41         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockGeneration_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.814     0.814    InputClock/ClockingWIzard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    InputClock/ClockingWIzard/inst/clk_out1_ClockGeneration_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  InputClock/ClockingWIzard/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.900    ClockOut
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.056     0.956 r  MCLK_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.255    MCLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.284 r  MCLK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     2.114    I2S_Transmitter/CLK
    SLICE_X30Y41         FDRE                                         r  I2S_Transmitter/MCLK_Cnt_reg[3]/C
                         clock pessimism             -0.593     1.521    
    SLICE_X30Y41         FDRE (Hold_fdre_C_D)         0.131     1.652    I2S_Transmitter/MCLK_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.581    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ClockGeneration_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    MCLK_OBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y3    InputClock/ClockingWIzard/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X30Y45     I2S_Transmitter/MCLK_Cnt_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X30Y41     I2S_Transmitter/MCLK_Cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X30Y46     I2S_Transmitter/MCLK_Cnt_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X30Y46     I2S_Transmitter/MCLK_Cnt_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X30Y41     I2S_Transmitter/MCLK_Cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y45     I2S_Transmitter/MCLK_Cnt_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y41     I2S_Transmitter/MCLK_Cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y46     I2S_Transmitter/MCLK_Cnt_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y46     I2S_Transmitter/MCLK_Cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y41     I2S_Transmitter/MCLK_Cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y45     I2S_Transmitter/MCLK_Cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y41     I2S_Transmitter/MCLK_Cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y46     I2S_Transmitter/MCLK_Cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y46     I2S_Transmitter/MCLK_Cnt_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y41     I2S_Transmitter/MCLK_Cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X30Y42     I2S_Transmitter/MCLK_Cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockGeneration_clk_wiz_0_0
  To Clock:  clkfbout_ClockGeneration_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockGeneration_clk_wiz_0_0
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y2    InputClock/ClockingWIzard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y0  InputClock/ClockingWIzard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 2.998ns (53.101%)  route 2.648ns (46.899%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.618    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  I2S_Transmitter/ReadCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.732    I2S_Transmitter/ReadCounter_reg[24]_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.066 r  I2S_Transmitter/ReadCounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.066    I2S_Transmitter/ReadCounter_reg[28]_i_1_n_6
    SLICE_X40Y43         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.579    12.971    I2S_Transmitter/Clock
    SLICE_X40Y43         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[29]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.062    13.427    I2S_Transmitter/ReadCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -11.066    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.625ns  (logic 2.977ns (52.926%)  route 2.648ns (47.074%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.618    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  I2S_Transmitter/ReadCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.732    I2S_Transmitter/ReadCounter_reg[24]_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.045 r  I2S_Transmitter/ReadCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.045    I2S_Transmitter/ReadCounter_reg[28]_i_1_n_4
    SLICE_X40Y43         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.579    12.971    I2S_Transmitter/Clock
    SLICE_X40Y43         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[31]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.062    13.427    I2S_Transmitter/ReadCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.903ns (52.299%)  route 2.648ns (47.701%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.618    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  I2S_Transmitter/ReadCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.732    I2S_Transmitter/ReadCounter_reg[24]_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.971 r  I2S_Transmitter/ReadCounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.971    I2S_Transmitter/ReadCounter_reg[28]_i_1_n_5
    SLICE_X40Y43         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.579    12.971    I2S_Transmitter/Clock
    SLICE_X40Y43         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[30]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.062    13.427    I2S_Transmitter/ReadCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 2.887ns (52.161%)  route 2.648ns (47.839%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.618    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.732 r  I2S_Transmitter/ReadCounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.732    I2S_Transmitter/ReadCounter_reg[24]_i_1_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.955 r  I2S_Transmitter/ReadCounter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.955    I2S_Transmitter/ReadCounter_reg[28]_i_1_n_7
    SLICE_X40Y43         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.579    12.971    I2S_Transmitter/Clock
    SLICE_X40Y43         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[28]/C
                         clock pessimism              0.429    13.400    
                         clock uncertainty           -0.035    13.365    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.062    13.427    I2S_Transmitter/ReadCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                         -10.955    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 2.884ns (52.135%)  route 2.648ns (47.865%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.618    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.952 r  I2S_Transmitter/ReadCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.952    I2S_Transmitter/ReadCounter_reg[24]_i_1_n_6
    SLICE_X40Y42         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.578    12.970    I2S_Transmitter/Clock
    SLICE_X40Y42         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[25]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.062    13.426    I2S_Transmitter/ReadCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.863ns (51.953%)  route 2.648ns (48.047%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.618    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.931 r  I2S_Transmitter/ReadCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.931    I2S_Transmitter/ReadCounter_reg[24]_i_1_n_4
    SLICE_X40Y42         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.578    12.970    I2S_Transmitter/Clock
    SLICE_X40Y42         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[27]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.062    13.426    I2S_Transmitter/ReadCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 2.789ns (51.299%)  route 2.648ns (48.701%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.618    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.857 r  I2S_Transmitter/ReadCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.857    I2S_Transmitter/ReadCounter_reg[24]_i_1_n_5
    SLICE_X40Y42         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.578    12.970    I2S_Transmitter/Clock
    SLICE_X40Y42         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[26]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.062    13.426    I2S_Transmitter/ReadCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 2.773ns (51.155%)  route 2.648ns (48.845%))
  Logic Levels:           12  (CARRY4=11 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.618    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.841 r  I2S_Transmitter/ReadCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.841    I2S_Transmitter/ReadCounter_reg[24]_i_1_n_7
    SLICE_X40Y42         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.578    12.970    I2S_Transmitter/Clock
    SLICE_X40Y42         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[24]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.062    13.426    I2S_Transmitter/ReadCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.770ns (51.128%)  route 2.648ns (48.872%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.838 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.838    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_6
    SLICE_X40Y41         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.578    12.970    I2S_Transmitter/Clock
    SLICE_X40Y41         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[21]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.062    13.426    I2S_Transmitter/ReadCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 I2S_Transmitter/ReadCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/ReadCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 2.749ns (50.938%)  route 2.648ns (49.062%))
  Logic Levels:           11  (CARRY4=10 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.420ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.752     5.420    I2S_Transmitter/Clock
    SLICE_X40Y36         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  I2S_Transmitter/ReadCounter_reg[1]/Q
                         net (fo=19, routed)          1.347     7.223    I2S_Transmitter/ReadCounter_reg[1]
    SLICE_X39Y38         LUT4 (Prop_lut4_I1_O)        0.124     7.347 r  I2S_Transmitter/FIFO_1_Full1_carry_i_8/O
                         net (fo=1, routed)           0.000     7.347    I2S_Transmitter/FIFO_1_Full1_carry_i_8_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.879 r  I2S_Transmitter/FIFO_1_Full1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.879    I2S_Transmitter/FIFO_1_Full1_carry_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  I2S_Transmitter/FIFO_1_Full1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.993    I2S_Transmitter/FIFO_1_Full1_carry__0_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.107 r  I2S_Transmitter/FIFO_1_Full1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.107    I2S_Transmitter/FIFO_1_Full1_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  I2S_Transmitter/FIFO_1_Full1_carry__2/CO[3]
                         net (fo=34, routed)          1.301     9.522    I2S_Transmitter/p_0_in
    SLICE_X40Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.048 r  I2S_Transmitter/ReadCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.048    I2S_Transmitter/ReadCounter_reg[0]_i_2_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  I2S_Transmitter/ReadCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    I2S_Transmitter/ReadCounter_reg[4]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  I2S_Transmitter/ReadCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    I2S_Transmitter/ReadCounter_reg[8]_i_1_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  I2S_Transmitter/ReadCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    I2S_Transmitter/ReadCounter_reg[12]_i_1_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  I2S_Transmitter/ReadCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.504    I2S_Transmitter/ReadCounter_reg[16]_i_1_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.817 r  I2S_Transmitter/ReadCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.817    I2S_Transmitter/ReadCounter_reg[20]_i_1_n_4
    SLICE_X40Y41         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  Clock (IN)
                         net (fo=0)                   0.000     8.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         1.578    12.970    I2S_Transmitter/Clock
    SLICE_X40Y41         FDRE                                         r  I2S_Transmitter/ReadCounter_reg[23]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.062    13.426    I2S_Transmitter/ReadCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.426    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  2.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_1_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/AudioData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.589     1.501    I2S_Transmitter/Clock
    SLICE_X36Y37         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  I2S_Transmitter/FIFO_1_reg[1][0]/Q
                         net (fo=1, routed)           0.053     1.695    I2S_Transmitter/FIFO_1_reg[1][0]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.740 r  I2S_Transmitter/AudioData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    I2S_Transmitter/AudioData[0]_i_1_n_0
    SLICE_X37Y37         FDRE                                         r  I2S_Transmitter/AudioData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.857     2.016    I2S_Transmitter/Clock
    SLICE_X37Y37         FDRE                                         r  I2S_Transmitter/AudioData_reg[0]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.092     1.606    I2S_Transmitter/AudioData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_0_reg[3][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/FIFO_1_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.563     1.475    I2S_Transmitter/Clock
    SLICE_X33Y38         FDRE                                         r  I2S_Transmitter/FIFO_0_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  I2S_Transmitter/FIFO_0_reg[3][15]/Q
                         net (fo=1, routed)           0.114     1.730    I2S_Transmitter/FIFO_0_reg[3][15]
    SLICE_X35Y38         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.832     1.991    I2S_Transmitter/Clock
    SLICE_X35Y38         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[3][15]/C
                         clock pessimism             -0.480     1.511    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.078     1.589    I2S_Transmitter/FIFO_1_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_0_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/FIFO_1_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.590     1.502    I2S_Transmitter/Clock
    SLICE_X39Y38         FDRE                                         r  I2S_Transmitter/FIFO_0_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  I2S_Transmitter/FIFO_0_reg[3][14]/Q
                         net (fo=1, routed)           0.099     1.742    I2S_Transmitter/FIFO_0_reg[3][14]
    SLICE_X36Y37         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.857     2.016    I2S_Transmitter/Clock
    SLICE_X36Y37         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[3][14]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.076     1.592    I2S_Transmitter/FIFO_1_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_0_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/FIFO_1_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.981%)  route 0.102ns (42.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.590     1.502    I2S_Transmitter/Clock
    SLICE_X39Y38         FDRE                                         r  I2S_Transmitter/FIFO_0_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  I2S_Transmitter/FIFO_0_reg[3][5]/Q
                         net (fo=1, routed)           0.102     1.745    I2S_Transmitter/FIFO_0_reg[3][5]
    SLICE_X36Y37         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.857     2.016    I2S_Transmitter/Clock
    SLICE_X36Y37         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[3][5]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.078     1.594    I2S_Transmitter/FIFO_1_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_0_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/FIFO_1_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.563     1.475    I2S_Transmitter/Clock
    SLICE_X34Y38         FDRE                                         r  I2S_Transmitter/FIFO_0_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  I2S_Transmitter/FIFO_0_reg[1][15]/Q
                         net (fo=1, routed)           0.049     1.688    I2S_Transmitter/FIFO_0_reg[1][15]
    SLICE_X35Y38         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.832     1.991    I2S_Transmitter/Clock
    SLICE_X35Y38         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[1][15]/C
                         clock pessimism             -0.503     1.488    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.047     1.535    I2S_Transmitter/FIFO_1_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_0_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/FIFO_1_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.561     1.473    I2S_Transmitter/Clock
    SLICE_X32Y35         FDRE                                         r  I2S_Transmitter/FIFO_0_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  I2S_Transmitter/FIFO_0_reg[2][2]/Q
                         net (fo=1, routed)           0.050     1.687    I2S_Transmitter/FIFO_0_reg[2][2]
    SLICE_X33Y35         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.828     1.987    I2S_Transmitter/Clock
    SLICE_X33Y35         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[2][2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.047     1.533    I2S_Transmitter/FIFO_1_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_0_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/FIFO_1_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.561     1.473    I2S_Transmitter/Clock
    SLICE_X34Y36         FDRE                                         r  I2S_Transmitter/FIFO_0_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  I2S_Transmitter/FIFO_0_reg[0][2]/Q
                         net (fo=1, routed)           0.050     1.687    I2S_Transmitter/FIFO_0_reg[0][2]
    SLICE_X35Y36         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.829     1.988    I2S_Transmitter/Clock
    SLICE_X35Y36         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[0][2]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.047     1.533    I2S_Transmitter/FIFO_1_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_0_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/FIFO_1_reg[3][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.590     1.502    I2S_Transmitter/Clock
    SLICE_X39Y38         FDRE                                         r  I2S_Transmitter/FIFO_0_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  I2S_Transmitter/FIFO_0_reg[3][13]/Q
                         net (fo=1, routed)           0.099     1.742    I2S_Transmitter/FIFO_0_reg[3][13]
    SLICE_X36Y37         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.857     2.016    I2S_Transmitter/Clock
    SLICE_X36Y37         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[3][13]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.071     1.587    I2S_Transmitter/FIFO_1_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_1_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/AudioData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.453%)  route 0.107ns (36.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.561     1.473    I2S_Transmitter/Clock
    SLICE_X33Y34         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  I2S_Transmitter/FIFO_1_reg[1][4]/Q
                         net (fo=1, routed)           0.107     1.721    I2S_Transmitter/FIFO_1_reg[1][4]
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.766 r  I2S_Transmitter/AudioData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.766    I2S_Transmitter/AudioData[4]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  I2S_Transmitter/AudioData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.828     1.987    I2S_Transmitter/Clock
    SLICE_X35Y34         FDRE                                         r  I2S_Transmitter/AudioData_reg[4]/C
                         clock pessimism             -0.480     1.507    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.092     1.599    I2S_Transmitter/AudioData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 I2S_Transmitter/FIFO_1_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2S_Transmitter/AudioData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.998%)  route 0.109ns (37.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.561     1.473    I2S_Transmitter/Clock
    SLICE_X33Y35         FDRE                                         r  I2S_Transmitter/FIFO_1_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  I2S_Transmitter/FIFO_1_reg[2][3]/Q
                         net (fo=1, routed)           0.109     1.723    I2S_Transmitter/FIFO_1_reg[2][3]
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  I2S_Transmitter/AudioData[3]_i_1/O
                         net (fo=1, routed)           0.000     1.768    I2S_Transmitter/AudioData[3]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  I2S_Transmitter/AudioData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  Clock_IBUF_BUFG_inst/O
                         net (fo=296, routed)         0.828     1.987    I2S_Transmitter/Clock
    SLICE_X35Y34         FDRE                                         r  I2S_Transmitter/AudioData_reg[3]/C
                         clock pessimism             -0.480     1.507    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.091     1.598    I2S_Transmitter/AudioData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y14    AudioData/SineROM/U0/DataROM/DataOut_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y34    AudioData/SineROM/U0/Address_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y32    AudioData/SineROM/U0/Address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y34    AudioData/SineROM/U0/Address_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y35    AudioData/SineROM/U0/Address_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y32    AudioData/SineROM/U0/Address_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y32    AudioData/SineROM/U0/Address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y32    AudioData/SineROM/U0/Address_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X40Y32    AudioData/SineROM/U0/Address_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y34    AudioData/SineROM/U0/Address_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y34    AudioData/SineROM/U0/Address_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y32    AudioData/SineROM/U0/Address_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y32    AudioData/SineROM/U0/Address_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y37    AudioData/SineROM/U0/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y37    AudioData/SineROM/U0/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y39    I2S_Transmitter/BytesInFIFO_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y39    I2S_Transmitter/BytesInFIFO_1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y39    I2S_Transmitter/BytesInFIFO_1_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y39    I2S_Transmitter/BytesInFIFO_1_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y32    AudioData/SineROM/U0/Address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y35    AudioData/SineROM/U0/Address_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y32    AudioData/SineROM/U0/Address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y32    AudioData/SineROM/U0/Address_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y32    AudioData/SineROM/U0/Address_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y32    AudioData/SineROM/U0/Address_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y37    AudioData/SineROM/U0/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y37    AudioData/SineROM/U0/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y36    AudioData/SineROM/U0/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y36    AudioData/SineROM/U0/FSM_onehot_CurrentState_reg[3]/C



