# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../question2/question2.tmp/bin2seg7_v1_0_project/bin2seg7_v1_0_project.gen/sources_1/ip/design_1_bin2BCD_0_1/design_1_bin2BCD_0_1_sim_netlist.v" \
"../../../../../question2/question2.tmp/bin2seg7_v1_0_project/bin2seg7_v1_0_project.gen/sources_1/ip/design_1_seg7display_0_0/design_1_seg7display_0_0_sim_netlist.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
