

================================================================
== Vivado HLS Report for 'sha256_transform_1'
================================================================
* Date:           Sat Jul 27 14:17:04 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.796 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      314|      314| 3.140 us | 3.140 us |  314|  314|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          -|          -|    16|    no    |
        |- Loop 2  |      144|      144|         3|          -|          -|    48|    no    |
        |- Loop 3  |      128|      128|         2|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1317|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        3|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     360|    -|
|Register         |        -|      -|     866|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      0|     866|    1677|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |K_V_U  |sha256_transform_cud  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |m_V_U  |sha256_transform_dEe  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                      |        3|  0|   0|    0|   128|   64|     2|         4096|
    +-------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |a_V_1_fu_980_p2         |     +    |      0|  0|  32|          32|          32|
    |add_ln209_1_fu_667_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln209_3_fu_879_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_4_fu_806_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_5_fu_812_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_8_fu_974_p2   |     +    |      0|  0|  32|          32|          32|
    |add_ln209_fu_662_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln700_10_fu_874_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_3_fu_842_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_4_fu_848_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_5_fu_854_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_6_fu_985_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_7_fu_859_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_8_fu_864_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_9_fu_869_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_433_p2     |     +    |      0|  0|  15|           5|           1|
    |e_V_1_fu_968_p2         |     +    |      0|  0|  39|          32|          32|
    |i_V_1_fu_692_p2         |     +    |      0|  0|  15|           7|           1|
    |i_V_fu_680_p2           |     +    |      0|  0|  15|           1|           7|
    |j_V_fu_454_p2           |     +    |      0|  0|  15|           3|           7|
    |m_V_d1                  |     +    |      0|  0|  32|          32|          32|
    |ret_V_11_fu_512_p2      |     +    |      0|  0|  15|           6|           6|
    |ret_V_2_fu_480_p2       |     +    |      0|  0|  15|           3|           6|
    |ret_V_6_fu_491_p2       |     +    |      0|  0|  15|           4|           6|
    |ret_V_7_fu_502_p2       |     +    |      0|  0|  15|           5|           6|
    |t1_V_fu_885_p2          |     +    |      0|  0|  32|          32|          32|
    |ret_V_33_fu_776_p2      |    and   |      0|  0|  32|          32|          32|
    |ret_V_34_fu_788_p2      |    and   |      0|  0|  32|          32|          32|
    |ret_V_38_fu_824_p2      |    and   |      0|  0|  32|          32|          32|
    |ret_V_39_fu_830_p2      |    and   |      0|  0|  32|          32|          32|
    |icmp_ln40_fu_470_p2     |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_1_fu_686_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_fu_427_p2    |   icmp   |      0|  0|  11|           5|           6|
    |ret_V_fu_443_p2         |    or    |      0|  0|   6|           6|           2|
    |r_V_16_fu_782_p2        |    xor   |      0|  0|  32|          32|           2|
    |ret_V_10_fu_656_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_15_fu_770_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_18_fu_794_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_22_fu_962_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_25_fu_836_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_5_fu_586_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_2_fu_650_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_4_fu_764_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_7_fu_956_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_9_fu_818_p2  |    xor   |      0|  0|  32|          32|          32|
    |xor_ln1357_fu_580_p2    |    xor   |      0|  0|  32|          32|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1317|        1147|        1122|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |lhs_V_10_reg_342   |   9|          2|   32|         64|
    |lhs_V_reg_385      |   9|          2|   32|         64|
    |m_V_address0       |  27|          5|    6|         30|
    |m_V_address1       |  21|          4|    6|         24|
    |p_01115_0_reg_307  |   9|          2|    5|         10|
    |p_01115_1_reg_319  |   9|          2|    7|         14|
    |p_01115_2_reg_331  |   9|          2|    7|         14|
    |p_01439_0_reg_417  |   9|          2|   32|         64|
    |p_01587_0_reg_374  |   9|          2|   32|         64|
    |p_0262_0_reg_296   |   9|          2|    7|         14|
    |rhs_V_15_reg_406   |   9|          2|   32|         64|
    |rhs_V_16_reg_352   |   9|          2|   32|         64|
    |rhs_V_17_reg_363   |   9|          2|   32|         64|
    |rhs_V_reg_395      |   9|          2|   32|         64|
    |state_V_address0   |  41|          8|    3|         24|
    |state_V_address1   |  44|          9|    3|         27|
    |state_V_d0         |  27|          5|   32|        160|
    |state_V_d1         |  27|          5|   32|        160|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 360|         76|  365|       1005|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_V_reg_1067            |  32|   0|   32|          0|
    |add_ln209_5_reg_1163    |  32|   0|   32|          0|
    |add_ln700_10_reg_1193   |  32|   0|   32|          0|
    |add_ln700_5_reg_1173    |  32|   0|   32|          0|
    |add_ln700_7_reg_1178    |  32|   0|   32|          0|
    |add_ln700_8_reg_1183    |  32|   0|   32|          0|
    |add_ln700_9_reg_1188    |  32|   0|   32|          0|
    |add_ln700_reg_999       |   5|   0|    5|          0|
    |ap_CS_fsm               |  15|   0|   15|          0|
    |b_V_reg_1073            |  32|   0|   32|          0|
    |c_V_reg_1089            |  32|   0|   32|          0|
    |d_V_reg_1095            |  32|   0|   32|          0|
    |e_V_reg_1111            |  32|   0|   32|          0|
    |f_V_reg_1117            |  32|   0|   32|          0|
    |g_V_reg_1133            |  32|   0|   32|          0|
    |h_V_reg_1139            |  32|   0|   32|          0|
    |i_V_1_reg_1148          |   7|   0|    7|          0|
    |j_V_reg_1009            |   7|   0|    7|          0|
    |lhs_V_10_reg_342        |  32|   0|   32|          0|
    |lhs_V_reg_385           |  32|   0|   32|          0|
    |m_V_load_1_reg_1047     |  32|   0|   32|          0|
    |m_V_load_reg_1038       |  32|   0|   32|          0|
    |p_01115_0_reg_307       |   5|   0|    5|          0|
    |p_01115_1_reg_319       |   7|   0|    7|          0|
    |p_01115_2_reg_331       |   7|   0|    7|          0|
    |p_01439_0_reg_417       |  32|   0|   32|          0|
    |p_01587_0_reg_374       |  32|   0|   32|          0|
    |p_0262_0_reg_296        |   7|   0|    7|          0|
    |ret_V_25_reg_1168       |  32|   0|   32|          0|
    |rhs_V_15_reg_406        |  32|   0|   32|          0|
    |rhs_V_16_reg_352        |  32|   0|   32|          0|
    |rhs_V_17_reg_363        |  32|   0|   32|          0|
    |rhs_V_reg_395           |  32|   0|   32|          0|
    |trunc_ln215_1_reg_1017  |   6|   0|    6|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 866|   0|  866|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | sha256_transform.1 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | sha256_transform.1 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | sha256_transform.1 | return value |
|ap_done           | out |    1| ap_ctrl_hs | sha256_transform.1 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | sha256_transform.1 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | sha256_transform.1 | return value |
|state_V_address0  | out |    3|  ap_memory |       state_V      |     array    |
|state_V_ce0       | out |    1|  ap_memory |       state_V      |     array    |
|state_V_we0       | out |    1|  ap_memory |       state_V      |     array    |
|state_V_d0        | out |   32|  ap_memory |       state_V      |     array    |
|state_V_q0        |  in |   32|  ap_memory |       state_V      |     array    |
|state_V_address1  | out |    3|  ap_memory |       state_V      |     array    |
|state_V_ce1       | out |    1|  ap_memory |       state_V      |     array    |
|state_V_we1       | out |    1|  ap_memory |       state_V      |     array    |
|state_V_d1        | out |   32|  ap_memory |       state_V      |     array    |
|state_V_q1        |  in |   32|  ap_memory |       state_V      |     array    |
|data_V_address0   | out |    6|  ap_memory |       data_V       |     array    |
|data_V_ce0        | out |    1|  ap_memory |       data_V       |     array    |
|data_V_q0         |  in |    8|  ap_memory |       data_V       |     array    |
+------------------+-----+-----+------------+--------------------+--------------+

