vendor_name = ModelSim
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit5/circuit5.vhd
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit5/circuit5_tb.vhd
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit5/circuit4.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/eduar/Desktop/EduardoMichel_GustavoTang_TrabalhoM1/circuit5/db/circuit5.cbx.xml
design_name = circuit5
instance = comp, \o_SA0[0]~output\, o_SA0[0]~output, circuit5, 1
instance = comp, \o_SA0[1]~output\, o_SA0[1]~output, circuit5, 1
instance = comp, \i_EN3~input\, i_EN3~input, circuit5, 1
instance = comp, \i_EN1~input\, i_EN1~input, circuit5, 1
instance = comp, \i_EN2~input\, i_EN2~input, circuit5, 1
instance = comp, \i_EN0~input\, i_EN0~input, circuit5, 1
instance = comp, \o_SA0~0\, o_SA0~0, circuit5, 1
instance = comp, \o_SA0~1\, o_SA0~1, circuit5, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, circuit5, 1
