-- File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\MultiComp\MultiComp (VHDL Template)\Components\CPU\IOP16\IOP16_ASSEMBLER\ANSITerm01\ANSITerm01.mif
-- Generated by pyAssemble_IOP16.py
-- 
DEPTH = 11;
WIDTH = 16;
ADDRESS_RADIX = DEC;
DATA_RADIX = HEX;
CONTENT BEGIN
0: 6004 8001 C003 6005 7001 6000 8001 C003;
8: 6001 7003 E000;
END;
