/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* A1 */
#define A1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A1_0_INBUF_ENABLED 0u
#define A1_0_INIT_DRIVESTATE 1u
#define A1_0_INIT_MUXSEL 0u
#define A1_0_INPUT_SYNC 2u
#define A1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A1_0_NUM 2u
#define A1_0_PORT GPIO_PRT10
#define A1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A1_DRIVEMODE CY_GPIO_DM_ANALOG
#define A1_INBUF_ENABLED 0u
#define A1_INIT_DRIVESTATE 1u
#define A1_INIT_MUXSEL 0u
#define A1_INPUT_SYNC 2u
#define A1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A1_NUM 2u
#define A1_PORT GPIO_PRT10
#define A1_SLEWRATE CY_GPIO_SLEW_FAST
#define A1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Buz */
#define Buz_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Buz_0_INBUF_ENABLED 0u
#define Buz_0_INIT_DRIVESTATE 1u
#define Buz_0_INIT_MUXSEL 3u
#define Buz_0_INPUT_SYNC 2u
#define Buz_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Buz_0_NUM 5u
#define Buz_0_PORT GPIO_PRT0
#define Buz_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Buz_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Buz_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define Buz_INBUF_ENABLED 0u
#define Buz_INIT_DRIVESTATE 1u
#define Buz_INIT_MUXSEL 3u
#define Buz_INPUT_SYNC 2u
#define Buz_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Buz_NUM 5u
#define Buz_PORT GPIO_PRT0
#define Buz_SLEWRATE CY_GPIO_SLEW_FAST
#define Buz_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LEDG */
#define LEDG_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LEDG_0_INBUF_ENABLED 0u
#define LEDG_0_INIT_DRIVESTATE 0u
#define LEDG_0_INIT_MUXSEL 0u
#define LEDG_0_INPUT_SYNC 2u
#define LEDG_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LEDG_0_NUM 1u
#define LEDG_0_PORT GPIO_PRT7
#define LEDG_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LEDG_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LEDG_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LEDG_INBUF_ENABLED 0u
#define LEDG_INIT_DRIVESTATE 0u
#define LEDG_INIT_MUXSEL 0u
#define LEDG_INPUT_SYNC 2u
#define LEDG_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LEDG_NUM 1u
#define LEDG_PORT GPIO_PRT7
#define LEDG_SLEWRATE CY_GPIO_SLEW_FAST
#define LEDG_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* LEDR */
#define LEDR_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LEDR_0_INBUF_ENABLED 0u
#define LEDR_0_INIT_DRIVESTATE 1u
#define LEDR_0_INIT_MUXSEL 0u
#define LEDR_0_INPUT_SYNC 2u
#define LEDR_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LEDR_0_NUM 3u
#define LEDR_0_PORT GPIO_PRT6
#define LEDR_0_SLEWRATE CY_GPIO_SLEW_FAST
#define LEDR_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define LEDR_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define LEDR_INBUF_ENABLED 0u
#define LEDR_INIT_DRIVESTATE 1u
#define LEDR_INIT_MUXSEL 0u
#define LEDR_INPUT_SYNC 2u
#define LEDR_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define LEDR_NUM 3u
#define LEDR_PORT GPIO_PRT6
#define LEDR_SLEWRATE CY_GPIO_SLEW_FAST
#define LEDR_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* echo */
#define echo_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define echo_0_INBUF_ENABLED 1u
#define echo_0_INIT_DRIVESTATE 0u
#define echo_0_INIT_MUXSEL 0u
#define echo_0_INPUT_SYNC 2u
#define echo_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define echo_0_NUM 7u
#define echo_0_PORT GPIO_PRT12
#define echo_0_SLEWRATE CY_GPIO_SLEW_FAST
#define echo_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define echo_DRIVEMODE CY_GPIO_DM_HIGHZ
#define echo_INBUF_ENABLED 1u
#define echo_INIT_DRIVESTATE 0u
#define echo_INIT_MUXSEL 0u
#define echo_INPUT_SYNC 2u
#define echo_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define echo_NUM 7u
#define echo_PORT GPIO_PRT12
#define echo_SLEWRATE CY_GPIO_SLEW_FAST
#define echo_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* trig */
#define trig_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define trig_0_INBUF_ENABLED 0u
#define trig_0_INIT_DRIVESTATE 1u
#define trig_0_INIT_MUXSEL 8u
#define trig_0_INPUT_SYNC 2u
#define trig_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define trig_0_NUM 6u
#define trig_0_PORT GPIO_PRT12
#define trig_0_SLEWRATE CY_GPIO_SLEW_FAST
#define trig_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define trig_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define trig_INBUF_ENABLED 0u
#define trig_INIT_DRIVESTATE 1u
#define trig_INIT_MUXSEL 8u
#define trig_INPUT_SYNC 2u
#define trig_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define trig_NUM 6u
#define trig_PORT GPIO_PRT12
#define trig_SLEWRATE CY_GPIO_SLEW_FAST
#define trig_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* IR_rx */
#define IR_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define IR_rx_0_INBUF_ENABLED 1u
#define IR_rx_0_INIT_DRIVESTATE 1u
#define IR_rx_0_INIT_MUXSEL 18u
#define IR_rx_0_INPUT_SYNC 2u
#define IR_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define IR_rx_0_NUM 0u
#define IR_rx_0_PORT GPIO_PRT10
#define IR_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define IR_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define IR_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define IR_rx_INBUF_ENABLED 1u
#define IR_rx_INIT_DRIVESTATE 1u
#define IR_rx_INIT_MUXSEL 18u
#define IR_rx_INPUT_SYNC 2u
#define IR_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define IR_rx_NUM 0u
#define IR_rx_PORT GPIO_PRT10
#define IR_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define IR_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* WS2812 */
#define WS2812_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define WS2812_0_INBUF_ENABLED 0u
#define WS2812_0_INIT_DRIVESTATE 1u
#define WS2812_0_INIT_MUXSEL 20u
#define WS2812_0_INPUT_SYNC 2u
#define WS2812_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WS2812_0_NUM 4u
#define WS2812_0_PORT GPIO_PRT6
#define WS2812_0_SLEWRATE CY_GPIO_SLEW_FAST
#define WS2812_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define WS2812_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define WS2812_INBUF_ENABLED 0u
#define WS2812_INIT_DRIVESTATE 1u
#define WS2812_INIT_MUXSEL 20u
#define WS2812_INPUT_SYNC 2u
#define WS2812_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define WS2812_NUM 4u
#define WS2812_PORT GPIO_PRT6
#define WS2812_SLEWRATE CY_GPIO_SLEW_FAST
#define WS2812_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_Main_scl */
#define I2C_Main_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_Main_scl_0_INBUF_ENABLED 1u
#define I2C_Main_scl_0_INIT_DRIVESTATE 1u
#define I2C_Main_scl_0_INIT_MUXSEL 19u
#define I2C_Main_scl_0_INPUT_SYNC 2u
#define I2C_Main_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_Main_scl_0_NUM 0u
#define I2C_Main_scl_0_PORT GPIO_PRT9
#define I2C_Main_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_Main_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_Main_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_Main_scl_INBUF_ENABLED 1u
#define I2C_Main_scl_INIT_DRIVESTATE 1u
#define I2C_Main_scl_INIT_MUXSEL 19u
#define I2C_Main_scl_INPUT_SYNC 2u
#define I2C_Main_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_Main_scl_NUM 0u
#define I2C_Main_scl_PORT GPIO_PRT9
#define I2C_Main_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_Main_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_Main_sda */
#define I2C_Main_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_Main_sda_0_INBUF_ENABLED 1u
#define I2C_Main_sda_0_INIT_DRIVESTATE 1u
#define I2C_Main_sda_0_INIT_MUXSEL 19u
#define I2C_Main_sda_0_INPUT_SYNC 2u
#define I2C_Main_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_Main_sda_0_NUM 1u
#define I2C_Main_sda_0_PORT GPIO_PRT9
#define I2C_Main_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_Main_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_Main_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_Main_sda_INBUF_ENABLED 1u
#define I2C_Main_sda_INIT_DRIVESTATE 1u
#define I2C_Main_sda_INIT_MUXSEL 19u
#define I2C_Main_sda_INPUT_SYNC 2u
#define I2C_Main_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_Main_sda_NUM 1u
#define I2C_Main_sda_PORT GPIO_PRT9
#define I2C_Main_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_Main_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_Debug_rx */
#define UART_Debug_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_Debug_rx_0_INBUF_ENABLED 1u
#define UART_Debug_rx_0_INIT_DRIVESTATE 1u
#define UART_Debug_rx_0_INIT_MUXSEL 18u
#define UART_Debug_rx_0_INPUT_SYNC 2u
#define UART_Debug_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_Debug_rx_0_NUM 0u
#define UART_Debug_rx_0_PORT GPIO_PRT5
#define UART_Debug_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_Debug_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_Debug_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_Debug_rx_INBUF_ENABLED 1u
#define UART_Debug_rx_INIT_DRIVESTATE 1u
#define UART_Debug_rx_INIT_MUXSEL 18u
#define UART_Debug_rx_INPUT_SYNC 2u
#define UART_Debug_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_Debug_rx_NUM 0u
#define UART_Debug_rx_PORT GPIO_PRT5
#define UART_Debug_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_Debug_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_Debug_tx */
#define UART_Debug_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_Debug_tx_0_INBUF_ENABLED 0u
#define UART_Debug_tx_0_INIT_DRIVESTATE 1u
#define UART_Debug_tx_0_INIT_MUXSEL 18u
#define UART_Debug_tx_0_INPUT_SYNC 2u
#define UART_Debug_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_Debug_tx_0_NUM 1u
#define UART_Debug_tx_0_PORT GPIO_PRT5
#define UART_Debug_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_Debug_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_Debug_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_Debug_tx_INBUF_ENABLED 0u
#define UART_Debug_tx_INIT_DRIVESTATE 1u
#define UART_Debug_tx_INIT_MUXSEL 18u
#define UART_Debug_tx_INPUT_SYNC 2u
#define UART_Debug_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_Debug_tx_NUM 1u
#define UART_Debug_tx_PORT GPIO_PRT5
#define UART_Debug_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_Debug_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
