{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651065241750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651065241751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 08:14:01 2022 " "Processing started: Wed Apr 27 08:14:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651065241751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065241751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065241751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651065242067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651065242067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../FAbehav/FAbehav.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/FAbehav/FAbehav.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/twotoone/twotoone.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/twotoone/twotoone.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoToOne " "Found entity 1: twoToOne" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoToOne/twoToOne.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/twocompaddsub/twocompaddsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoCompAddSub " "Found entity 1: twoCompAddSub" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/twocomp/twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/twocomp/twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComp " "Found entity 1: twoComp" {  } { { "../twoComp/twoComp.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoComp/twoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/accumulator/accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/accumulator/accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/controllertester/controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/controllertester/controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 controllerTester " "Found entity 1: controllerTester" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247487 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryCounter.v(7) " "Verilog HDL information at binaryCounter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651065247488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/binarycounter/binarycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/binarycounter/binarycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCounter " "Found entity 1: binaryCounter" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/pinpout/pinpout.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/pinpout/pinpout.v" { { "Info" "ISGN_ENTITY_NAME" "1 pInPOut " "Found entity 1: pInPOut" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/instructiondecoder/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecoder " "Found entity 1: instructionDecoder" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../RAMtesterCode/binary2seven/binary2seven.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../RAMtesterCode/BinUp/BinUp.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11RAM " "Found entity 1: Lab11RAM" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c0 C0 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c0\" differs only in case from object \"C0\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c1 C1 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c1\" differs only in case from object \"C1\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c3 C3 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c3\" differs only in case from object \"C3\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c4 C4 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c4\" differs only in case from object \"C4\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c5 C5 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c5\" differs only in case from object \"C5\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c7 C7 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c7\" differs only in case from object \"C7\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c8 C8 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c8\" differs only in case from object \"C8\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c9 C9 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c9\" differs only in case from object \"C9\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c10 C10 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c10\" differs only in case from object \"C10\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c11 C11 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c11\" differs only in case from object \"C11\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c12 C12 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c12\" differs only in case from object \"C12\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c13 C13 trisc2.v(7) " "Verilog HDL Declaration information at trisc2.v(7): object \"c13\" differs only in case from object \"C13\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c14 C14 trisc2.v(8) " "Verilog HDL Declaration information at trisc2.v(8): object \"c14\" differs only in case from object \"C14\" in the same scope" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc2.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 trisc2 " "Found entity 1: trisc2" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(10) " "Verilog HDL Instantiation warning at twoCompAddSub.v(10): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(11) " "Verilog HDL Instantiation warning at twoCompAddSub.v(11): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(12) " "Verilog HDL Instantiation warning at twoCompAddSub.v(12): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twoCompAddSub.v(13) " "Verilog HDL Instantiation warning at twoCompAddSub.v(13): instance has no name" {  } { { "../twoCompAddSub/twoCompAddSub.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247499 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(9) " "Verilog HDL Instantiation warning at accumulator.v(9): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247500 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(10) " "Verilog HDL Instantiation warning at accumulator.v(10): instance has no name" {  } { { "../accumulator/accumulator.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247500 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(12) " "Verilog HDL Instantiation warning at alu.v(12): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247500 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(19) " "Verilog HDL Instantiation warning at alu.v(19): instance has no name" {  } { { "../alu/alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247500 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(6) " "Verilog HDL Instantiation warning at controllerTester.v(6): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "controllerTester.v(8) " "Verilog HDL Instantiation warning at controllerTester.v(8): instance has no name" {  } { { "../controllerTester/controllerTester.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(48) " "Verilog HDL Instantiation warning at trisc2.v(48): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(49) " "Verilog HDL Instantiation warning at trisc2.v(49): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(60) " "Verilog HDL Instantiation warning at trisc2.v(60): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(61) " "Verilog HDL Instantiation warning at trisc2.v(61): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(63) " "Verilog HDL Instantiation warning at trisc2.v(63): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(64) " "Verilog HDL Instantiation warning at trisc2.v(64): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(67) " "Verilog HDL Instantiation warning at trisc2.v(67): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc2.v(68) " "Verilog HDL Instantiation warning at trisc2.v(68): instance has no name" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1651065247501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trisc2 " "Elaborating entity \"trisc2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651065247541 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 trisc2.v(14) " "Net \"MDI\[7..4\]\" at trisc2.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c5 0 trisc2.v(7) " "Net \"c5\" at trisc2.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MARhex trisc2.v(5) " "Output port \"MARhex\" at trisc2.v(5) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDin\[13..7\] trisc2.v(6) " "Output port \"MDin\[13..7\]\" at trisc2.v(6) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c0 trisc2.v(7) " "Output port \"c0\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c1 trisc2.v(7) " "Output port \"c1\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c2 trisc2.v(7) " "Output port \"c2\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c3 trisc2.v(7) " "Output port \"c3\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c4 trisc2.v(7) " "Output port \"c4\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c7 trisc2.v(7) " "Output port \"c7\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c8 trisc2.v(7) " "Output port \"c8\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c9 trisc2.v(7) " "Output port \"c9\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c10 trisc2.v(7) " "Output port \"c10\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c11 trisc2.v(7) " "Output port \"c11\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247542 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c12 trisc2.v(7) " "Output port \"c12\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247543 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c13 trisc2.v(7) " "Output port \"c13\" at trisc2.v(7) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247543 "|trisc2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c14 trisc2.v(8) " "Output port \"c14\" at trisc2.v(8) has no driver" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651065247543 "|trisc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "trisc2.v" "DivideX2" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "trisc2.v" "AddressGen" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11RAM Lab11RAM:RAM " "Elaborating entity \"Lab11RAM\" for hierarchy \"Lab11RAM:RAM\"" {  } { { "trisc2.v" "RAM" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "altsyncram_component" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Lab11RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab11RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Lab11RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651065247580 ""}  } { { "../RAMtesterCode/Lab11RAM/Lab11RAM.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651065247580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ene1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ene1 " "Found entity 1: altsyncram_ene1" {  } { { "db/altsyncram_ene1.tdf" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651065247623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ene1 Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated " "Elaborating entity \"altsyncram_ene1\" for hierarchy \"Lab11RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_ene1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:comb_24 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:comb_24\"" {  } { { "trisc2.v" "comb_24" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pInPOut pInPOut:IR " "Elaborating entity \"pInPOut\" for hierarchy \"pInPOut:IR\"" {  } { { "trisc2.v" "IR" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controllerTester controllerTester:comb_26 " "Elaborating entity \"controllerTester\" for hierarchy \"controllerTester:comb_26\"" {  } { { "trisc2.v" "comb_26" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionDecoder controllerTester:comb_26\|instructionDecoder:comb_3 " "Elaborating entity \"instructionDecoder\" for hierarchy \"controllerTester:comb_26\|instructionDecoder:comb_3\"" {  } { { "../controllerTester/controllerTester.v" "comb_3" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247629 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "instructionDecoder.v(5) " "Verilog HDL Case Statement warning at instructionDecoder.v(5): incomplete case statement has no default case item" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1651065247629 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247629 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247629 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k instructionDecoder.v(4) " "Verilog HDL Always Construct warning at instructionDecoder.v(4): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k instructionDecoder.v(4) " "Inferred latch for \"k\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j instructionDecoder.v(4) " "Inferred latch for \"j\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i instructionDecoder.v(4) " "Inferred latch for \"i\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h instructionDecoder.v(4) " "Inferred latch for \"h\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g instructionDecoder.v(4) " "Inferred latch for \"g\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f instructionDecoder.v(4) " "Inferred latch for \"f\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e instructionDecoder.v(4) " "Inferred latch for \"e\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d instructionDecoder.v(4) " "Inferred latch for \"d\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c instructionDecoder.v(4) " "Inferred latch for \"c\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b instructionDecoder.v(4) " "Inferred latch for \"b\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a instructionDecoder.v(4) " "Inferred latch for \"a\" at instructionDecoder.v(4)" {  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247630 "|trisc2|controllerTester:comb_27|instructionDecoder:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controllerTester:comb_26\|controller:comb_4 " "Elaborating entity \"controller\" for hierarchy \"controllerTester:comb_26\|controller:comb_4\"" {  } { { "../controllerTester/controllerTester.v" "comb_4" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controllerTester/controllerTester.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247631 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate controller.v(15) " "Verilog HDL Always Construct warning at controller.v(15): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651065247631 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U controller.v(15) " "Inferred latch for \"nextstate.U\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247631 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T controller.v(15) " "Inferred latch for \"nextstate.T\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S controller.v(15) " "Inferred latch for \"nextstate.S\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R controller.v(15) " "Inferred latch for \"nextstate.R\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q controller.v(15) " "Inferred latch for \"nextstate.Q\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P controller.v(15) " "Inferred latch for \"nextstate.P\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O controller.v(15) " "Inferred latch for \"nextstate.O\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N controller.v(15) " "Inferred latch for \"nextstate.N\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M controller.v(15) " "Inferred latch for \"nextstate.M\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L controller.v(15) " "Inferred latch for \"nextstate.L\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K controller.v(15) " "Inferred latch for \"nextstate.K\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J controller.v(15) " "Inferred latch for \"nextstate.J\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I controller.v(15) " "Inferred latch for \"nextstate.I\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H controller.v(15) " "Inferred latch for \"nextstate.H\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G controller.v(15) " "Inferred latch for \"nextstate.G\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F controller.v(15) " "Inferred latch for \"nextstate.F\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E controller.v(15) " "Inferred latch for \"nextstate.E\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D controller.v(15) " "Inferred latch for \"nextstate.D\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C controller.v(15) " "Inferred latch for \"nextstate.C\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B controller.v(15) " "Inferred latch for \"nextstate.B\" at controller.v(15)" {  } { { "../controller/controller.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/controller/controller.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065247632 "|trisc2|controllerTester:comb_27|controller:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_27 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_27\"" {  } { { "trisc2.v" "comb_27" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(15) " "Verilog HDL assignment warning at alu.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651065247633 "|trisc2|alu:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(16) " "Verilog HDL assignment warning at alu.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../alu/alu.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651065247633 "|trisc2|alu:comb_28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoCompAddSub alu:comb_27\|twoCompAddSub:comb_3 " "Elaborating entity \"twoCompAddSub\" for hierarchy \"alu:comb_27\|twoCompAddSub:comb_3\"" {  } { { "../alu/alu.v" "comb_3" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav alu:comb_27\|twoCompAddSub:comb_3\|FAbehav:comb_4 " "Elaborating entity \"FAbehav\" for hierarchy \"alu:comb_27\|twoCompAddSub:comb_3\|FAbehav:comb_4\"" {  } { { "../twoCompAddSub/twoCompAddSub.v" "comb_4" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/twoCompAddSub/twoCompAddSub.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComp alu:comb_27\|twoComp:comb_26 " "Elaborating entity \"twoComp\" for hierarchy \"alu:comb_27\|twoComp:comb_26\"" {  } { { "../alu/alu.v" "comb_26" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/alu/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:comb_28 " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:comb_28\"" {  } { { "trisc2.v" "comb_28" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoToOne accumulator:comb_28\|twoToOne:comb_3 " "Elaborating entity \"twoToOne\" for hierarchy \"accumulator:comb_28\|twoToOne:comb_3\"" {  } { { "../accumulator/accumulator.v" "comb_3" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCounter accumulator:comb_28\|binaryCounter:comb_4 " "Elaborating entity \"binaryCounter\" for hierarchy \"accumulator:comb_28\|binaryCounter:comb_4\"" {  } { { "../accumulator/accumulator.v" "comb_4" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/accumulator/accumulator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065247640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryCounter.v(15) " "Verilog HDL assignment warning at binaryCounter.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651065247641 "|trisc2|binaryCounter:comb_30"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1651065247758 "|trisc2|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1651065247758 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651065247955 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:comb_26\|instructionDecoder:comb_3\|h " "Latch controllerTester:comb_26\|instructionDecoder:comb_3\|h has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651065247960 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651065247960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:comb_26\|instructionDecoder:comb_3\|g " "Latch controllerTester:comb_26\|instructionDecoder:comb_3\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651065247961 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651065247961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:comb_26\|instructionDecoder:comb_3\|f " "Latch controllerTester:comb_26\|instructionDecoder:comb_3\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651065247961 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651065247961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:comb_26\|instructionDecoder:comb_3\|c " "Latch controllerTester:comb_26\|instructionDecoder:comb_3\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651065247961 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651065247961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:comb_26\|instructionDecoder:comb_3\|b " "Latch controllerTester:comb_26\|instructionDecoder:comb_3\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651065247961 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651065247961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controllerTester:comb_26\|instructionDecoder:comb_3\|a " "Latch controllerTester:comb_26\|instructionDecoder:comb_3\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pInPOut:IR\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal pInPOut:IR\|Q\[0\]" {  } { { "../pInPOut/pInPOut.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/pInPOut/pInPOut.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651065247961 ""}  } { { "../instructionDecoder/instructionDecoder.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/instructionDecoder/instructionDecoder.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651065247961 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[0\] GND " "Pin \"PChex\[0\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|PChex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[1\] GND " "Pin \"PChex\[1\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|PChex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[2\] GND " "Pin \"PChex\[2\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|PChex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[3\] GND " "Pin \"PChex\[3\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|PChex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[4\] GND " "Pin \"PChex\[4\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|PChex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[5\] GND " "Pin \"PChex\[5\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|PChex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PChex\[6\] VCC " "Pin \"PChex\[6\]\" is stuck at VCC" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|PChex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[0\] GND " "Pin \"MARhex\[0\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MARhex[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[1\] GND " "Pin \"MARhex\[1\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MARhex[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[2\] GND " "Pin \"MARhex\[2\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MARhex[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[3\] GND " "Pin \"MARhex\[3\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MARhex[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[4\] GND " "Pin \"MARhex\[4\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MARhex[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[5\] GND " "Pin \"MARhex\[5\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MARhex[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MARhex\[6\] GND " "Pin \"MARhex\[6\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MARhex[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[0\] GND " "Pin \"MDin\[0\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[1\] GND " "Pin \"MDin\[1\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[2\] GND " "Pin \"MDin\[2\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[3\] GND " "Pin \"MDin\[3\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[4\] GND " "Pin \"MDin\[4\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[5\] GND " "Pin \"MDin\[5\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[6\] VCC " "Pin \"MDin\[6\]\" is stuck at VCC" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[7\] GND " "Pin \"MDin\[7\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[8\] GND " "Pin \"MDin\[8\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[9\] GND " "Pin \"MDin\[9\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[10\] GND " "Pin \"MDin\[10\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[11\] GND " "Pin \"MDin\[11\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[12\] GND " "Pin \"MDin\[12\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDin\[13\] GND " "Pin \"MDin\[13\]\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|MDin[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c0 GND " "Pin \"c0\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c0"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1 GND " "Pin \"c1\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c1"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2 GND " "Pin \"c2\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c2"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3 GND " "Pin \"c3\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c3"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4 GND " "Pin \"c4\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c4"} { "Warning" "WMLS_MLS_STUCK_PIN" "c5 GND " "Pin \"c5\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c5"} { "Warning" "WMLS_MLS_STUCK_PIN" "c7 GND " "Pin \"c7\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c7"} { "Warning" "WMLS_MLS_STUCK_PIN" "c8 GND " "Pin \"c8\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c8"} { "Warning" "WMLS_MLS_STUCK_PIN" "c9 GND " "Pin \"c9\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c9"} { "Warning" "WMLS_MLS_STUCK_PIN" "c10 GND " "Pin \"c10\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c10"} { "Warning" "WMLS_MLS_STUCK_PIN" "c11 GND " "Pin \"c11\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c11"} { "Warning" "WMLS_MLS_STUCK_PIN" "c12 GND " "Pin \"c12\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c12"} { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c13"} { "Warning" "WMLS_MLS_STUCK_PIN" "c14 GND " "Pin \"c14\" is stuck at GND" {  } { { "trisc2.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/trisc2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651065247976 "|trisc2|c14"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651065247976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651065248022 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651065248266 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "Mult0" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651065248269 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651065248269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg " "Generated suppressed messages file C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065248296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651065248370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651065248370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651065248405 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651065248405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651065248405 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651065248405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651065248405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651065248425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 08:14:08 2022 " "Processing ended: Wed Apr 27 08:14:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651065248425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651065248425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651065248425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651065248425 ""}
