
---------------------------- Summary ----------------------------

ChipArea : 4.32487e+07um^2
Chip total CIM (Forward+Activation Gradient) array : 30650um^2
Total IC Area on chip (Global and Tile/PE/Local) : 1.77586e+07um^2
Total ABC (or S/As and precharger for SRAM) area on chip : 1.59032e+07um^2
Total Accumulation Circuits (subarray level: adders, shiftadds; PE/Tile/Global level: accumulation units) on chip : 6.53584e+06um^2
Other Peripheries (e.g. decoders, mux, switchmatrix, buffers, pooling and activation units) : 7.57076e+06um^2
Weight Gradient Calculation : 8.92928e+06um^2

----------------------------Chip layer-by-layer Estimation----------------------------

Chip readLatency of Forward (per epoch) is: 7.69494e+12ns
Chip readDynamicEnergy of Forward (per epoch) is: 2.89053e+12pJ
Chip readLatency of Activation Gradient (per epoch) is: 6.35856e+11ns
Chip readDynamicEnergy of Activation Gradient (per epoch) is: 2.97820e+12pJ
Chip readLatency of Weight Gradient (per epoch) is: 6.29409e+12ns
Chip readDynamicEnergy of Weight Gradient (per epoch) is: 2.83431e+14pJ
Chip writeLatency of Weight Update (per epoch) is: 5.47164e+09ns
Chip writeDynamicEnergy of Weight Update (per epoch) is: 5.98886e+08pJ

Chip total Latency (per epoch) is: 5.48360e+12ns
Chip total Energy (per epoch) is: 1.64228e+14pJ

----------------------------Chip PEAK layer-by-layer Estimation----------------------------

Chip PEAK readLatency of Forward (per epoch) is: 6.15953e+10ns
Chip PEAK readDynamicEnergy of Forward (per epoch) is: 2.50335e+12pJ
Chip PEAK readLatency of Activation Gradient (per epoch) is: 9.01021e+10ns
Chip PEAK readDynamicEnergy of Activation Gradient (per epoch) is: 2.61145e+12pJ
Chip PEAK readLatency of Weight Gradient (per epoch) is: 5.44950e+11ns
Chip PEAK readDynamicEnergy of Weight Gradient (per epoch) is: 3.87657e+13pJ
Chip PEAK writeLatency of Weight Update (per epoch) is: 3.92741e+09ns
Chip PEAK writeDynamicEnergy of Weight Update (per epoch) is: 2.15146e+08pJ

Chip PEAK total Latency (per epoch) is: 1.64423e+12ns
Chip PEAK total Energy (per epoch) is: 4.43315e+13pJ

Chip leakage Energy is: 1.24589e+10pJ
Chip leakage Power is: 175.250uW

******************** Breakdown of Latency and Dynamic Energy ********************

ADC readLatency is : 5.87611e+10ns
Accumulation Circuits readLatency is : 3.31940e+10ns
Synaptic Array readLatency is : 5.87837e+10ns
Buffer readLatency is : 3.84431e+12ns
Interconnect readLatency is : 1.35907e+11ns
Weight Gradient Calculation readLatency is : 1.40887e+12ns
Weight Update writeLatency is : 5.47164e+09ns
DRAM data transfer Latency is : 4.49303e+10ns

ADC readDynamicEnergy is : 4.55828e+12pJ
Accumulation Circuits readDynamicEnergy is : 3.93584e+11pJ
Synaptic Array readDynamicEnergy is : 6.08306e+10pJ
Buffer readDynamicEnergy is : 2.76108e+11pJ
Interconnect readDynamicEnergy is : 8.19500e+11pJ
Weight Gradient Calculation readDynamicEnergy is : 3.68654e+13pJ
Weight Update writeDynamicEnergy is : 2.29520e+08pJ
DRAM data transfer DynamicEnergy is : 1.14315e+14pJ

******************** Breakdown of Latency and Dynamic Energy ********************

----------------------------Chip layer-by-layer Performance----------------------------
Energy Efficiency TOPS/W : 463.614751
Throughput FPS : 4.4848847
Throughput TOPS : 417.490113

Peak Energy Efficiency TOPS/W : 1743.44337
Peak Throughput FPS : 52.3838519
Peak Throughput TOPS : 1436.97964

---------------------------- Hardware Performance Done ----------------------------

