{
  "design": {
    "design_info": {
      "boundary_crc": "0x4112C9870D6F5BEF",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../ADV7180_Interface.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "ila_0": "",
      "BT656_decode_wrapper_0": ""
    },
    "ports": {
      "CAM_LLC": {
        "direction": "I"
      },
      "CAM_BT656": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "reset": {
        "direction": "I"
      },
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN2_JITTER_PS": {
            "value": "134.99"
          },
          "CLKOUT1_JITTER": {
            "value": "430.966"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "431.189"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "11.33"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "57.375"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "79.125"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "8"
          },
          "SECONDARY_IN_FREQ": {
            "value": "100.000"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_1",
        "xci_path": "ip/design_1_ila_0_1/design_1_ila_0_1.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "ALL_PROBE_SAME_MU": {
            "value": "true"
          },
          "ALL_PROBE_SAME_MU_CNT": {
            "value": "1"
          },
          "C_ADV_TRIGGER": {
            "value": "false"
          },
          "C_DATA_DEPTH": {
            "value": "131072"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "true"
          },
          "C_EN_STRG_QUAL": {
            "value": "0"
          },
          "C_MONITOR_TYPE": {
            "value": "AXI"
          },
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_PROBE0_MU_CNT": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "1"
          },
          "C_PROBE1_MU_CNT": {
            "value": "1"
          },
          "C_PROBE2_MU_CNT": {
            "value": "1"
          },
          "C_PROBE3_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_MU_CNT": {
            "value": "1"
          },
          "C_PROBE4_WIDTH": {
            "value": "1"
          },
          "C_PROBE5_MU_CNT": {
            "value": "1"
          },
          "C_PROBE6_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_MU_CNT": {
            "value": "1"
          },
          "C_PROBE7_WIDTH": {
            "value": "1"
          },
          "C_PROBE8_MU_CNT": {
            "value": "1"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          },
          "C_TRIGIN_EN": {
            "value": "false"
          },
          "C_TRIGOUT_EN": {
            "value": "false"
          }
        }
      },
      "BT656_decode_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:BT656_decode_wrapper:1.0",
        "xci_name": "design_1_BT656_decode_wrapper_0_0",
        "xci_path": "ip/design_1_BT656_decode_wrapper_0_0/design_1_BT656_decode_wrapper_0_0.xci",
        "inst_hier_path": "BT656_decode_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BT656_decode_wrapper",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXIS_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "11329976"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "M_AXIS_0_tdata",
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "M_AXIS_0_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "M_AXIS_0_tuser",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "M_AXIS_0_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "M_AXIS_0_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "BT656": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "BT656_clk": {
            "type": "clk",
            "direction": "I"
          },
          "m_clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "BT656_decode_wrapper_0_M_AXIS_0": {
        "interface_ports": [
          "BT656_decode_wrapper_0/M_AXIS_0",
          "ila_0/SLOT_0_AXIS"
        ]
      }
    },
    "nets": {
      "CAM_LLC_1": {
        "ports": [
          "CAM_LLC",
          "BT656_decode_wrapper_0/BT656_clk"
        ]
      },
      "CAM_Y_1": {
        "ports": [
          "CAM_BT656",
          "BT656_decode_wrapper_0/BT656"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "sysclk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ila_0/clk",
          "BT656_decode_wrapper_0/m_clk"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "reset",
          "BT656_decode_wrapper_0/reset"
        ]
      }
    }
  }
}