{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707239601238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707239601239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 06 17:13:21 2024 " "Processing started: Tue Feb 06 17:13:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707239601239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239601239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239601239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707239602236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707239602237 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Platform Designer system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707239610144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:33 Progress: Loading task1/nios.qsys " "2024.02.06.17:13:33 Progress: Loading task1/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239613318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:33 Progress: Reading input file " "2024.02.06.17:13:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239613668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:33 Progress: Adding button \[altera_avalon_pio 18.1\] " "2024.02.06.17:13:33 Progress: Adding button \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239613758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:33 Progress: Parameterizing module button " "2024.02.06.17:13:33 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239613902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:33 Progress: Adding clk \[clock_source 18.1\] " "2024.02.06.17:13:33 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239613905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module clk " "2024.02.06.17:13:34 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2024.02.06.17:13:34 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module cpu " "2024.02.06.17:13:34 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2024.02.06.17:13:34 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module hex0 " "2024.02.06.17:13:34 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding hex1 \[altera_avalon_pio 18.1\] " "2024.02.06.17:13:34 Progress: Adding hex1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module hex1 " "2024.02.06.17:13:34 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding hex2 \[altera_avalon_pio 18.1\] " "2024.02.06.17:13:34 Progress: Adding hex2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module hex2 " "2024.02.06.17:13:34 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding hex3 \[altera_avalon_pio 18.1\] " "2024.02.06.17:13:34 Progress: Adding hex3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module hex3 " "2024.02.06.17:13:34 Progress: Parameterizing module hex3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding hex4 \[altera_avalon_pio 18.1\] " "2024.02.06.17:13:34 Progress: Adding hex4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module hex4 " "2024.02.06.17:13:34 Progress: Parameterizing module hex4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding hex5 \[altera_avalon_pio 18.1\] " "2024.02.06.17:13:34 Progress: Adding hex5 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module hex5 " "2024.02.06.17:13:34 Progress: Parameterizing module hex5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2024.02.06.17:13:34 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module jtag_uart " "2024.02.06.17:13:34 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding led \[altera_avalon_pio 18.1\] " "2024.02.06.17:13:34 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module led " "2024.02.06.17:13:34 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2024.02.06.17:13:34 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module onchip_memory " "2024.02.06.17:13:34 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding switch \[altera_avalon_pio 18.1\] " "2024.02.06.17:13:34 Progress: Adding switch \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Parameterizing module switch " "2024.02.06.17:13:34 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:34 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2024.02.06.17:13:34 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239614952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:35 Progress: Parameterizing module sysid_qsys_0 " "2024.02.06.17:13:35 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239615293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:35 Progress: Building connections " "2024.02.06.17:13:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239615293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:35 Progress: Parameterizing connections " "2024.02.06.17:13:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239615324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:35 Progress: Validating " "2024.02.06.17:13:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239615327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.02.06.17:13:35 Progress: Done reading input file " "2024.02.06.17:13:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239615921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239616633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239616633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239616634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239616634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239616634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating nios \"nios\" for QUARTUS_SYNTH " "Nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239617368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'nios_button' " "Button: Starting RTL generation for module 'nios_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239621646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_button --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0002_button_gen//nios_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_button --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0002_button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0002_button_gen//nios_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239621646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'nios_button' " "Button: Done RTL generation for module 'nios_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239622441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"nios\" instantiated altera_avalon_pio \"button\" " "Button: \"nios\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239622453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239622604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'nios_hex0' " "Hex0: Starting RTL generation for module 'nios_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239622609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hex0 --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0003_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0003_hex0_gen//nios_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_hex0 --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0003_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0003_hex0_gen//nios_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239622609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'nios_hex0' " "Hex0: Done RTL generation for module 'nios_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239622833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"nios\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"nios\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239622844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239622850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0004_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0004_jtag_uart_gen//nios_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239622850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'nios_led' " "Led: Starting RTL generation for module 'nios_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_led --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0005_led_gen//nios_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_led --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0005_led_gen//nios_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'nios_led' " "Led: Done RTL generation for module 'nios_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"nios\" instantiated altera_avalon_pio \"led\" " "Led: \"nios\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623419 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'nios_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'nios_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0006_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0006_onchip_memory_gen//nios_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'nios_onchip_memory' " "Onchip_memory: Done RTL generation for module 'nios_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'nios_switch' " "Switch: Starting RTL generation for module 'nios_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switch --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0007_switch_gen//nios_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switch --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0007_switch_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0007_switch_gen//nios_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'nios_switch' " "Switch: Done RTL generation for module 'nios_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"nios\" instantiated altera_avalon_pio \"switch\" " "Switch: \"nios\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"nios\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239623983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239626948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239627054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239627147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239627246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239628694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239628709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239628743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239628762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_cpu_cpu --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0011_cpu_gen//nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_cpu_cpu --dir=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/zz4221/AppData/Local/Temp/alt9759_4227612149604594840.dir/0011_cpu_gen//nios_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239628763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:49 (*) Starting Nios II generation " "Cpu: # 2024.02.06 17:13:49 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:49 (*)   Checking for plaintext license. " "Cpu: # 2024.02.06 17:13:49 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2024.02.06 17:13:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.02.06 17:13:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:50 (*)   Plaintext license not found. " "Cpu: # 2024.02.06 17:13:50 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:50 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.02.06 17:13:50 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:50 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.02.06 17:13:50 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:50 (*)   Creating all objects for CPU " "Cpu: # 2024.02.06 17:13:50 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:51 (*)   Generating RTL from CPU objects " "Cpu: # 2024.02.06 17:13:51 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:51 (*)   Creating plain-text RTL " "Cpu: # 2024.02.06 17:13:51 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.02.06 17:13:52 (*) Done Nios II generation " "Cpu: # 2024.02.06 17:13:52 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_cpu_cpu' " "Cpu: Done RTL generation for module 'nios_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done \"nios\" with 31 modules, 43 files " "Nios: Done \"nios\" with 31 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239632708 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Platform Designer system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707239633629 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Lab Materials/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v " "Can't analyze file -- file ../../Lab Materials/lab2/src/Golden_Top/DE10_LITE_Golden_Top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1707239633889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239633907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239633907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239633924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239633924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239633932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239633932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239633932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239633946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239633946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239633962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239633962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239633978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239633978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239633991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239633991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_button " "Found entity 1: nios_button" {  } { { "db/ip/nios/submodules/nios_button.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "db/ip/nios/submodules/nios_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_register_bank_a_module " "Found entity 1: nios_cpu_cpu_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_cpu_register_bank_b_module " "Found entity 2: nios_cpu_cpu_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_cpu_nios2_oci_break " "Found entity 4: nios_cpu_cpu_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_cpu_cpu_nios2_oci_im " "Found entity 15: nios_cpu_cpu_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_cpu_cpu_nios2_ocimem " "Found entity 19: nios_cpu_cpu_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_cpu_cpu_nios2_oci " "Found entity 20: nios_cpu_cpu_nios2_oci" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_cpu_cpu " "Found entity 21: nios_cpu_cpu" {  } { { "db/ip/nios/submodules/nios_cpu_cpu.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_debug_slave_tck " "Found entity 1: nios_cpu_cpu_debug_slave_tck" {  } { { "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/nios/submodules/nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_cpu_test_bench " "Found entity 1: nios_cpu_cpu_test_bench" {  } { { "db/ip/nios/submodules/nios_cpu_cpu_test_bench.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hex0 " "Found entity 1: nios_hex0" {  } { { "db/ip/nios/submodules/nios_hex0.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_sim_scfifo_w " "Found entity 1: nios_jtag_uart_sim_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634224 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_scfifo_w " "Found entity 2: nios_jtag_uart_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634224 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_sim_scfifo_r " "Found entity 3: nios_jtag_uart_sim_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634224 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_scfifo_r " "Found entity 4: nios_jtag_uart_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634224 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart " "Found entity 5: nios_jtag_uart" {  } { { "db/ip/nios/submodules/nios_jtag_uart.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_led " "Found entity 1: nios_led" {  } { { "db/ip/nios/submodules/nios_led.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707239634379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707239634380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634386 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707239634390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707239634391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634397 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707239634401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707239634402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634410 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707239634414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707239634415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634421 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory " "Found entity 1: nios_onchip_memory" {  } { { "db/ip/nios/submodules/nios_onchip_memory.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_switch " "Found entity 1: nios_switch" {  } { { "db/ip/nios/submodules/nios_switch.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0 " "Found entity 1: nios_sysid_qsys_0" {  } { { "db/ip/nios/submodules/nios_sysid_qsys_0.v" "" { Text "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/db/ip/nios/submodules/nios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707239634510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634510 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "DE10_LITE_Golden_Top " "Top-level design entity \"DE10_LITE_Golden_Top\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1707239634622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/output_files/task1_top.map.smsg " "Generated suppressed messages file C:/Users/zz4221/OneDrive - Imperial College London/Desktop/InformationProcessing/InfoProc-Lab-Solution/lab2/task1/output_files/task1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634723 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707239634897 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 06 17:13:54 2024 " "Processing ended: Tue Feb 06 17:13:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707239634897 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707239634897 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707239634897 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239634897 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707239635521 ""}
