-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 20.1 (Build Build 720 11/11/2020)
-- Created on Thu Apr 11 08:35:23 2024

COMPONENT vga_driver
	GENERIC ( H_ACTIVE : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"1001111111"; H_FRONT : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0000001111"; H_PULSE : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0001011111"; H_BACK : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0000101111";
		 V_ACTIVE : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0111011111"; V_FRONT : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0000001001"; V_PULSE : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0000000001"; V_BACK : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0000100000";
		 LOW : std_logic := '0'; HIGH : std_logic := '1'; H_ACTIVE_STATE : STD_LOGIC_VECTOR(7 DOWNTO 0) := b"00000000"; H_FRONT_STATE : STD_LOGIC_VECTOR(7 DOWNTO 0) := b"00000001";
		 H_PULSE_STATE : STD_LOGIC_VECTOR(7 DOWNTO 0) := b"00000010"; H_BACK_STATE : STD_LOGIC_VECTOR(7 DOWNTO 0) := b"00000011"; V_ACTIVE_STATE : STD_LOGIC_VECTOR(7 DOWNTO 0) := b"00000000"; V_FRONT_STATE : STD_LOGIC_VECTOR(7 DOWNTO 0) := b"00000001";
		 V_PULSE_STATE : STD_LOGIC_VECTOR(7 DOWNTO 0) := b"00000010"; V_BACK_STATE : STD_LOGIC_VECTOR(7 DOWNTO 0) := b"00000011" );
	PORT
	(
		clock		:	 IN STD_LOGIC;
		reset		:	 IN STD_LOGIC;
		color_in		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		next_x		:	 OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		next_y		:	 OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		hsync		:	 OUT STD_LOGIC;
		vsync		:	 OUT STD_LOGIC;
		red		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		green		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		blue		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		sync		:	 OUT STD_LOGIC;
		clk		:	 OUT STD_LOGIC;
		blank		:	 OUT STD_LOGIC
	);
END COMPONENT;